Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 12 20:25:23 2021
| Host         : DESKTOP-4SFHT1M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (496)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (284)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (496)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/L_Data_valid_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/R_Data_valid_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Ext_Mod_L/inst/state_Curr_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Ext_Mod_R/inst/state_Curr_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_onehot_state_Curr_l_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_L/inst/FSM_sequential_state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_L/inst/FSM_sequential_state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_R/inst/FSM_sequential_state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_R/inst/FSM_sequential_state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_L/inst/state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_L/inst/state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_R/inst/state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_R/inst/state_Curr_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (284)
--------------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.219        0.000                      0                56518        0.012        0.000                      0                56487        0.538        0.000                       0                 24737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
base_i/Audio_controller/clk_wiz_audio/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10_base_clk_wiz_10MHz_1                       {0.000 50.000}       100.000         10.000          
  clk_12_288_base_clk_wiz_10MHz_1                   {0.000 40.690}       81.380          12.288          
  clkfbout_base_clk_wiz_10MHz_1                     {0.000 25.000}       50.000          20.000          
clk_fpga_0                                          {0.000 5.000}        10.000          100.000         
  HDMI_test_0_PixelClk                              {0.000 6.734}        13.468          74.250          
    CLKFBIN                                         {0.000 6.734}        13.468          74.250          
    PixelClkIO                                      {0.000 6.734}        13.468          74.250          
    SerialClkIO                                     {0.000 1.347}        2.694           371.250         
    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/SerialClk       {0.000 1.347}        2.694           371.250         
  clkfb_in                                          {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/Audio_controller/clk_wiz_audio/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10_base_clk_wiz_10MHz_1                                                                                                                                                                        97.845        0.000                       0                     2  
  clk_12_288_base_clk_wiz_10MHz_1                        75.180        0.000                      0                 1105        0.119        0.000                      0                 1105       39.710        0.000                       0                   568  
  clkfbout_base_clk_wiz_10MHz_1                                                                                                                                                                      47.845        0.000                       0                     3  
clk_fpga_0                                                0.219        0.000                      0                55059        0.012        0.000                      0                55059        3.000        0.000                       0                 23986  
  HDMI_test_0_PixelClk                                    4.650        0.000                      0                  281        0.122        0.000                      0                  281        3.734        0.000                       0                   152  
    CLKFBIN                                                                                                                                                                                          12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                       11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                                       0.538        0.000                       0                    10  
  clkfb_in                                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                       clk_12_288_base_clk_wiz_10MHz_1        8.614        0.000                      0                   19                                                                        
clk_12_288_base_clk_wiz_10MHz_1  clk_fpga_0                            80.022        0.000                      0                   12                                                                        
HDMI_test_0_PixelClk             PixelClkIO                             6.610        0.000                      0                   38        0.162        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     HDMI_test_0_PixelClk  HDMI_test_0_PixelClk       11.744        0.000                      0                    4        0.436        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
  To Clock:  base_i/Audio_controller/clk_wiz_audio/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_clk_wiz_10MHz_1
  To Clock:  clk_10_base_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y26   base_i/Audio_controller/clk_wiz_audio/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_288_base_clk_wiz_10MHz_1
  To Clock:  clk_12_288_base_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       75.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.180ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.087ns (18.186%)  route 4.890ns (81.814%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 82.908 - 81.380 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.700     1.700    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/dest_clk
    SLICE_X63Y78         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/syncstages_ff_reg[1]/Q
                         net (fo=29, routed)          2.210     4.329    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_rWaveGenCounter_reg[0]
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.296     4.625 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_rReadCh0_i_2/O
                         net (fo=8, routed)           1.272     5.897    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSClkDelayed_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.021 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_4/O
                         net (fo=1, routed)           0.797     6.819    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl_reg[0]_1
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[1]_i_3/O
                         net (fo=2, routed)           0.611     7.553    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[1]_i_3_n_0
    SLICE_X63Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.677 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[0]_i_1/O
                         net (fo=1, routed)           0.000     7.677    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST_n_4
    SLICE_X63Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.528    82.908    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X63Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[0]/C
                         clock pessimism              0.104    83.012    
                         clock uncertainty           -0.184    82.828    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.029    82.857    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                         82.857    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 75.180    

Slack (MET) :             75.188ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 0.966ns (16.275%)  route 4.970ns (83.725%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 82.913 - 81.380 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.686     1.686    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.419     2.105 r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          1.042     3.147    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mrst
    SLICE_X44Y71         LUT2 (Prop_lut2_I0_O)        0.299     3.446 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk_i_1/O
                         net (fo=71, routed)          3.286     6.732    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X67Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.856 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.642     7.498    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.622 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.622    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X66Y67         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.533    82.913    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X66Y67         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.004    82.917    
                         clock uncertainty           -0.184    82.733    
    SLICE_X66Y67         FDRE (Setup_fdre_C_D)        0.077    82.810    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         82.810    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 75.188    

Slack (MET) :             75.232ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.081ns (18.104%)  route 4.890ns (81.896%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 82.908 - 81.380 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.700     1.700    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/dest_clk
    SLICE_X63Y78         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST/syncstages_ff_reg[1]/Q
                         net (fo=29, routed)          2.210     4.329    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_rWaveGenCounter_reg[0]
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.296     4.625 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_rReadCh0_i_2/O
                         net (fo=8, routed)           1.272     5.897    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSClkDelayed_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I2_O)        0.124     6.021 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_4/O
                         net (fo=1, routed)           0.797     6.819    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl_reg[0]_1
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[1]_i_3/O
                         net (fo=2, routed)           0.611     7.553    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[1]_i_3_n_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.118     7.671 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[1]_i_2/O
                         net (fo=1, routed)           0.000     7.671    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST_n_3
    SLICE_X63Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.528    82.908    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X63Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[1]/C
                         clock pessimism              0.104    83.012    
                         clock uncertainty           -0.184    82.828    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.075    82.903    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[1]
  -------------------------------------------------------------------
                         required time                         82.903    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 75.232    

Slack (MET) :             75.256ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 1.216ns (20.720%)  route 4.653ns (79.280%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 82.914 - 81.380 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.686     1.686    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.419     2.105 r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          1.042     3.147    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mrst
    SLICE_X44Y71         LUT2 (Prop_lut2_I0_O)        0.299     3.446 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk_i_1/O
                         net (fo=71, routed)          2.927     6.373    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X66Y66         LUT2 (Prop_lut2_I0_O)        0.150     6.523 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.684     7.207    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I2_O)        0.348     7.555 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     7.555    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X66Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.534    82.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X66Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.004    82.918    
                         clock uncertainty           -0.184    82.734    
    SLICE_X66Y66         FDRE (Setup_fdre_C_D)        0.077    82.811    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         82.811    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 75.256    

Slack (MET) :             75.527ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.630ns (31.526%)  route 3.540ns (68.474%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 82.844 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.638     1.638    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X39Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.419     2.057 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/Q
                         net (fo=6, routed)           0.978     3.035    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.299     3.334 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.058     4.392    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.516 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.516    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.066 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.066    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.180 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.618     5.798    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.922 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.886     6.808    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.464    82.844    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/C
                         clock pessimism              0.104    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    82.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 75.527    

Slack (MET) :             75.527ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.630ns (31.526%)  route 3.540ns (68.474%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 82.844 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.638     1.638    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X39Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.419     2.057 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/Q
                         net (fo=6, routed)           0.978     3.035    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.299     3.334 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.058     4.392    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.516 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.516    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.066 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.066    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.180 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.618     5.798    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.922 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.886     6.808    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.464    82.844    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/C
                         clock pessimism              0.104    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    82.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 75.527    

Slack (MET) :             75.527ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.630ns (31.526%)  route 3.540ns (68.474%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 82.844 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.638     1.638    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X39Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.419     2.057 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/Q
                         net (fo=6, routed)           0.978     3.035    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.299     3.334 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.058     4.392    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.516 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.516    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.066 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.066    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.180 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.618     5.798    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.922 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.886     6.808    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.464    82.844    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/C
                         clock pessimism              0.104    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    82.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 75.527    

Slack (MET) :             75.527ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.630ns (31.526%)  route 3.540ns (68.474%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 82.844 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.638     1.638    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X39Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.419     2.057 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/Q
                         net (fo=6, routed)           0.978     3.035    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.299     3.334 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.058     4.392    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.516 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.516    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.066 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.066    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.180 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.618     5.798    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.922 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.886     6.808    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.464    82.844    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X40Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/C
                         clock pessimism              0.104    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X40Y73         FDRE (Setup_fdre_C_R)       -0.429    82.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 75.527    

Slack (MET) :             75.531ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.630ns (31.552%)  route 3.536ns (68.448%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 82.844 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.638     1.638    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X39Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.419     2.057 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/Q
                         net (fo=6, routed)           0.978     3.035    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.299     3.334 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.058     4.392    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.516 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.516    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.066 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.066    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.180 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.618     5.798    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.922 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.882     6.804    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.464    82.844    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X41Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/C
                         clock pessimism              0.104    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X41Y73         FDRE (Setup_fdre_C_R)       -0.429    82.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 75.531    

Slack (MET) :             75.531ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.630ns (31.552%)  route 3.536ns (68.448%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 82.844 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.638     1.638    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X39Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.419     2.057 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][0]/Q
                         net (fo=6, routed)           0.978     3.035    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.299     3.334 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.058     4.392    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.516 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.516    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.066 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.066    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.180 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           0.618     5.798    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X42Y76         LUT3 (Prop_lut3_I2_O)        0.124     5.922 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.882     6.804    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.464    82.844    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X41Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/C
                         clock pessimism              0.104    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X41Y73         FDRE (Setup_fdre_C_R)       -0.429    82.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 75.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.570     0.570    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.767    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.837     0.837    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.267     0.570    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.078     0.648    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.569     0.569    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.766    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X67Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.836     0.836    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.267     0.569    
    SLICE_X67Y71         FDRE (Hold_fdre_C_D)         0.076     0.645    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.570     0.570    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X63Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.767    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X63Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.837     0.837    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X63Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.267     0.570    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.076     0.646    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.570     0.570    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.767    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.837     0.837    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.267     0.570    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.076     0.646    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.574     0.574    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X63Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.841     0.841    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.267     0.574    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.075     0.649    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.547     0.547    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X53Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.744    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff[0][0]
    SLICE_X53Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.813     0.813    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X53Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]/C
                         clock pessimism             -0.266     0.547    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.075     0.622    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.569     0.569    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X67Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.766    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X67Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.836     0.836    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X67Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.267     0.569    
    SLICE_X67Y71         FDRE (Hold_fdre_C_D)         0.075     0.644    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.571     0.571    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y69         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.768    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X65Y69         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.838     0.838    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y69         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.267     0.571    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.075     0.646    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.569     0.569    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/dest_clk
    SLICE_X63Y78         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.766    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff[0]
    SLICE_X63Y78         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.836     0.836    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/dest_clk
    SLICE_X63Y78         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.569    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.075     0.644    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.545     0.545    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/dest_clk
    SLICE_X53Y68         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.742    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff[0]
    SLICE_X53Y68         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.811     0.811    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/dest_clk
    SLICE_X53Y68         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]/C
                         clock pessimism             -0.266     0.545    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.075     0.620    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12_288_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X3Y26     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X3Y28     base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y27   base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X64Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X64Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X62Y64     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X62Y64     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X63Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X63Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X26Y69     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X26Y69     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X64Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X64Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X65Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X63Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X63Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X63Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X63Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X65Y67     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X26Y69     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X26Y69     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X64Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X64Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X64Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X64Y66     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y64     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y64     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y64     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y64     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_10MHz_1
  To Clock:  clkfbout_base_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y28   base_i/Audio_controller/clk_wiz_audio/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 0.419ns (4.801%)  route 8.309ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.309    11.723    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/ce_w2c
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.494    12.674    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    11.942    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 0.419ns (4.801%)  route 8.309ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.309    11.723    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/ce_w2c
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.494    12.674    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    11.942    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 0.419ns (4.801%)  route 8.309ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.309    11.723    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/ce_w2c
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.494    12.674    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    11.942    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 0.419ns (4.801%)  route 8.309ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.309    11.723    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/ce_w2c
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.494    12.674    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X38Y41         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y41         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    11.942    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.419ns (4.636%)  route 8.619ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.619    12.033    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.492    12.672    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.115    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.380    12.252    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.419ns (4.636%)  route 8.619ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.619    12.033    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.492    12.672    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.115    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.380    12.252    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.419ns (4.636%)  route 8.619ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.619    12.033    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.492    12.672    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.115    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.380    12.252    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.419ns (4.636%)  route 8.619ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.619    12.033    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.492    12.672    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.115    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X39Y38         FDRE (Setup_fdre_C_CE)      -0.380    12.252    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.419ns (4.636%)  route 8.619ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.619    12.033    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X35Y40         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.494    12.674    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y40         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y40         FDRE (Setup_fdre_C_CE)      -0.380    12.254    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.use_fabric_register.doutb_tmp_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 0.419ns (4.636%)  route 8.619ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.701     2.995    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X81Y75         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.619    12.033    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/enb
    SLICE_X35Y40         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.use_fabric_register.doutb_tmp_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.494    12.674    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    SLICE_X35Y40         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.use_fabric_register.doutb_tmp_reg[34]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y40         FDRE (Setup_fdre_C_CE)      -0.380    12.254    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.use_fabric_register.doutb_tmp_reg[34]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[13].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.524%)  route 0.207ns (59.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.557     0.893    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X51Y40         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[13].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[13].ff/Q
                         net (fo=1, routed)           0.207     1.240    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/btfly_x1_re_tmp[13]
    SLICE_X48Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.827     1.193    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X48Y38         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.071     1.229    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.560     0.896    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X32Y35         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.148     1.044 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.170     1.214    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[7]
    RAMB18_X2Y14         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.870     1.236    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y14         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.280     0.956    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.199    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.593     0.929    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X8Y37          FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.148     1.077 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.170     1.246    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[5]
    RAMB18_X0Y14         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.905     1.271    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X0Y14         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.283     0.988    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.231    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.560     0.896    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X32Y36         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.148     1.044 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.170     1.214    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[11]
    RAMB18_X2Y14         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.870     1.236    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y14         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.280     0.956    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.242     1.198    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_out_i_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.905%)  route 0.204ns (59.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.546     0.882    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/aclk
    SLICE_X48Y79         FDSE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_out_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDSE (Prop_fdse_C_Q)         0.141     1.023 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_out_i_reg[10]/Q
                         net (fo=1, routed)           0.204     1.226    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg_0[10]
    SLICE_X53Y79         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.809     1.175    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/aclk
    SLICE_X53Y79         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.070     1.210    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][189]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.338%)  route 0.167ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.637     0.973    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X48Y104        FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][189]/Q
                         net (fo=1, routed)           0.167     1.268    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[189]
    SLICE_X52Y103        FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.906     1.272    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X52Y103        FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[189]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.018     1.251    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][3]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.537%)  route 0.213ns (62.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.554     0.890    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X49Y59         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.213     1.231    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[3]
    SLICE_X50Y58         SRLC32E                                      r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][3]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.819     1.185    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X50Y58         SRLC32E                                      r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][3]_srl29/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.212    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][3]_srl29
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.689     1.025    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X90Y102        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.148     1.173 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_fdre0/Q
                         net (fo=1, routed)           0.170     1.343    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/dina[42]
    RAMB18_X4Y40         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.004     1.370    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X4Y40         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism             -0.288     1.082    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.324    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.543     0.879    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X50Y79         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[7]/Q
                         net (fo=1, routed)           0.158     1.185    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/rd_data[7]
    SLICE_X49Y79         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.813     1.179    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/aclk
    SLICE_X49Y79         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[6]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.022     1.166    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.644%)  route 0.197ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.557     0.893    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y36         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.197     1.231    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[25]_0[5]
    SLICE_X51Y36         LUT3 (Prop_lut3_I1_O)        0.046     1.277 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut1/O
                         net (fo=1, routed)           0.000     1.277    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[5]
    SLICE_X51Y36         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.820     1.186    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X51Y36         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.107     1.258    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/ps7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y53      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_R/inst/data_out_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y43      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_L/inst/III_order_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y44      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_L/inst/II_order_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y45      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_L/inst/data_out_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y52      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_R/inst/III_order_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y47      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_R/inst/II_order_2_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y22     base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y22     base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y23     base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y23     base_i/HDMI_FFT_LR/CORDIC_FIFO_R/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y81     base_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y97     base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y97     base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y97     base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y97     base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y52     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y95     base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y95     base_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y56     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/extra_reg.has_extra_fwd_inv_reg.FWD_INV_reg2_reg_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HDMI_test_0_PixelClk
  To Clock:  HDMI_test_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 3.588ns (43.074%)  route 4.742ns (56.926%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 16.417 - 13.468 ) 
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.948     3.245    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.699 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[13]
                         net (fo=2, routed)           1.834     7.534    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.658    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.190 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.190    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.347 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.220     9.567    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X46Y119        LUT5 (Prop_lut5_I1_O)        0.321     9.888 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green[7]_i_1/O
                         net (fo=2, routed)           1.688    11.575    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next[0]
    SLICE_X90Y123        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.767    16.417    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X90Y123        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.247    16.664    
                         clock uncertainty           -0.203    16.461    
    SLICE_X90Y123        FDRE (Setup_fdre_C_D)       -0.235    16.226    base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         16.226    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 3.588ns (51.373%)  route 3.396ns (48.627%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 16.294 - 13.468 ) 
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.948     3.245    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.699 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[13]
                         net (fo=2, routed)           1.834     7.534    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.658    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.190 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.190    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.347 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.220     9.567    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X46Y119        LUT5 (Prop_lut5_I1_O)        0.321     9.888 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green[7]_i_1/O
                         net (fo=2, routed)           0.342    10.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next[0]
    SLICE_X45Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.644    16.294    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/C
                         clock pessimism              0.146    16.441    
                         clock uncertainty           -0.203    16.237    
    SLICE_X45Y119        FDRE (Setup_fdre_C_D)       -0.266    15.971    base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.971    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 3.596ns (50.452%)  route 3.532ns (49.548%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 16.294 - 13.468 ) 
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.948     3.245    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.699 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[13]
                         net (fo=2, routed)           1.834     7.534    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.658    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.190 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.190    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.347 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.220     9.567    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X46Y119        LUT5 (Prop_lut5_I1_O)        0.329     9.896 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr[1]_i_1/O
                         net (fo=1, routed)           0.477    10.373    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next__0[1]
    SLICE_X45Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.644    16.294    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/C
                         clock pessimism              0.146    16.441    
                         clock uncertainty           -0.203    16.237    
    SLICE_X45Y119        FDRE (Setup_fdre_C_D)       -0.047    16.190    base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.190    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.704ns (12.672%)  route 4.851ns (87.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.832     3.129    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y121        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=4, routed)           1.132     4.717    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[8]
    SLICE_X42Y117        LUT4 (Prop_lut4_I3_O)        0.124     4.841 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           1.231     6.072    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          2.488     8.684    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.657    16.307    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/C
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.524    15.827    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.704ns (12.672%)  route 4.851ns (87.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.832     3.129    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y121        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=4, routed)           1.132     4.717    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[8]
    SLICE_X42Y117        LUT4 (Prop_lut4_I3_O)        0.124     4.841 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           1.231     6.072    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          2.488     8.684    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.657    16.307    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/C
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.524    15.827    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.704ns (12.672%)  route 4.851ns (87.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.832     3.129    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y121        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=4, routed)           1.132     4.717    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[8]
    SLICE_X42Y117        LUT4 (Prop_lut4_I3_O)        0.124     4.841 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           1.231     6.072    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          2.488     8.684    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.657    16.307    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[8]/C
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.524    15.827    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[8]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.704ns (12.672%)  route 4.851ns (87.328%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.832     3.129    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y121        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=4, routed)           1.132     4.717    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[8]
    SLICE_X42Y117        LUT4 (Prop_lut4_I3_O)        0.124     4.841 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           1.231     6.072    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          2.488     8.684    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.657    16.307    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X34Y104        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[9]/C
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.524    15.827    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[9]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.704ns (12.996%)  route 4.713ns (87.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.832     3.129    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y121        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=4, routed)           1.132     4.717    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[8]
    SLICE_X42Y117        LUT4 (Prop_lut4_I3_O)        0.124     4.841 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           1.231     6.072    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          2.350     8.546    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X34Y103        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.657    16.307    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X34Y103        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[4]/C
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X34Y103        FDRE (Setup_fdre_C_R)       -0.524    15.827    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[4]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.704ns (12.996%)  route 4.713ns (87.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.832     3.129    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y121        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=4, routed)           1.132     4.717    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[8]
    SLICE_X42Y117        LUT4 (Prop_lut4_I3_O)        0.124     4.841 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           1.231     6.072    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          2.350     8.546    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X34Y103        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.657    16.307    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X34Y103        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[5]/C
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X34Y103        FDRE (Setup_fdre_C_R)       -0.524    15.827    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[5]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.704ns (12.996%)  route 4.713ns (87.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.832     3.129    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X45Y121        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[8]/Q
                         net (fo=4, routed)           1.132     4.717    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[8]
    SLICE_X42Y117        LUT4 (Prop_lut4_I3_O)        0.124     4.841 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           1.231     6.072    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.196 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          2.350     8.546    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X34Y103        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.657    16.307    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X34Y103        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[6]/C
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X34Y103        FDRE (Setup_fdre_C_R)       -0.524    15.827    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[6]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  7.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.635     0.973    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y87        FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.169    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y87        FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.906     1.274    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y87        FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.301     0.973    
    SLICE_X113Y87        FDRE (Hold_fdre_C_D)         0.075     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.141     1.189 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.245    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.984     1.352    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.304     1.048    
    SLICE_X113Y121       FDPE (Hold_fdpe_C_D)         0.075     1.123    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.634%)  route 0.476ns (74.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.635     0.973    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X46Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[0]/Q
                         net (fo=2, routed)           0.476     1.613    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[0]
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.975     1.343    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.305    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.488    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.343%)  route 0.483ns (74.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.635     0.973    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X46Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[5]/Q
                         net (fo=2, routed)           0.483     1.620    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[5]
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.975     1.343    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.305    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.488    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.632     0.970    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X47Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[8]/Q
                         net (fo=2, routed)           0.512     1.623    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[8]
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.975     1.343    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.305    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.488    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.164ns (25.079%)  route 0.490ns (74.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.635     0.973    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X46Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[2]/Q
                         net (fo=2, routed)           0.490     1.627    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[2]
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.975     1.343    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.305    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.488    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (25.002%)  route 0.492ns (74.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.635     0.973    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X46Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/Q
                         net (fo=2, routed)           0.492     1.629    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[4]
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.975     1.343    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.305    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.488    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.164     1.138 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.193    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.908     1.276    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.302     0.974    
    SLICE_X112Y88        FDPE (Hold_fdpe_C_D)         0.060     1.034    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.148ns (22.866%)  route 0.499ns (77.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.635     0.973    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X46Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.148     1.121 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/Q
                         net (fo=2, routed)           0.499     1.620    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[6]
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.975     1.343    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.305    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130     1.435    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.773%)  route 0.572ns (80.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.632     0.970    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X47Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/Q
                         net (fo=2, routed)           0.572     1.683    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[3]
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.975     1.343    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.305    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.488    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_test_0_PixelClk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X3Y21     base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X2Y24     base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X34Y102    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X34Y104    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X34Y104    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X34Y102    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X34Y102    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y126   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y126   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y126   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y102    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y104    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y104    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y102    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y102    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y102    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y103    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y103    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y29   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y30   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    base_i/HDMI_FFT_LR/HDMI_test_0/inst/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_12_288_base_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.614ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.845%)  route 0.638ns (57.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.638     1.116    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X63Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.270     9.730    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.255ns  (logic 0.518ns (41.279%)  route 0.737ns (58.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.737     1.255    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X65Y69         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)       -0.095     9.905    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.478ns (45.484%)  route 0.573ns (54.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.573     1.051    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X65Y73         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.269     9.731    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.670%)  route 0.587ns (58.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.587     1.006    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)       -0.267     9.733    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.875%)  route 0.582ns (58.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.582     1.001    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)       -0.265     9.735    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.743%)  route 0.636ns (58.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X63Y70         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)       -0.095     9.905    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  8.813    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.428%)  route 0.574ns (52.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.092    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X67Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y71         FDRE (Setup_fdre_C_D)       -0.093     9.907    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.911%)  route 0.632ns (58.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.632     1.088    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X64Y69         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)       -0.095     9.905    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.973%)  route 0.492ns (54.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.492     0.911    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y66         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)       -0.268     9.732    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.132ns  (logic 0.518ns (45.749%)  route 0.614ns (54.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.614     1.132    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X66Y72         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y72         FDRE (Setup_fdre_C_D)       -0.047     9.953    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                  8.821    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12_288_base_clk_wiz_10MHz_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       80.022ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.022ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.094ns  (logic 0.478ns (43.689%)  route 0.616ns (56.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.616     1.094    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y64         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)       -0.264    81.116    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.116    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 80.022    

Slack (MET) :             80.050ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.113ns  (logic 0.478ns (42.966%)  route 0.635ns (57.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.635     1.113    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X62Y63         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.217    81.163    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.163    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 80.050    

Slack (MET) :             80.153ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        0.959ns  (logic 0.419ns (43.679%)  route 0.540ns (56.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.540     0.959    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y74         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)       -0.268    81.112    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         81.112    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 80.153    

Slack (MET) :             80.165ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.180%)  route 0.604ns (53.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.604     1.122    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y64         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)       -0.093    81.287    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         81.287    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 80.165    

Slack (MET) :             80.192ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.953%)  route 0.685ns (60.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.685     1.141    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X66Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)       -0.047    81.333    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         81.333    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 80.192    

Slack (MET) :             80.207ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.283%)  route 0.486ns (53.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     0.905    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X64Y74         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)       -0.268    81.112    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.112    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 80.207    

Slack (MET) :             80.227ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.588     1.106    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y63         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.047    81.333    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         81.333    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 80.227    

Slack (MET) :             80.233ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.329%)  route 0.596ns (56.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.596     1.052    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X64Y74         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)       -0.095    81.285    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         81.285    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 80.233    

Slack (MET) :             80.240ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        0.874ns  (logic 0.419ns (47.946%)  route 0.455ns (52.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     0.874    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y64         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)       -0.266    81.114    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         81.114    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 80.240    

Slack (MET) :             80.260ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.310%)  route 0.486ns (53.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.486     0.905    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X66Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)       -0.215    81.165    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.165    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 80.260    





---------------------------------------------------------------------------------------------------
From Clock:  HDMI_test_0_PixelClk
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.419ns (6.941%)  route 5.617ns (93.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.617     9.379    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.990    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 0.419ns (7.104%)  route 5.479ns (92.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.479     9.241    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.990    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.419ns (7.288%)  route 5.330ns (92.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.330     9.092    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.419ns (7.481%)  route 5.182ns (92.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.182     8.944    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.419ns (7.684%)  route 5.034ns (92.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 17.532 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.034     8.796    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.825    17.532    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.473    
                         clock uncertainty           -0.462    17.011    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.987    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.419ns (7.899%)  route 4.886ns (92.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 17.532 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.886     8.648    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.825    17.532    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.473    
                         clock uncertainty           -0.462    17.011    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.987    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.419ns (8.405%)  route 4.566ns (91.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.566     8.328    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.419ns (8.663%)  route 4.418ns (91.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     3.762 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.418     8.180    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.478ns (13.535%)  route 3.054ns (86.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.043     3.340    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.478     3.818 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.054     6.872    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.796    16.217    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.217    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  9.345    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.478ns (13.644%)  route 3.025ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.047     3.344    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.478     3.822 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.025     6.847    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.796    16.218    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  9.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.164ns (11.864%)  route 1.218ns (88.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     1.212 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.218     2.430    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.979     1.767    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.787    
                         clock uncertainty            0.462     2.249    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.268    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.148ns (11.127%)  route 1.182ns (88.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.148     1.197 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.182     2.379    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     2.215    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.164ns (11.680%)  route 1.240ns (88.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.164     1.213 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.240     2.453    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.164ns (11.631%)  route 1.246ns (88.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     1.213 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.246     2.459    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.141ns (9.988%)  route 1.271ns (90.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.708     1.046    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     1.187 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.271     2.458    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.141ns (9.985%)  route 1.271ns (90.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     1.189 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.271     2.460    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.979     1.767    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.787    
                         clock uncertainty            0.462     2.249    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.268    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.141ns (9.944%)  route 1.277ns (90.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.708     1.046    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141     1.187 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.277     2.464    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.164ns (11.553%)  route 1.256ns (88.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.164     1.213 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.256     2.469    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.148ns (10.825%)  route 1.219ns (89.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.148     1.197 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.219     2.416    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.216    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.164ns (11.534%)  route 1.258ns (88.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.708     1.046    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164     1.210 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.258     2.468    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HDMI_test_0_PixelClk
  To Clock:  HDMI_test_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack       11.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 16.335 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     4.124    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.685    16.335    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.269    16.604    
                         clock uncertainty           -0.203    16.401    
    SLICE_X112Y87        FDPE (Recov_fdpe_C_PRE)     -0.532    15.869    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         15.869    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                 11.744    

Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 16.335 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     4.124    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.685    16.335    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.269    16.604    
                         clock uncertainty           -0.203    16.401    
    SLICE_X112Y87        FDPE (Recov_fdpe_C_PRE)     -0.532    15.869    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.869    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                 11.744    

Slack (MET) :             11.744ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 16.335 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     4.124    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.685    16.335    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.269    16.604    
                         clock uncertainty           -0.203    16.401    
    SLICE_X112Y87        FDPE (Recov_fdpe_C_PRE)     -0.532    15.869    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.869    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                 11.744    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 16.335 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     4.124    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.685    16.335    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.269    16.604    
                         clock uncertainty           -0.203    16.401    
    SLICE_X112Y87        FDPE (Recov_fdpe_C_PRE)     -0.490    15.911    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                 11.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     1.300    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.906     1.274    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.286     0.988    
    SLICE_X112Y87        FDPE (Remov_fdpe_C_PRE)     -0.124     0.864    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     1.300    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.906     1.274    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.286     0.988    
    SLICE_X112Y87        FDPE (Remov_fdpe_C_PRE)     -0.124     0.864    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     1.300    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.906     1.274    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.286     0.988    
    SLICE_X112Y87        FDPE (Remov_fdpe_C_PRE)     -0.124     0.864    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     1.300    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y87        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23989, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.906     1.274    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y87        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.286     0.988    
    SLICE_X112Y87        FDPE (Remov_fdpe_C_PRE)     -0.124     0.864    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.436    





