timestamp 1693305768
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use mux_4x1 mux_4x1_1 1 0 1194 0 -1 5
use mux_4x1 mux_4x1_0 1 0 1194 0 1 -5
use mux_2x1 mux_2x1_0 1 0 3377 0 1 1051
port "I3" 3 1299 -1535 1299 -1535 m1
port "I1" 1 169 -1539 169 -1539 m1
port "VSS" 8 1489 -993 1489 -993 m1
port "I0" 0 984 -474 984 -474 m1
port "I2" 2 2110 -474 2110 -474 m1
port "VDD" 9 1966 -117 1966 -117 m1
port "I6" 6 2106 476 2106 476 m1
port "I4" 4 979 476 979 476 m1
port "S2" 13 3713 689 3713 689 m1
port "OUT" 10 4445 1528 4445 1528 m1
port "I7" 7 1299 1532 1299 1532 m1
port "I5" 5 169 1537 169 1537 m1
port "S1" 12 2675 1634 2675 1634 m1
port "S0" 11 414 1634 414 1634 m1
node "m2_2567_n746#" 3 602.27 2567 -746 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59072 2192 44252 1578 0 0 0 0
node "m2_313_n737#" 2 533.5 313 -737 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94464 3080 0 0 0 0 0 0
node "I3" 0 44.7731 1299 -1535 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3300 230 0 0 0 0 0 0 0 0
node "I1" 0 45.8101 169 -1539 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3300 230 0 0 0 0 0 0 0 0
node "VSS" 0 107.89 1489 -993 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13689 500 0 0 0 0 0 0 0 0
node "I0" 0 41.3717 984 -474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3300 230 0 0 0 0 0 0 0 0
node "I2" 0 45.4602 2110 -474 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3844 250 0 0 0 0 0 0 0 0
node "VDD" 0 50.5779 1966 -117 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3724 250 0 0 0 0 0 0 0 0
node "m1_2259_n4#" 1 69.3806 2259 -4 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1640 348 0 0 0 0 0 0 0 0
node "m1_1129_n5#" 1 74.2004 1129 -5 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2800 382 0 0 0 0 0 0 0 0
node "m1_3377_11#" 0 179.304 3377 11 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53624 1014 0 0 0 0 0 0 0 0
node "m1_3301_n1554#" 6 1353.28 3301 -1554 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136829 5482 40935 1424 0 0 0 0 0 0
node "I6" 0 43.2191 2106 476 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3300 230 0 0 0 0 0 0 0 0
node "I4" 0 32.8901 979 476 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2209 188 0 0 0 0 0 0 0 0
node "S2" 0 27.4599 3713 689 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1369 148 0 0 0 0 0 0 0 0
node "m1_49_n978#" 3 893.183 49 -978 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131923 4072 0 0 0 0 0 0 0 0
node "OUT" 0 28.4831 4445 1528 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1369 148 0 0 0 0 0 0 0 0
node "m1_3300_1504#" 0 113.383 3300 1504 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11466 566 0 0 0 0 0 0 0 0
node "I7" 0 44.6619 1299 1532 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3300 230 0 0 0 0 0 0 0 0
node "I5" 0 45.7057 169 1537 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3300 230 0 0 0 0 0 0 0 0
node "S1" 0 52.017 2675 1634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3724 250 0 0 0 0 0 0 0 0
node "S0" 0 30.1819 414 1634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1369 148 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_2567_n746#" "S2" 0.0608031
cap "m2_2567_n746#" "I0" 0.0345956
cap "m2_2567_n746#" "I2" 0.710508
cap "I5" "I7" 2.02943
cap "I7" "m1_1129_n5#" 1.01075
cap "m2_313_n737#" "m1_1129_n5#" 0.126444
cap "m1_3377_11#" "m1_3301_n1554#" 207.818
cap "m2_2567_n746#" "m1_3301_n1554#" 4.18949
cap "m2_2567_n746#" "I4" 0.0176338
cap "m2_2567_n746#" "VDD" 0.4984
cap "m1_3377_11#" "m1_3300_1504#" 4.77506
cap "I0" "I2" 1.99622
cap "m1_2259_n4#" "m1_1129_n5#" 0.428698
cap "m2_2567_n746#" "I6" 0.636916
cap "I3" "I1" 1.92731
cap "m1_49_n978#" "m1_1129_n5#" 0.646253
cap "m2_2567_n746#" "m1_2259_n4#" 0.3814
cap "I0" "m2_313_n737#" 0.353069
cap "I4" "I0" 1.73362
cap "I2" "m1_3301_n1554#" 1.81796
cap "VSS" "m1_49_n978#" 0.698483
cap "I3" "m1_1129_n5#" 1.00398
cap "m2_2567_n746#" "m1_3377_11#" 3.15731
cap "I6" "I2" 2.76166
cap "I4" "m2_313_n737#" 0.273598
cap "m2_2567_n746#" "m1_1129_n5#" 0.0835635
cap "VDD" "m2_313_n737#" 0.0384745
cap "I0" "m1_49_n978#" 2.65257
cap "VDD" "m1_3301_n1554#" 1.39598
cap "I4" "I6" 1.75976
cap "m1_49_n978#" "m2_313_n737#" 51.4767
cap "S2" "m1_3377_11#" 2.9741
cap "I4" "m1_49_n978#" 2.29129
cap "OUT" "m1_3300_1504#" 1.70141
cap "mux_4x1_0/I0" "mux_4x1_1/mux_2x1_2/nand2_2/OUT" 0.299618
cap "mux_4x1_1/VSS" "mux_4x1_1/S0" 15.9972
cap "mux_4x1_1/I3" "mux_4x1_1/VDD" -0.36367
cap "mux_4x1_1/VDD" "mux_4x1_1/mux_2x1_2/nand2_2/OUT" 1.56317
cap "mux_4x1_1/I3" "mux_4x1_1/I1" -1.92731
cap "mux_4x1_1/mux_2x1_2/OUT" "mux_4x1_1/VDD" 0.0327432
cap "mux_4x1_0/mux_2x1_2/nand2_2/OUT" "mux_4x1_1/mux_2x1_2/nand2_2/OUT" 1.70814
cap "mux_4x1_1/I1" "mux_4x1_1/VDD" 0.116063
cap "mux_4x1_1/S0" "mux_4x1_1/VDD" 0.00207256
cap "mux_4x1_1/VSS" "mux_4x1_1/mux_2x1_2/nverterlayout_0/OUT" 6.48579
cap "mux_4x1_1/mux_2x1_1/I1" "mux_4x1_1/VDD" 0.134858
cap "mux_4x1_1/VSS" "mux_4x1_1/S1" 0.0308577
cap "mux_4x1_1/I2" "mux_4x1_1/mux_2x1_0/nand2_2/OUT" 0.0121472
cap "mux_4x1_1/S0" "mux_4x1_1/VDD" 0.00207256
cap "mux_4x1_1/mux_2x1_0/nand2_2/OUT" "mux_4x1_1/VDD" -0.00150545
cap "mux_4x1_1/OUT" "mux_4x1_1/S1" 0.0219423
cap "mux_4x1_1/mux_2x1_2/OUT" "mux_4x1_1/S1" -0.228139
cap "mux_4x1_1/VDD" "mux_4x1_1/S1" -0.0377871
cap "mux_4x1_1/S1" "mux_4x1_1/OUT" -0.0620622
cap "mux_4x1_1/VSS" "mux_4x1_1/OUT" 205.541
cap "mux_4x1_1/VDD" "mux_4x1_1/VSS" -1.83352
cap "mux_4x1_1/VDD" "mux_4x1_1/OUT" 6.19287
cap "mux_4x1_1/mux_2x1_1/I0" "mux_4x1_1/OUT" 0.988574
cap "mux_4x1_1/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_1/OUT" 0.0433266
cap "mux_4x1_1/OUT" "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" 0.342727
cap "mux_4x1_1/mux_2x1_1/nand2_2/OUT" "mux_4x1_1/OUT" 58.6025
cap "mux_4x1_1/OUT" "mux_4x1_1/mux_2x1_1/nand2_1/IN2" 0.358306
cap "mux_4x1_1/I2" "mux_4x1_1/I0" -0.998111
cap "mux_4x1_0/I0" "mux_4x1_1/VSS" -2.29129
cap "mux_4x1_1/S1" "mux_4x1_0/mux_2x1_2/OUT" 0.852705
cap "mux_4x1_1/mux_2x1_2/OUT" "mux_4x1_1/VDD" 8.77763
cap "mux_4x1_1/mux_2x1_2/OUT" "mux_4x1_1/S0" 9.83916
cap "mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "mux_4x1_1/VSS" 12.6152
cap "mux_4x1_1/S1" "mux_4x1_1/I0" -0.00122633
cap "mux_4x1_1/I0" "mux_4x1_1/VSS" -2.65257
cap "mux_4x1_1/S0" "mux_4x1_1/mux_2x1_2/nand2_2/OUT" 0.967332
cap "mux_4x1_1/mux_2x1_2/nverterlayout_0/OUT" "mux_4x1_1/S0" 24.3525
cap "mux_4x1_1/VDD" "mux_4x1_1/mux_2x1_2/nverterlayout_0/OUT" 3.7901
cap "mux_4x1_1/VDD" "mux_4x1_1/S0" 350.393
cap "mux_4x1_1/I3" "mux_4x1_1/VDD" -0.501991
cap "mux_4x1_1/VDD" "mux_4x1_0/I3" -0.505376
cap "mux_4x1_1/mux_2x1_2/OUT" "mux_4x1_0/mux_2x1_2/OUT" 37.542
cap "mux_4x1_0/I0" "mux_4x1_1/S0" 0.467145
cap "mux_4x1_0/I0" "mux_4x1_1/VDD" 4.34244
cap "mux_4x1_1/VDD" "mux_4x1_0/mux_2x1_2/OUT" 8.77092
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_1/S0" 9.83916
cap "mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "mux_4x1_1/VDD" 3.7901
cap "mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "mux_4x1_1/mux_2x1_2/nverterlayout_0/OUT" 2.16304
cap "mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "mux_4x1_1/S0" 24.3525
cap "mux_4x1_1/mux_2x1_2/OUT" "mux_4x1_1/S1" 0.806135
cap "mux_4x1_1/I0" "mux_4x1_1/S0" 0.387675
cap "mux_4x1_1/VDD" "mux_4x1_1/I0" 4.34244
cap "mux_4x1_0/mux_2x1_2/nand2_2/OUT" "mux_4x1_1/S0" 0.967332
cap "mux_4x1_1/VDD" "mux_4x1_1/S1" -0.0053612
cap "mux_4x1_1/VDD" "mux_4x1_1/VSS" 530.915
cap "mux_4x1_1/mux_2x1_2/nverterlayout_0/OUT" "mux_4x1_1/VSS" 12.6152
cap "mux_4x1_1/S0" "mux_4x1_1/VSS" 20.1875
cap "mux_4x1_0/I0" "mux_4x1_0/I2" -0.879882
cap "mux_4x1_0/I0" "mux_4x1_1/I0" 0.721633
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_0/mux_2x1_0/nand2_2/OUT" 5.55112e-17
cap "mux_4x1_0/mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_1/VDD" 3.7901
cap "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_1/VDD" -1.06657
cap "mux_4x1_1/OUT" "mux_4x1_1/S1" -0.76322
cap "mux_4x1_0/mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_1/mux_2x1_2/OUT" 0.0955177
cap "mux_4x1_1/VDD" "mux_4x1_1/mux_2x1_2/OUT" 34.9743
cap "mux_4x1_1/S0" "mux_4x1_1/VDD" 2.14777
cap "mux_4x1_0/mux_2x1_0/nand2_2/OUT" "mux_4x1_1/S1" 4.33826
cap "mux_4x1_1/S1" "mux_4x1_1/mux_2x1_1/nand2_2/OUT" 1.81443
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_1/I2" 0.103838
cap "mux_4x1_1/S1" "mux_2x1_0/nand2_2/OUT" 0.154495
cap "mux_4x1_1/S1" "mux_4x1_1/I2" 3.51826
cap "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_1/S1" 23.6539
cap "mux_4x1_1/OUT" "mux_4x1_1/VDD" -0.697992
cap "mux_4x1_1/I2" "mux_4x1_1/I0" -0.998111
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_0/I2" 0.00138202
cap "mux_4x1_1/S1" "mux_4x1_1/mux_2x1_0/nand2_2/OUT" 4.34095
cap "mux_4x1_0/mux_2x1_0/nand2_2/OUT" "mux_4x1_1/VDD" -0.00216652
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_1/VSS" -0.11581
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_1/mux_2x1_0/nverterlayout_0/OUT" 0.0955177
cap "mux_4x1_1/S1" "mux_4x1_0/I2" 3.59715
cap "mux_4x1_1/S1" "mux_4x1_1/VSS" 0.83346
cap "mux_4x1_1/S1" "mux_4x1_1/mux_2x1_0/nverterlayout_0/OUT" 2.28878
cap "mux_4x1_1/I2" "mux_4x1_1/VDD" 7.16491
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_0/mux_2x1_1/nand2_1/IN2" -0.0100352
cap "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_1/VDD" -1.06657
cap "mux_4x1_1/S1" "mux_4x1_0/mux_2x1_1/nand2_1/IN2" 0.164782
cap "mux_4x1_1/I2" "mux_4x1_1/mux_2x1_2/OUT" 0.0218144
cap "mux_4x1_0/mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_1/mux_2x1_0/nverterlayout_0/OUT" 2.16304
cap "mux_4x1_1/mux_2x1_0/nand2_2/OUT" "mux_4x1_1/VDD" -0.246636
cap "mux_4x1_0/I2" "mux_4x1_1/VDD" 4.34625
cap "mux_4x1_1/VSS" "mux_4x1_1/VDD" 8.88178e-15
cap "mux_4x1_1/mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_1/VDD" 3.7901
cap "mux_4x1_1/S1" "mux_4x1_1/mux_2x1_1/nand2_1/IN2" 0.165357
cap "mux_4x1_0/I2" "mux_4x1_0/I0" -0.879882
cap "mux_4x1_1/OUT" "mux_4x1_1/I2" -0.908978
cap "mux_4x1_1/S1" "mux_4x1_0/mux_2x1_2/OUT" 68.9957
cap "mux_4x1_1/VSS" "mux_4x1_1/mux_2x1_2/OUT" -0.11581
cap "mux_4x1_0/I2" "mux_4x1_1/mux_2x1_2/OUT" 0.103838
cap "mux_4x1_1/S1" "mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.81532
cap "mux_4x1_1/S1" "mux_4x1_1/I0" -0.0333692
cap "mux_4x1_1/S1" "mux_2x1_0/Sel" 0.196581
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_1/VDD" 34.7923
cap "mux_4x1_0/mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_1/S1" 2.29038
cap "mux_4x1_1/S1" "mux_4x1_1/VDD" 342.069
cap "mux_4x1_1/mux_2x1_1/nand2_1/IN2" "mux_4x1_1/mux_2x1_2/OUT" -0.0100352
cap "mux_4x1_1/S1" "mux_4x1_0/I0" -0.0176338
cap "mux_4x1_0/mux_2x1_0/nand2_2/OUT" "mux_4x1_0/I2" 0.182486
cap "mux_4x1_1/S1" "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 23.6615
cap "mux_4x1_1/I2" "mux_4x1_1/mux_2x1_0/nand2_2/OUT" 0.959813
cap "mux_4x1_1/I2" "mux_4x1_0/I2" -0.306405
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_1/mux_2x1_2/OUT" 178.772
cap "mux_4x1_1/S1" "mux_4x1_1/mux_2x1_2/OUT" 68.0261
cap "mux_4x1_1/S1" "mux_4x1_1/S0" 0.0195216
cap "mux_4x1_1/S1" "mux_2x1_0/nverterlayout_0/OUT" 0.244368
cap "mux_4x1_1/I2" "mux_4x1_1/VDD" -1.33144
cap "mux_4x1_1/VDD" "mux_2x1_0/nverterlayout_0/OUT" 1.21422
cap "mux_4x1_1/VDD" "mux_4x1_0/I2" -1.33144
cap "mux_4x1_1/VDD" "mux_4x1_0/mux_2x1_0/nand2_2/OUT" -1.01125
cap "mux_2x1_0/Sel" "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 0.238297
cap "mux_4x1_0/mux_2x1_1/nand2_2/OUT" "mux_2x1_0/Sel" 7.02378
cap "mux_4x1_0/mux_2x1_1/nand2_2/OUT" "mux_4x1_1/S1" 0.0192382
cap "mux_4x1_0/mux_2x1_1/nand2_2/OUT" "mux_4x1_1/VDD" 14.676
cap "mux_4x1_1/mux_2x1_1/I0" "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 0.0955177
cap "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_1/S1" 0.313604
cap "mux_4x1_1/VDD" "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 4.118
cap "mux_4x1_0/mux_2x1_1/nand2_2/OUT" "mux_2x1_0/nverterlayout_0/OUT" 7.32824
cap "mux_4x1_0/mux_2x1_1/I0" "mux_2x1_0/nand2_2/OUT" 0.346144
cap "mux_4x1_1/VDD" "mux_4x1_1/VSS" 4.42492
cap "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_1/S1" 0.313604
cap "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_0/I2" 8.88321e-05
cap "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_1/VDD" 3.7901
cap "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_1/I2" 0.000163145
cap "mux_4x1_0/mux_2x1_1/I0" "mux_4x1_0/mux_2x1_0/nverterlayout_0/OUT" -0.0862192
cap "mux_4x1_1/mux_2x1_0/nand2_2/OUT" "mux_4x1_1/mux_2x1_1/I0" -0.128594
cap "mux_4x1_1/mux_2x1_0/nand2_2/OUT" "mux_4x1_1/VDD" -1.01125
cap "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 2.16304
cap "mux_4x1_1/OUT" "mux_4x1_0/mux_2x1_1/I0" 3.78481
cap "mux_2x1_0/Sel" "mux_4x1_0/mux_2x1_1/I0" 4.70192
cap "mux_4x1_1/mux_2x1_1/I0" "mux_4x1_0/mux_2x1_1/I0" 68.4084
cap "mux_4x1_0/mux_2x1_1/I0" "mux_4x1_1/S1" 2.1069
cap "mux_4x1_1/VDD" "mux_4x1_0/mux_2x1_1/I0" 78.3694
cap "mux_4x1_1/mux_2x1_1/nand2_2/OUT" "mux_4x1_1/OUT" 57.6598
cap "mux_4x1_0/mux_2x1_1/I0" "mux_2x1_0/nverterlayout_0/OUT" 4.36942
cap "mux_4x1_0/I2" "mux_4x1_0/mux_2x1_1/I0" -0.107569
cap "mux_4x1_0/mux_2x1_1/I0" "mux_4x1_0/mux_2x1_0/nand2_2/OUT" -0.136701
cap "mux_4x1_1/mux_2x1_1/nand2_2/OUT" "mux_4x1_1/S1" 0.0192382
cap "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_0/mux_2x1_1/I0" -7.10543e-15
cap "mux_4x1_1/VDD" "mux_4x1_0/mux_2x1_0/nverterlayout_0/OUT" -0.817212
cap "mux_4x1_1/mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_1/mux_2x1_1/I0" -0.0811475
cap "mux_4x1_0/OUT" "mux_4x1_1/VDD" -2.38753
cap "mux_4x1_1/mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_1/VDD" -0.817212
cap "mux_4x1_1/OUT" "mux_4x1_1/mux_2x1_1/I0" 43.3565
cap "mux_4x1_1/OUT" "mux_2x1_0/Sel" 0.425042
cap "mux_4x1_1/OUT" "mux_4x1_1/S1" -1.02219
cap "mux_4x1_1/OUT" "mux_4x1_1/VDD" 447.843
cap "mux_4x1_1/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_0/mux_2x1_1/I0" 0.0955177
cap "mux_2x1_0/Sel" "mux_4x1_1/S1" 0.19529
cap "mux_4x1_1/VDD" "mux_2x1_0/Sel" 3.07001
cap "mux_4x1_1/OUT" "mux_4x1_1/I2" -0.908978
cap "mux_4x1_1/mux_2x1_1/I0" "mux_4x1_1/S1" 2.00161
cap "mux_4x1_1/OUT" "mux_2x1_0/nverterlayout_0/OUT" 0.33842
cap "mux_4x1_1/mux_2x1_1/I0" "mux_4x1_1/VDD" 27.3958
cap "mux_4x1_1/I2" "mux_4x1_1/mux_2x1_1/I0" -0.101241
cap "mux_4x1_1/VDD" "mux_4x1_1/S1" 46.473
cap "mux_2x1_0/Sel" "mux_2x1_0/nverterlayout_0/OUT" -1.42109e-14
cap "mux_2x1_0/nand2_2/OUT" "mux_4x1_1/mux_2x1_1/VDD" -0.0602452
cap "mux_4x1_1/OUT" "mux_4x1_1/mux_2x1_1/VSS" 0.164873
cap "mux_4x1_1/OUT" "mux_4x1_0/mux_2x1_1/I0" 3.51757
cap "mux_4x1_1/OUT" "mux_4x1_1/mux_2x1_1/VDD" 314.573
cap "mux_4x1_1/OUT" "mux_2x1_0/OUT" 0.0135008
cap "mux_4x1_1/OUT" "mux_2x1_0/nand2_2/OUT" 27.2506
cap "mux_4x1_1/OUT" "mux_2x1_0/nverterlayout_0/OUT" 3.41167
cap "mux_4x1_1/mux_2x1_2/VDD" "mux_4x1_0/mux_2x1_2/OUT" 0.0327432
cap "mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "mux_4x1_0/VSS" 6.48579
cap "mux_4x1_0/I3" "mux_4x1_0/I1" -2.02943
cap "mux_4x1_1/mux_2x1_2/VDD" "mux_4x1_0/mux_2x1_2/nand2_2/OUT" 1.56317
cap "mux_4x1_1/mux_2x1_2/Sel" "mux_4x1_0/VSS" 16.9836
cap "mux_4x1_1/mux_2x1_2/nand2_2/OUT" "mux_4x1_0/mux_2x1_2/nand2_2/OUT" 1.70814
cap "mux_4x1_1/I0" "mux_4x1_0/mux_2x1_2/nand2_2/OUT" 0.299618
cap "mux_4x1_1/mux_2x1_2/VDD" "mux_4x1_0/I3" -0.367055
cap "mux_4x1_1/mux_2x1_2/VDD" "mux_4x1_0/I1" 0.116063
cap "mux_4x1_1/mux_2x1_2/VDD" "mux_4x1_1/mux_2x1_2/Sel" 0.00207256
cap "mux_4x1_1/mux_2x1_1/Sel" "mux_4x1_0/VSS" 0.0592228
cap "mux_4x1_1/mux_2x1_1/Sel" "mux_4x1_1/mux_2x1_2/VDD" -0.0363102
cap "mux_4x1_0/mux_2x1_2/OUT" "mux_4x1_1/mux_2x1_1/Sel" -0.228139
cap "mux_4x1_0/mux_2x1_1/I1" "mux_4x1_1/mux_2x1_2/VDD" 0.134858
cap "mux_4x1_0/mux_2x1_0/nand2_2/OUT" "mux_4x1_1/mux_2x1_2/VDD" -0.000868166
cap "mux_4x1_1/mux_2x1_1/Sel" "mux_2x1_0/Sel" 0.701515
cap "mux_4x1_1/mux_2x1_2/Sel" "mux_4x1_1/mux_2x1_2/VDD" 0.00207256
cap "mux_4x1_0/I2" "mux_4x1_0/mux_2x1_0/nand2_2/OUT" 0.00210787
cap "mux_2x1_0/nand2_1/IN2" "mux_4x1_0/OUT" 13.9163
cap "mux_2x1_0/Sel" "mux_2x1_0/I0" 0.000300337
cap "mux_4x1_1/mux_2x1_1/VDD" "mux_4x1_0/mux_2x1_1/nand2_1/IN2" 0.300596
cap "mux_2x1_0/Sel" "mux_4x1_0/mux_2x1_1/nand2_2/OUT" 101.544
cap "mux_4x1_0/mux_2x1_1/nand2_1/IN2" "mux_4x1_0/VSS" 0.303725
cap "mux_2x1_0/nand2_1/IN2" "mux_2x1_0/Sel" -5.68434e-14
cap "mux_4x1_0/mux_2x1_1/nand2_2/OUT" "mux_4x1_1/mux_2x1_1/VDD" 14.8129
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_0/mux_2x1_1/nand2_2/OUT" 3.9327
cap "mux_2x1_0/Sel" "mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.215801
cap "mux_2x1_0/Sel" "mux_4x1_0/OUT" 4.36424
cap "mux_4x1_0/mux_2x1_1/nand2_2/OUT" "mux_4x1_0/VSS" 32.4553
cap "mux_2x1_0/Sel" "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 0.127247
cap "mux_2x1_0/nand2_1/IN2" "mux_4x1_1/mux_2x1_1/VDD" 3.49173
cap "mux_2x1_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.946187
cap "mux_4x1_0/OUT" "mux_4x1_1/mux_2x1_1/VDD" 38.8314
cap "mux_4x1_0/OUT" "mux_4x1_0/VSS" 42.8887
cap "mux_4x1_0/OUT" "mux_2x1_0/OUT" -0.850706
cap "mux_2x1_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_0/OUT" 0.255615
cap "mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "mux_4x1_0/VSS" 0.177596
cap "mux_2x1_0/Sel" "mux_4x1_1/mux_2x1_1/VDD" 2.18321
cap "mux_2x1_0/Sel" "mux_4x1_0/mux_2x1_1/I0" 0.485456
cap "mux_4x1_0/OUT" "mux_4x1_0/mux_2x1_1/nand2_1/IN2" -1.42109e-14
cap "mux_2x1_0/Sel" "mux_4x1_0/VSS" 3.80335
cap "mux_4x1_1/mux_2x1_1/Sel" "mux_2x1_0/Sel" 0.64307
cap "mux_2x1_0/nand2_1/IN2" "mux_4x1_0/mux_2x1_1/nand2_2/OUT" 10.6041
cap "mux_4x1_0/mux_2x1_1/I0" "mux_4x1_1/mux_2x1_1/VDD" 0.00707234
cap "mux_2x1_0/I0" "mux_4x1_0/OUT" 0.0274028
cap "mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_0/VSS" 0.0380326
cap "mux_4x1_1/mux_2x1_1/VDD" "mux_4x1_0/VSS" -8.78922
cap "mux_4x1_0/OUT" "mux_4x1_0/mux_2x1_1/nand2_2/OUT" 25.6438
cap "mux_2x1_0/nverterlayout_0/OUT" "mux_4x1_0/mux_2x1_1/I0" 0.566152
cap "mux_2x1_0/Sel" "mux_4x1_0/mux_2x1_1/nand2_1/IN2" 0.00451992
cap "mux_4x1_0/mux_2x1_1/I0" "mux_4x1_0/VSS" 0.473954
cap "mux_2x1_0/nand2_2/OUT" "mux_2x1_0/I0" 4.75548
cap "mux_2x1_0/nand2_2/OUT" "mux_4x1_1/mux_2x1_1/VDD" -2.83655
cap "mux_2x1_0/OUT" "mux_4x1_1/mux_2x1_1/VDD" 5.68434e-14
cap "mux_4x1_0/OUT" "mux_2x1_0/OUT" -0.850706
merge "mux_2x1_0/a_83_n28#" "mux_4x1_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_4x1_0/VSUBS" "mux_4x1_1/VSUBS"
merge "mux_4x1_1/VSUBS" "VSUBS"
merge "mux_4x1_1/mux_2x1_1/nverterlayout_0/IN" "mux_4x1_1/mux_2x1_1/Sel" -528.469 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3724 -250 -11340 -618 0 0 0 0 0 0
merge "mux_4x1_1/mux_2x1_1/Sel" "mux_4x1_0/S1"
merge "mux_4x1_0/S1" "S1"
merge "S1" "mux_4x1_0/mux_2x1_1/nverterlayout_0/IN"
merge "mux_4x1_0/mux_2x1_1/nverterlayout_0/IN" "mux_4x1_0/mux_2x1_1/Sel"
merge "mux_4x1_0/mux_2x1_1/Sel" "mux_4x1_1/S1"
merge "mux_4x1_1/S1" "m2_2567_n746#"
merge "mux_4x1_1/mux_2x1_2/Sel" "mux_4x1_0/S0" -405.464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1369 -148 -11236 -608 0 0 0 0 0 0
merge "mux_4x1_0/S0" "S0"
merge "S0" "mux_4x1_0/mux_2x1_2/Sel"
merge "mux_4x1_0/mux_2x1_2/Sel" "mux_4x1_1/S0"
merge "mux_4x1_1/S0" "m2_313_n737#"
merge "mux_2x1_0/Sel" "S2" -159.258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1369 -148 0 0 0 0 0 0 0 0
merge "mux_4x1_0/mux_2x1_0/I0" "mux_4x1_0/I2" -49.2386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3294 -230 0 0 0 0 0 0 0 0
merge "mux_4x1_0/I2" "I6"
merge "mux_2x1_0/OUT" "OUT" -28.4831 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1369 -148 0 0 0 0 0 0 0 0
merge "mux_2x1_0/nand2_1/VDD" "mux_4x1_0/mux_2x1_1/nand2_1/VDD" -2153.55 -1202 -4448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12518 -6070 0 0 0 0 0 0 0 0
merge "mux_4x1_0/mux_2x1_1/nand2_1/VDD" "mux_4x1_1/mux_2x1_2/VDD"
merge "mux_4x1_1/mux_2x1_2/VDD" "mux_4x1_0/VDD"
merge "mux_4x1_0/VDD" "mux_4x1_0/mux_2x1_1/VDD"
merge "mux_4x1_0/mux_2x1_1/VDD" "mux_4x1_1/mux_2x1_1/VDD"
merge "mux_4x1_1/mux_2x1_1/VDD" "mux_2x1_0/VDD"
merge "mux_2x1_0/VDD" "mux_4x1_0/mux_2x1_2/VDD"
merge "mux_4x1_0/mux_2x1_2/VDD" "m1_3377_11#"
merge "m1_3377_11#" "mux_4x1_1/VDD"
merge "mux_4x1_1/VDD" "m1_2259_n4#"
merge "m1_2259_n4#" "m1_1129_n5#"
merge "m1_1129_n5#" "VDD"
merge "mux_4x1_0/mux_2x1_2/I0" "mux_4x1_0/I0" -38.9102 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2209 -188 0 0 0 0 0 0 0 0
merge "mux_4x1_0/I0" "I4"
merge "mux_2x1_0/VSS" "mux_4x1_0/mux_2x1_1/VSS" -746.752 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20942 -1416 0 0 0 0 0 0 0 0
merge "mux_4x1_0/mux_2x1_1/VSS" "mux_4x1_0/VSS"
merge "mux_4x1_0/VSS" "mux_4x1_1/VSS"
merge "mux_4x1_1/VSS" "m1_49_n978#"
merge "m1_49_n978#" "VSS"
merge "mux_4x1_0/I1" "I5" -45.7767 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3300 -230 0 0 0 0 0 0 0 0
merge "mux_4x1_0/I3" "I7" -44.7329 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3300 -230 0 0 0 0 0 0 0 0
merge "mux_2x1_0/I0" "mux_4x1_1/OUT" -551.292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7278 -482 0 0 0 0 0 0 0 0
merge "mux_4x1_1/OUT" "m1_3301_n1554#"
merge "mux_4x1_1/I0" "I0" -47.3918 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3300 -230 0 0 0 0 0 0 0 0
merge "mux_4x1_1/I1" "I1" -45.8811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3300 -230 0 0 0 0 0 0 0 0
merge "mux_4x1_1/I2" "I2" -51.3903 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3713 -246 0 0 0 0 0 0 0 0
merge "mux_4x1_1/I3" "I3" -44.8441 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3300 -230 0 0 0 0 0 0 0 0
merge "mux_2x1_0/I1" "mux_4x1_0/OUT" -172.743 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4329 -378 0 0 0 0 0 0 0 0
merge "mux_4x1_0/OUT" "m1_3300_1504#"
