Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/sa/ise/CA_pro/Top_Moudel_/TopModule_tb_isim_beh.exe -prj C:/Users/sa/ise/CA_pro/Top_Moudel_/TopModule_tb_beh.prj work.TopModule_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/sa/ise/CA_pro/Top_Moudel_/../pro1/rr.vhd" into library work
Parsing VHDL file "C:/Users/sa/ise/CA_pro/Top_Moudel_/../MemorayCA/Memory.vhd" into library work
Parsing VHDL file "C:/Users/sa/ise/CA_pro/Top_Moudel_/../jump/jump.vhd" into library work
Parsing VHDL file "C:/Users/sa/ise/CA_pro/Top_Moudel_/../Control/Control_unit.vhd" into library work
Parsing VHDL file "C:/Users/sa/ise/CA_pro/Top_Moudel_/TopModule.vhd" into library work
Parsing VHDL file "C:/Users/sa/ise/CA_pro/Top_Moudel_/TopModule_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Control_unit [control_unit_default]
Compiling architecture behavioral of entity Memory [memory_default]
Compiling architecture behavioral of entity jump [jump_default]
Compiling architecture behavioral of entity TopModule [topmodule_default]
Compiling architecture behavioral of entity topmodule_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable C:/Users/sa/ise/CA_pro/Top_Moudel_/TopModule_tb_isim_beh.exe
Fuse Memory Usage: 37904 KB
Fuse CPU Usage: 718 ms
