0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/vibho/xilinx_projects/project_2_cla/project_2_cla.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/vibho/xilinx_projects/project_2_cla/project_2_cla.srcs/sources_1/new/cla.v,1550625064,verilog,,C:/Users/vibho/xilinx_projects/project_2_cla/project_2_cla.srcs/sources_1/new/full_adder.v,,cla,,,,,,,,
C:/Users/vibho/xilinx_projects/project_2_cla/project_2_cla.srcs/sources_1/new/full_adder.v,1550623367,verilog,,C:/Users/vibho/xilinx_projects/project_2_cla/project_2_cla.srcs/sources_1/new/test.v,,full_adder,,,,,,,,
C:/Users/vibho/xilinx_projects/project_2_cla/project_2_cla.srcs/sources_1/new/test.v,1550625563,verilog,,,C:/Users/vibho/xilinx_projects/project_2_cla/project_2_cla.srcs/sources_1/new/cla.v,test,,,,,,,,
