Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: testRem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testRem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testRem"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : testRem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "testRem.v" in library work
Module <testRem> compiled
No errors in compilation
Analysis of file <"testRem.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <testRem> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <testRem>.
Module <testRem> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <testRem>.
    Related source file is "testRem.v".
WARNING:Xst:646 - Signal <round> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <active> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <remainder>.
    Found 8-bit register for signal <result>.
    Found 6-bit register for signal <count>.
    Found 8-bit register for signal <counter>.
    Found 8-bit comparator less for signal <counter$cmp_lt0000> created at line 48.
    Found 1-bit register for signal <done>.
    Found 6-bit adder for signal <old_count_3$addsub0000> created at line 58.
    Found 8-bit comparator less for signal <old_count_3$cmp_lt0000> created at line 51.
    Found 8-bit adder for signal <result$add0000> created at line 65.
    Found 8-bit comparator greatequal for signal <result$cmp_ge0000> created at line 48.
    Found 8-bit comparator greatequal for signal <result$cmp_ge0001> created at line 36.
    Found 8-bit comparator less for signal <result$cmp_lt0000> created at line 36.
    Found 8-bit comparator less for signal <result$cmp_lt0001> created at line 62.
    Found 8-bit register for signal <temp>.
    Found 8-bit subtractor for signal <temp$addsub0000>.
    Found 8-bit register for signal <tempInit>.
    Found 8-bit subtractor for signal <tempInit$sub0000> created at line 43.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <testRem> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Registers                                            : 7
 1-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 6
 8-bit comparator greatequal                           : 2
 8-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 6
 8-bit comparator greatequal                           : 2
 8-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <testRem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testRem, actual ratio is 7.
FlipFlop counter_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : testRem.ngr
Top Level Output File Name         : testRem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 212
#      GND                         : 1
#      LUT2                        : 33
#      LUT2_D                      : 2
#      LUT3                        : 37
#      LUT3_D                      : 10
#      LUT3_L                      : 8
#      LUT4                        : 56
#      LUT4_D                      : 3
#      LUT4_L                      : 6
#      MUXCY                       : 37
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 48
#      FDE                         : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       82  out of    960     8%  
 Number of Slice Flip Flops:             48  out of   1920     2%  
 Number of 4 input LUTs:                155  out of   1920     8%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     83    40%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.642ns (Maximum Frequency: 93.965MHz)
   Minimum input arrival time before clock: 12.151ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.642ns (frequency: 93.965MHz)
  Total number of paths / destination ports: 9633 / 71
-------------------------------------------------------------------------
Delay:               10.642ns (Levels of Logic = 7)
  Source:            counter_2 (FF)
  Destination:       result_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_2 to result_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   0.937  counter_2 (counter_2)
     LUT4_D:I3->LO         1   0.704   0.104  old_temp_1_cmp_eq00001_SW0 (N167)
     LUT4:I3->O           29   0.704   1.265  old_temp_1_cmp_eq00001 (N9)
     LUT4:I3->O            3   0.704   0.610  _old_temp_1<6>1 (_old_temp_1<6>)
     LUT2:I1->O            1   0.704   0.000  Mcompar_result_cmp_ge0000_lut<6> (Mcompar_result_cmp_ge0000_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_result_cmp_ge0000_cy<6> (Mcompar_result_cmp_ge0000_cy<6>)
     MUXCY:CI->O          18   0.459   1.103  Mcompar_result_cmp_ge0000_cy<7> (result_cmp_ge0000)
     LUT3:I2->O           16   0.704   1.034  result_not00011 (result_not0001)
     FDE:CE                    0.555          result_0
    ----------------------------------------
    Total                     10.642ns (5.589ns logic, 5.053ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4032 / 96
-------------------------------------------------------------------------
Offset:              12.151ns (Levels of Logic = 12)
  Source:            b<2> (PAD)
  Destination:       result_4 (FF)
  Destination Clock: clk rising

  Data Path: b<2> to result_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  b_2_IBUF (b_2_IBUF)
     LUT4:I0->O            1   0.704   0.424  old_count_3_cmp_lt00001_SW0 (N72)
     LUT4:I3->O           14   0.704   1.035  old_count_3_cmp_lt00001 (old_count_3_cmp_lt0000)
     LUT3_D:I2->O          1   0.704   0.424  _old_count_3<2>11 (N18)
     LUT4:I3->O            2   0.704   0.482  _old_count_3<4>1 (_old_count_3<4>)
     LUT4:I2->O            1   0.704   0.000  Mcompar_result_cmp_lt0001_lut<4> (Mcompar_result_cmp_lt0001_lut<4>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_result_cmp_lt0001_cy<4> (Mcompar_result_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_result_cmp_lt0001_cy<5> (Mcompar_result_cmp_lt0001_cy<5>)
     MUXCY:CI->O           8   0.459   0.761  Mcompar_result_cmp_lt0001_cy<6> (Mcompar_result_cmp_lt0001_cy<6>)
     LUT4:I3->O            1   0.704   0.424  result_mux0000<3>_G_SW0 (N160)
     LUT4:I3->O            1   0.704   0.000  result_mux0000<3>_G (N151)
     MUXF5:I1->O           1   0.321   0.000  result_mux0000<3> (result_mux0000<3>)
     FDE:D                     0.308          result_4
    ----------------------------------------
    Total                     12.151ns (7.757ns logic, 4.394ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            result_7 (FF)
  Destination:       result<7> (PAD)
  Source Clock:      clk rising

  Data Path: result_7 to result<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  result_7 (result_7)
     OBUF:I->O                 3.272          result_7_OBUF (result<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.84 secs
 
--> 

Total memory usage is 258752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

