#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28b4b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28b3290 .scope module, "TestBench_cronometru" "TestBench_cronometru" 3 5;
 .timescale 0 0;
v0x28d3bc0_0 .net "an_t", 3 0, L_0x28d6280;  1 drivers
v0x28d4af0_0 .net "cat_t", 7 0, L_0x28d6390;  1 drivers
v0x28d4bc0_0 .var "osc_clk_t", 0 0;
v0x28d4c90_0 .var "reset_t", 0 0;
S_0x28b2ac0 .scope module, "DUT" "Top_Cronos" 3 11, 4 14 0, S_0x28b3290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "osc_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "an";
    .port_info 3 /OUTPUT 8 "cat";
L_0x28d6280 .functor BUFZ 4, v0x28d1e10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x28d6390 .functor BUFZ 8, v0x28ce300_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x28d64a0 .functor BUFZ 4, v0x28cf380_0, C4<0000>, C4<0000>, C4<0000>;
L_0x28d6510 .functor BUFZ 4, v0x28cfea0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x28d6580 .functor BUFZ 4, v0x28d0a60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x28d65f0 .functor BUFZ 4, v0x28d1160_0, C4<0000>, C4<0000>, C4<0000>;
L_0x28d66f0 .functor BUFZ 4, L_0x28d60a0, C4<0000>, C4<0000>, C4<0000>;
L_0x28d67b0 .functor BUFZ 1, L_0x28d50d0, C4<0>, C4<0>, C4<0>;
L_0x28d68c0 .functor AND 1, L_0x28d50d0, L_0x28d5440, C4<1>, C4<1>;
L_0x28d6a10 .functor AND 1, L_0x28d50d0, L_0x28d5440, C4<1>, C4<1>;
L_0x28d6b70 .functor AND 1, L_0x28d6a10, L_0x28d57f0, C4<1>, C4<1>;
L_0x28d6be0 .functor BUFZ 2, v0x28d1630_0, C4<00>, C4<00>, C4<00>;
L_0x28d6cc0 .functor BUFZ 2, v0x28d1630_0, C4<00>, C4<00>, C4<00>;
v0x28d2d50_0 .net *"_ivl_18", 0 0, L_0x28d6a10;  1 drivers
v0x28d2e50_0 .net "an", 3 0, L_0x28d6280;  alias, 1 drivers
v0x28d2f30_0 .net "cat", 7 0, L_0x28d6390;  alias, 1 drivers
v0x28d2ff0_0 .net "clk_16ms", 19 0, v0x28ce780_0;  1 drivers
v0x28d30e0_0 .net "clk_1s", 25 0, v0x28cdc70_0;  1 drivers
v0x28d3180_0 .net "osc_clk", 0 0, v0x28d4bc0_0;  1 drivers
v0x28d3270_0 .net "reset", 0 0, v0x28d4c90_0;  1 drivers
v0x28d3310_0 .net "tmp_I0_MUX", 3 0, L_0x28d64a0;  1 drivers
v0x28d33b0_0 .net "tmp_I1_MUX", 3 0, L_0x28d6510;  1 drivers
v0x28d3510_0 .net "tmp_I2_MUX", 3 0, L_0x28d6580;  1 drivers
v0x28d35e0_0 .net "tmp_I3_MUX", 3 0, L_0x28d65f0;  1 drivers
v0x28d36b0_0 .net "tmp_clk1", 0 0, L_0x28d6dc0;  1 drivers
v0x28d3780_0 .net "tmp_clk2", 0 0, L_0x28d6e60;  1 drivers
v0x28d3850_0 .net "tmp_clk3", 0 0, L_0x28d6fe0;  1 drivers
v0x28d3920_0 .net "tmp_clk4", 0 0, L_0x28d7080;  1 drivers
v0x28d39f0_0 .net "tmp_clk_an", 0 0, L_0x28d7170;  1 drivers
v0x28d3ac0_0 .net "tmp_clk_out1", 0 0, L_0x28d50d0;  1 drivers
v0x28d3c70_0 .net "tmp_clk_out2", 0 0, L_0x28d5440;  1 drivers
v0x28d3d10_0 .net "tmp_clk_out3", 0 0, L_0x28d57f0;  1 drivers
v0x28d3db0_0 .net "tmp_enable1", 0 0, L_0x28d67b0;  1 drivers
v0x28d3e80_0 .net "tmp_enable2", 0 0, L_0x28d68c0;  1 drivers
v0x28d3f50_0 .net "tmp_enable3", 0 0, L_0x28d6b70;  1 drivers
v0x28d4020_0 .net "tmp_in_BCD7segm", 3 0, L_0x28d66f0;  1 drivers
v0x28d40f0_0 .net "tmp_in_DCD_an", 1 0, L_0x28d6cc0;  1 drivers
v0x28d41c0_0 .net "tmp_in_sel", 1 0, L_0x28d6be0;  1 drivers
v0x28d4290_0 .net "tmp_out_BCD7segm", 7 0, v0x28ce300_0;  1 drivers
v0x28d4360_0 .net "tmp_out_DCD_an", 3 0, v0x28d1e10_0;  1 drivers
v0x28d4430_0 .net "tmp_out_MUX", 3 0, L_0x28d60a0;  1 drivers
v0x28d4500_0 .net "tmp_out_an", 1 0, v0x28d1630_0;  1 drivers
v0x28d45d0_0 .net "tmp_state1", 3 0, v0x28cf380_0;  1 drivers
v0x28d46a0_0 .net "tmp_state2", 3 0, v0x28cfea0_0;  1 drivers
v0x28d4770_0 .net "tmp_state3", 3 0, v0x28d0a60_0;  1 drivers
v0x28d4840_0 .net "tmp_state4", 3 0, v0x28d1160_0;  1 drivers
L_0x28d6dc0 .part v0x28cdc70_0, 0, 1;
L_0x28d6e60 .part v0x28cdc70_0, 0, 1;
L_0x28d6fe0 .part v0x28cdc70_0, 0, 1;
L_0x28d7080 .part v0x28cdc70_0, 0, 1;
L_0x28d7170 .part v0x28ce780_0, 0, 1;
S_0x28828f0 .scope module, "M1" "Div_Osc" 4 63, 5 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "osc_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 26 "counter";
v0x2884460_0 .net "counter", 25 0, v0x28cdc70_0;  alias, 1 drivers
v0x28cdc70_0 .var "counter_up", 25 0;
v0x28cdd50_0 .net "osc_clk", 0 0, v0x28d4bc0_0;  alias, 1 drivers
v0x28cde20_0 .net "reset", 0 0, v0x28d4c90_0;  alias, 1 drivers
E_0x28b0b70 .event posedge, v0x28cde20_0, v0x28cdd50_0;
S_0x28cdf60 .scope module, "M10" "BCD7segm" 4 143, 6 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 8 "seg";
v0x28ce200_0 .net "bcd", 3 0, L_0x28d66f0;  alias, 1 drivers
v0x28ce300_0 .var "seg", 7 0;
E_0x28ce180 .event anyedge, v0x28ce200_0;
S_0x28ce440 .scope module, "M2" "Div_An" 4 71, 7 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "osc_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 20 "counter";
v0x28ce6a0_0 .net "counter", 19 0, v0x28ce780_0;  alias, 1 drivers
v0x28ce780_0 .var "counter_up", 19 0;
v0x28ce860_0 .net "osc_clk", 0 0, v0x28d4bc0_0;  alias, 1 drivers
v0x28ce960_0 .net "reset", 0 0, v0x28d4c90_0;  alias, 1 drivers
S_0x28cea50 .scope module, "M3" "Num_US" 4 79, 8 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "clk_out";
    .port_info 3 /OUTPUT 4 "state";
L_0x7f41c138f018 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x28ced30_0 .net/2u *"_ivl_0", 3 0, L_0x7f41c138f018;  1 drivers
v0x28cee30_0 .net *"_ivl_2", 0 0, L_0x28d4f00;  1 drivers
L_0x7f41c138f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28ceef0_0 .net/2u *"_ivl_4", 0 0, L_0x7f41c138f060;  1 drivers
L_0x7f41c138f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28cefe0_0 .net/2u *"_ivl_6", 0 0, L_0x7f41c138f0a8;  1 drivers
v0x28cf0c0_0 .net "clk", 0 0, L_0x28d6dc0;  alias, 1 drivers
v0x28cf1d0_0 .net "clk_out", 0 0, L_0x28d50d0;  alias, 1 drivers
v0x28cf290_0 .net "reset", 0 0, v0x28d4c90_0;  alias, 1 drivers
v0x28cf380_0 .var "state", 3 0;
E_0x28cecd0 .event posedge, v0x28cf0c0_0;
L_0x28d4f00 .cmp/eq 4, v0x28cf380_0, L_0x7f41c138f018;
L_0x28d50d0 .functor MUXZ 1, L_0x7f41c138f0a8, L_0x7f41c138f060, L_0x28d4f00, C4<>;
S_0x28cf4e0 .scope module, "M4" "Num_ZS" 4 88, 9 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "clk_out";
    .port_info 4 /OUTPUT 4 "state";
L_0x7f41c138f0f0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x28cf810_0 .net/2u *"_ivl_0", 3 0, L_0x7f41c138f0f0;  1 drivers
v0x28cf910_0 .net *"_ivl_2", 0 0, L_0x28d52b0;  1 drivers
L_0x7f41c138f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28cf9d0_0 .net/2u *"_ivl_4", 0 0, L_0x7f41c138f138;  1 drivers
L_0x7f41c138f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28cfa90_0 .net/2u *"_ivl_6", 0 0, L_0x7f41c138f180;  1 drivers
v0x28cfb70_0 .net "clk", 0 0, L_0x28d6e60;  alias, 1 drivers
v0x28cfc80_0 .net "clk_out", 0 0, L_0x28d5440;  alias, 1 drivers
v0x28cfd40_0 .net "enable", 0 0, L_0x28d67b0;  alias, 1 drivers
v0x28cfe00_0 .net "reset", 0 0, v0x28d4c90_0;  alias, 1 drivers
v0x28cfea0_0 .var "state", 3 0;
E_0x28cf790 .event posedge, v0x28cfb70_0;
L_0x28d52b0 .cmp/eq 4, v0x28cfea0_0, L_0x7f41c138f0f0;
L_0x28d5440 .functor MUXZ 1, L_0x7f41c138f180, L_0x7f41c138f138, L_0x28d52b0, C4<>;
S_0x28d00b0 .scope module, "M5" "Num_UM" 4 98, 10 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "clk_out";
    .port_info 4 /OUTPUT 4 "state";
L_0x7f41c138f1c8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x28d0340_0 .net/2u *"_ivl_0", 3 0, L_0x7f41c138f1c8;  1 drivers
v0x28d0440_0 .net *"_ivl_2", 0 0, L_0x28d5620;  1 drivers
L_0x7f41c138f210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28d0500_0 .net/2u *"_ivl_4", 0 0, L_0x7f41c138f210;  1 drivers
L_0x7f41c138f258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28d05c0_0 .net/2u *"_ivl_6", 0 0, L_0x7f41c138f258;  1 drivers
v0x28d06a0_0 .net "clk", 0 0, L_0x28d6fe0;  alias, 1 drivers
v0x28d07b0_0 .net "clk_out", 0 0, L_0x28d57f0;  alias, 1 drivers
v0x28d0870_0 .net "enable", 0 0, L_0x28d68c0;  alias, 1 drivers
v0x28d0930_0 .net "reset", 0 0, v0x28d4c90_0;  alias, 1 drivers
v0x28d0a60_0 .var "state", 3 0;
E_0x28d02c0 .event posedge, v0x28d06a0_0;
L_0x28d5620 .cmp/eq 4, v0x28d0a60_0, L_0x7f41c138f1c8;
L_0x28d57f0 .functor MUXZ 1, L_0x7f41c138f258, L_0x7f41c138f210, L_0x28d5620, C4<>;
S_0x28d0c70 .scope module, "M6" "Num_ZM" 4 108, 11 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "state";
v0x28d0ef0_0 .net "clk", 0 0, L_0x28d7080;  alias, 1 drivers
v0x28d0fd0_0 .net "enable", 0 0, L_0x28d6b70;  alias, 1 drivers
v0x28d1090_0 .net "reset", 0 0, v0x28d4c90_0;  alias, 1 drivers
v0x28d1160_0 .var "state", 3 0;
E_0x28d0e70 .event posedge, v0x28d0ef0_0;
S_0x28d12d0 .scope module, "M7" "Num_An" 4 117, 12 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 2 "out";
v0x28d1550_0 .net "clk", 0 0, L_0x28d7170;  alias, 1 drivers
v0x28d1630_0 .var "out", 1 0;
v0x28d1710_0 .net "reset", 0 0, v0x28d4c90_0;  alias, 1 drivers
E_0x28d14d0 .event posedge, v0x28d1550_0;
S_0x28d1810 .scope module, "M8" "DCD_an" 4 125, 13 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /OUTPUT 4 "y";
v0x28d1b40_0 .net "I", 1 0, L_0x28d6cc0;  alias, 1 drivers
v0x28d1c40_0 .net *"_ivl_2", 0 0, L_0x28d5980;  1 drivers
v0x28d1d20_0 .net *"_ivl_5", 0 0, L_0x28d5a70;  1 drivers
v0x28d1e10_0 .var "y", 3 0;
E_0x28d1ac0 .event anyedge, L_0x28d5a70, L_0x28d5980;
L_0x28d5980 .part L_0x28d6cc0, 0, 1;
L_0x28d5a70 .part L_0x28d6cc0, 1, 1;
S_0x28d1f50 .scope module, "M9" "MUX" 4 132, 14 4 0, S_0x28b2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "I0";
    .port_info 1 /INPUT 4 "I1";
    .port_info 2 /INPUT 4 "I2";
    .port_info 3 /INPUT 4 "I3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 4 "out";
v0x28d21c0_0 .net "I0", 3 0, L_0x28d64a0;  alias, 1 drivers
v0x28d22a0_0 .net "I1", 3 0, L_0x28d6510;  alias, 1 drivers
v0x28d2380_0 .net "I2", 3 0, L_0x28d6580;  alias, 1 drivers
v0x28d2470_0 .net "I3", 3 0, L_0x28d65f0;  alias, 1 drivers
v0x28d2550_0 .net *"_ivl_1", 0 0, L_0x28d5b10;  1 drivers
v0x28d2680_0 .net *"_ivl_3", 0 0, L_0x28d5c00;  1 drivers
v0x28d2760_0 .net *"_ivl_4", 3 0, L_0x28d5ca0;  1 drivers
v0x28d2840_0 .net *"_ivl_7", 0 0, L_0x28d5e30;  1 drivers
v0x28d2920_0 .net *"_ivl_8", 3 0, L_0x28d5f60;  1 drivers
v0x28d2a90_0 .net "out", 3 0, L_0x28d60a0;  alias, 1 drivers
v0x28d2b70_0 .net "sel", 1 0, L_0x28d6be0;  alias, 1 drivers
L_0x28d5b10 .part L_0x28d6be0, 1, 1;
L_0x28d5c00 .part L_0x28d6be0, 0, 1;
L_0x28d5ca0 .functor MUXZ 4, L_0x28d6580, L_0x28d65f0, L_0x28d5c00, C4<>;
L_0x28d5e30 .part L_0x28d6be0, 0, 1;
L_0x28d5f60 .functor MUXZ 4, L_0x28d64a0, L_0x28d6510, L_0x28d5e30, C4<>;
L_0x28d60a0 .functor MUXZ 4, L_0x28d5f60, L_0x28d5ca0, L_0x28d5b10, C4<>;
    .scope S_0x28828f0;
T_0 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x28cdc70_0, 0, 26;
    %end;
    .thread T_0, $init;
    .scope S_0x28828f0;
T_1 ;
    %wait E_0x28b0b70;
    %load/vec4 v0x28cdc70_0;
    %pad/u 32;
    %cmpi/u 50000000, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x28cdc70_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x28cdc70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x28cde20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x28cdc70_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28ce440;
T_2 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x28ce780_0, 0, 20;
    %end;
    .thread T_2, $init;
    .scope S_0x28ce440;
T_3 ;
    %wait E_0x28b0b70;
    %load/vec4 v0x28ce780_0;
    %cvt/rv;
    %pushi/real 1706666670, 4085; load=833333.
    %pushi/real 335544, 4063; load=833333.
    %add/wr;
    %cmp/wr;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x28ce780_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x28ce780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x28ce960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x28ce780_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x28cea50;
T_4 ;
    %wait E_0x28cecd0;
    %load/vec4 v0x28cf290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28cf380_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x28cf380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x28cf380_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28cf4e0;
T_5 ;
    %wait E_0x28cf790;
    %load/vec4 v0x28cfe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28cfea0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x28cfd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x28cfea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x28cfea0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x28d00b0;
T_6 ;
    %wait E_0x28d02c0;
    %load/vec4 v0x28d0930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28d0a60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x28d0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x28d0a60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x28d0a60_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28d0c70;
T_7 ;
    %wait E_0x28d0e70;
    %load/vec4 v0x28d1090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28d1160_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x28d0fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x28d1160_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x28d1160_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x28d12d0;
T_8 ;
    %wait E_0x28d14d0;
    %load/vec4 v0x28d1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x28d1630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x28d1630_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x28d1630_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x28d1810;
T_9 ;
    %wait E_0x28d1ac0;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x28d1e10_0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x28d1e10_0, 0, 4;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x28d1e10_0, 0, 4;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x28d1b40_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x28d1e10_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x28d1e10_0, 0, 4;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x28cdf60;
T_10 ;
    %wait E_0x28ce180;
    %load/vec4 v0x28ce200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x28ce300_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x28b3290;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28d4bc0_0, 0, 1;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x28d4bc0_0;
    %inv;
    %store/vec4 v0x28d4bc0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x28b3290;
T_12 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28d4c90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28d4c90_0, 0, 1;
    %delay 200, 0;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x28b3290;
T_13 ;
    %vpi_call/w 3 30 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
    "./Div_Osc";
    "./BCD7segm";
    "./Div_An";
    "./Num_US";
    "./Num_ZS";
    "./Num_UM";
    "./Num_ZM";
    "./Num_An";
    "./DCD_an";
    "./MUX";
