
SMARTOFFICE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066b0  08000130  08000130  00001130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  080067e0  080067e0  000077e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b78  08006b78  000081c8  2**0
                  CONTENTS
  4 .ARM          00000008  08006b78  08006b78  00007b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b80  08006b80  000081c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b80  08006b80  00007b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006b84  08006b84  00007b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c8  20000000  08006b88  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001c8  08006d50  000081c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  08006d50  00008518  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000779c  00000000  00000000  000081f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025f2  00000000  00000000  0000f98d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000658  00000000  00000000  00011f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000480  00000000  00000000  000125d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014031  00000000  00000000  00012a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c130  00000000  00000000  00026a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005bbf7  00000000  00000000  00032bb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008e7b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002524  00000000  00000000  0008e7f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00090d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200001c8 	.word	0x200001c8
 800014c:	00000000 	.word	0x00000000
 8000150:	080067c8 	.word	0x080067c8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200001cc 	.word	0x200001cc
 800016c:	080067c8 	.word	0x080067c8

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	@ 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpun>:
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d102      	bne.n	8000a3c <__aeabi_dcmpun+0x10>
 8000a36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3a:	d10a      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x20>
 8000a46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4a:	d102      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	f04f 0001 	mov.w	r0, #1
 8000a56:	4770      	bx	lr

08000a58 <__aeabi_d2iz>:
 8000a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a60:	d215      	bcs.n	8000a8e <__aeabi_d2iz+0x36>
 8000a62:	d511      	bpl.n	8000a88 <__aeabi_d2iz+0x30>
 8000a64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a6c:	d912      	bls.n	8000a94 <__aeabi_d2iz+0x3c>
 8000a6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	bf18      	it	ne
 8000a84:	4240      	negne	r0, r0
 8000a86:	4770      	bx	lr
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	4770      	bx	lr
 8000a8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_d2iz+0x48>
 8000a94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	bf08      	it	eq
 8000a9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_frsub>:
 8000aa8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aac:	e002      	b.n	8000ab4 <__addsf3>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_fsub>:
 8000ab0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ab4 <__addsf3>:
 8000ab4:	0042      	lsls	r2, r0, #1
 8000ab6:	bf1f      	itttt	ne
 8000ab8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000abc:	ea92 0f03 	teqne	r2, r3
 8000ac0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ac4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ac8:	d06a      	beq.n	8000ba0 <__addsf3+0xec>
 8000aca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ace:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ad2:	bfc1      	itttt	gt
 8000ad4:	18d2      	addgt	r2, r2, r3
 8000ad6:	4041      	eorgt	r1, r0
 8000ad8:	4048      	eorgt	r0, r1
 8000ada:	4041      	eorgt	r1, r0
 8000adc:	bfb8      	it	lt
 8000ade:	425b      	neglt	r3, r3
 8000ae0:	2b19      	cmp	r3, #25
 8000ae2:	bf88      	it	hi
 8000ae4:	4770      	bxhi	lr
 8000ae6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000afa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000afe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4249      	negne	r1, r1
 8000b06:	ea92 0f03 	teq	r2, r3
 8000b0a:	d03f      	beq.n	8000b8c <__addsf3+0xd8>
 8000b0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b10:	fa41 fc03 	asr.w	ip, r1, r3
 8000b14:	eb10 000c 	adds.w	r0, r0, ip
 8000b18:	f1c3 0320 	rsb	r3, r3, #32
 8000b1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b24:	d502      	bpl.n	8000b2c <__addsf3+0x78>
 8000b26:	4249      	negs	r1, r1
 8000b28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b30:	d313      	bcc.n	8000b5a <__addsf3+0xa6>
 8000b32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b36:	d306      	bcc.n	8000b46 <__addsf3+0x92>
 8000b38:	0840      	lsrs	r0, r0, #1
 8000b3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b3e:	f102 0201 	add.w	r2, r2, #1
 8000b42:	2afe      	cmp	r2, #254	@ 0xfe
 8000b44:	d251      	bcs.n	8000bea <__addsf3+0x136>
 8000b46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b4e:	bf08      	it	eq
 8000b50:	f020 0001 	biceq.w	r0, r0, #1
 8000b54:	ea40 0003 	orr.w	r0, r0, r3
 8000b58:	4770      	bx	lr
 8000b5a:	0049      	lsls	r1, r1, #1
 8000b5c:	eb40 0000 	adc.w	r0, r0, r0
 8000b60:	3a01      	subs	r2, #1
 8000b62:	bf28      	it	cs
 8000b64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b68:	d2ed      	bcs.n	8000b46 <__addsf3+0x92>
 8000b6a:	fab0 fc80 	clz	ip, r0
 8000b6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b72:	ebb2 020c 	subs.w	r2, r2, ip
 8000b76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b7a:	bfaa      	itet	ge
 8000b7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b80:	4252      	neglt	r2, r2
 8000b82:	4318      	orrge	r0, r3
 8000b84:	bfbc      	itt	lt
 8000b86:	40d0      	lsrlt	r0, r2
 8000b88:	4318      	orrlt	r0, r3
 8000b8a:	4770      	bx	lr
 8000b8c:	f092 0f00 	teq	r2, #0
 8000b90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b94:	bf06      	itte	eq
 8000b96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b9a:	3201      	addeq	r2, #1
 8000b9c:	3b01      	subne	r3, #1
 8000b9e:	e7b5      	b.n	8000b0c <__addsf3+0x58>
 8000ba0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba8:	bf18      	it	ne
 8000baa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bae:	d021      	beq.n	8000bf4 <__addsf3+0x140>
 8000bb0:	ea92 0f03 	teq	r2, r3
 8000bb4:	d004      	beq.n	8000bc0 <__addsf3+0x10c>
 8000bb6:	f092 0f00 	teq	r2, #0
 8000bba:	bf08      	it	eq
 8000bbc:	4608      	moveq	r0, r1
 8000bbe:	4770      	bx	lr
 8000bc0:	ea90 0f01 	teq	r0, r1
 8000bc4:	bf1c      	itt	ne
 8000bc6:	2000      	movne	r0, #0
 8000bc8:	4770      	bxne	lr
 8000bca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bce:	d104      	bne.n	8000bda <__addsf3+0x126>
 8000bd0:	0040      	lsls	r0, r0, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bd8:	4770      	bx	lr
 8000bda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bde:	bf3c      	itt	cc
 8000be0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000be4:	4770      	bxcc	lr
 8000be6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf2:	4770      	bx	lr
 8000bf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bf8:	bf16      	itet	ne
 8000bfa:	4608      	movne	r0, r1
 8000bfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c00:	4601      	movne	r1, r0
 8000c02:	0242      	lsls	r2, r0, #9
 8000c04:	bf06      	itte	eq
 8000c06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c0a:	ea90 0f01 	teqeq	r0, r1
 8000c0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c12:	4770      	bx	lr

08000c14 <__aeabi_ui2f>:
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e004      	b.n	8000c24 <__aeabi_i2f+0x8>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_i2f>:
 8000c1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c20:	bf48      	it	mi
 8000c22:	4240      	negmi	r0, r0
 8000c24:	ea5f 0c00 	movs.w	ip, r0
 8000c28:	bf08      	it	eq
 8000c2a:	4770      	bxeq	lr
 8000c2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c30:	4601      	mov	r1, r0
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	e01c      	b.n	8000c72 <__aeabi_l2f+0x2a>

08000c38 <__aeabi_ul2f>:
 8000c38:	ea50 0201 	orrs.w	r2, r0, r1
 8000c3c:	bf08      	it	eq
 8000c3e:	4770      	bxeq	lr
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	e00a      	b.n	8000c5c <__aeabi_l2f+0x14>
 8000c46:	bf00      	nop

08000c48 <__aeabi_l2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c54:	d502      	bpl.n	8000c5c <__aeabi_l2f+0x14>
 8000c56:	4240      	negs	r0, r0
 8000c58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c5c:	ea5f 0c01 	movs.w	ip, r1
 8000c60:	bf02      	ittt	eq
 8000c62:	4684      	moveq	ip, r0
 8000c64:	4601      	moveq	r1, r0
 8000c66:	2000      	moveq	r0, #0
 8000c68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c6c:	bf08      	it	eq
 8000c6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c76:	fabc f28c 	clz	r2, ip
 8000c7a:	3a08      	subs	r2, #8
 8000c7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c80:	db10      	blt.n	8000ca4 <__aeabi_l2f+0x5c>
 8000c82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c86:	4463      	add	r3, ip
 8000c88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c94:	fa20 f202 	lsr.w	r2, r0, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ca2:	4770      	bx	lr
 8000ca4:	f102 0220 	add.w	r2, r2, #32
 8000ca8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_fmul>:
 8000cc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ccc:	bf1e      	ittt	ne
 8000cce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cd2:	ea92 0f0c 	teqne	r2, ip
 8000cd6:	ea93 0f0c 	teqne	r3, ip
 8000cda:	d06f      	beq.n	8000dbc <__aeabi_fmul+0xf8>
 8000cdc:	441a      	add	r2, r3
 8000cde:	ea80 0c01 	eor.w	ip, r0, r1
 8000ce2:	0240      	lsls	r0, r0, #9
 8000ce4:	bf18      	it	ne
 8000ce6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cea:	d01e      	beq.n	8000d2a <__aeabi_fmul+0x66>
 8000cec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cf0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cf4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cf8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cfc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d00:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d04:	bf3e      	ittt	cc
 8000d06:	0049      	lslcc	r1, r1, #1
 8000d08:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d0c:	005b      	lslcc	r3, r3, #1
 8000d0e:	ea40 0001 	orr.w	r0, r0, r1
 8000d12:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d16:	2afd      	cmp	r2, #253	@ 0xfd
 8000d18:	d81d      	bhi.n	8000d56 <__aeabi_fmul+0x92>
 8000d1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d22:	bf08      	it	eq
 8000d24:	f020 0001 	biceq.w	r0, r0, #1
 8000d28:	4770      	bx	lr
 8000d2a:	f090 0f00 	teq	r0, #0
 8000d2e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d32:	bf08      	it	eq
 8000d34:	0249      	lsleq	r1, r1, #9
 8000d36:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d3a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d3e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d40:	bfc2      	ittt	gt
 8000d42:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d46:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d4a:	4770      	bxgt	lr
 8000d4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d50:	f04f 0300 	mov.w	r3, #0
 8000d54:	3a01      	subs	r2, #1
 8000d56:	dc5d      	bgt.n	8000e14 <__aeabi_fmul+0x150>
 8000d58:	f112 0f19 	cmn.w	r2, #25
 8000d5c:	bfdc      	itt	le
 8000d5e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d62:	4770      	bxle	lr
 8000d64:	f1c2 0200 	rsb	r2, r2, #0
 8000d68:	0041      	lsls	r1, r0, #1
 8000d6a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d6e:	f1c2 0220 	rsb	r2, r2, #32
 8000d72:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d76:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d7a:	f140 0000 	adc.w	r0, r0, #0
 8000d7e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d82:	bf08      	it	eq
 8000d84:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d88:	4770      	bx	lr
 8000d8a:	f092 0f00 	teq	r2, #0
 8000d8e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d92:	bf02      	ittt	eq
 8000d94:	0040      	lsleq	r0, r0, #1
 8000d96:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d9a:	3a01      	subeq	r2, #1
 8000d9c:	d0f9      	beq.n	8000d92 <__aeabi_fmul+0xce>
 8000d9e:	ea40 000c 	orr.w	r0, r0, ip
 8000da2:	f093 0f00 	teq	r3, #0
 8000da6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000daa:	bf02      	ittt	eq
 8000dac:	0049      	lsleq	r1, r1, #1
 8000dae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000db2:	3b01      	subeq	r3, #1
 8000db4:	d0f9      	beq.n	8000daa <__aeabi_fmul+0xe6>
 8000db6:	ea41 010c 	orr.w	r1, r1, ip
 8000dba:	e78f      	b.n	8000cdc <__aeabi_fmul+0x18>
 8000dbc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dc0:	ea92 0f0c 	teq	r2, ip
 8000dc4:	bf18      	it	ne
 8000dc6:	ea93 0f0c 	teqne	r3, ip
 8000dca:	d00a      	beq.n	8000de2 <__aeabi_fmul+0x11e>
 8000dcc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dd0:	bf18      	it	ne
 8000dd2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dd6:	d1d8      	bne.n	8000d8a <__aeabi_fmul+0xc6>
 8000dd8:	ea80 0001 	eor.w	r0, r0, r1
 8000ddc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	bf17      	itett	ne
 8000de8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dec:	4608      	moveq	r0, r1
 8000dee:	f091 0f00 	teqne	r1, #0
 8000df2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000df6:	d014      	beq.n	8000e22 <__aeabi_fmul+0x15e>
 8000df8:	ea92 0f0c 	teq	r2, ip
 8000dfc:	d101      	bne.n	8000e02 <__aeabi_fmul+0x13e>
 8000dfe:	0242      	lsls	r2, r0, #9
 8000e00:	d10f      	bne.n	8000e22 <__aeabi_fmul+0x15e>
 8000e02:	ea93 0f0c 	teq	r3, ip
 8000e06:	d103      	bne.n	8000e10 <__aeabi_fmul+0x14c>
 8000e08:	024b      	lsls	r3, r1, #9
 8000e0a:	bf18      	it	ne
 8000e0c:	4608      	movne	r0, r1
 8000e0e:	d108      	bne.n	8000e22 <__aeabi_fmul+0x15e>
 8000e10:	ea80 0001 	eor.w	r0, r0, r1
 8000e14:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e20:	4770      	bx	lr
 8000e22:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e26:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e2a:	4770      	bx	lr

08000e2c <__aeabi_fdiv>:
 8000e2c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e30:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e34:	bf1e      	ittt	ne
 8000e36:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e3a:	ea92 0f0c 	teqne	r2, ip
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d069      	beq.n	8000f18 <__aeabi_fdiv+0xec>
 8000e44:	eba2 0203 	sub.w	r2, r2, r3
 8000e48:	ea80 0c01 	eor.w	ip, r0, r1
 8000e4c:	0249      	lsls	r1, r1, #9
 8000e4e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e52:	d037      	beq.n	8000ec4 <__aeabi_fdiv+0x98>
 8000e54:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e58:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e5c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e60:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e64:	428b      	cmp	r3, r1
 8000e66:	bf38      	it	cc
 8000e68:	005b      	lslcc	r3, r3, #1
 8000e6a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e6e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e72:	428b      	cmp	r3, r1
 8000e74:	bf24      	itt	cs
 8000e76:	1a5b      	subcs	r3, r3, r1
 8000e78:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e7c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e80:	bf24      	itt	cs
 8000e82:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e86:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e8a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e8e:	bf24      	itt	cs
 8000e90:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e94:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e98:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e9c:	bf24      	itt	cs
 8000e9e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ea2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ea6:	011b      	lsls	r3, r3, #4
 8000ea8:	bf18      	it	ne
 8000eaa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eae:	d1e0      	bne.n	8000e72 <__aeabi_fdiv+0x46>
 8000eb0:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb2:	f63f af50 	bhi.w	8000d56 <__aeabi_fmul+0x92>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ec8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ecc:	327f      	adds	r2, #127	@ 0x7f
 8000ece:	bfc2      	ittt	gt
 8000ed0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ed4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ed8:	4770      	bxgt	lr
 8000eda:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ede:	f04f 0300 	mov.w	r3, #0
 8000ee2:	3a01      	subs	r2, #1
 8000ee4:	e737      	b.n	8000d56 <__aeabi_fmul+0x92>
 8000ee6:	f092 0f00 	teq	r2, #0
 8000eea:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000eee:	bf02      	ittt	eq
 8000ef0:	0040      	lsleq	r0, r0, #1
 8000ef2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ef6:	3a01      	subeq	r2, #1
 8000ef8:	d0f9      	beq.n	8000eee <__aeabi_fdiv+0xc2>
 8000efa:	ea40 000c 	orr.w	r0, r0, ip
 8000efe:	f093 0f00 	teq	r3, #0
 8000f02:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f06:	bf02      	ittt	eq
 8000f08:	0049      	lsleq	r1, r1, #1
 8000f0a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f0e:	3b01      	subeq	r3, #1
 8000f10:	d0f9      	beq.n	8000f06 <__aeabi_fdiv+0xda>
 8000f12:	ea41 010c 	orr.w	r1, r1, ip
 8000f16:	e795      	b.n	8000e44 <__aeabi_fdiv+0x18>
 8000f18:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f1c:	ea92 0f0c 	teq	r2, ip
 8000f20:	d108      	bne.n	8000f34 <__aeabi_fdiv+0x108>
 8000f22:	0242      	lsls	r2, r0, #9
 8000f24:	f47f af7d 	bne.w	8000e22 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	f47f af70 	bne.w	8000e10 <__aeabi_fmul+0x14c>
 8000f30:	4608      	mov	r0, r1
 8000f32:	e776      	b.n	8000e22 <__aeabi_fmul+0x15e>
 8000f34:	ea93 0f0c 	teq	r3, ip
 8000f38:	d104      	bne.n	8000f44 <__aeabi_fdiv+0x118>
 8000f3a:	024b      	lsls	r3, r1, #9
 8000f3c:	f43f af4c 	beq.w	8000dd8 <__aeabi_fmul+0x114>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e76e      	b.n	8000e22 <__aeabi_fmul+0x15e>
 8000f44:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f48:	bf18      	it	ne
 8000f4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f4e:	d1ca      	bne.n	8000ee6 <__aeabi_fdiv+0xba>
 8000f50:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f54:	f47f af5c 	bne.w	8000e10 <__aeabi_fmul+0x14c>
 8000f58:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f5c:	f47f af3c 	bne.w	8000dd8 <__aeabi_fmul+0x114>
 8000f60:	e75f      	b.n	8000e22 <__aeabi_fmul+0x15e>
 8000f62:	bf00      	nop

08000f64 <__gesf2>:
 8000f64:	f04f 3cff 	mov.w	ip, #4294967295
 8000f68:	e006      	b.n	8000f78 <__cmpsf2+0x4>
 8000f6a:	bf00      	nop

08000f6c <__lesf2>:
 8000f6c:	f04f 0c01 	mov.w	ip, #1
 8000f70:	e002      	b.n	8000f78 <__cmpsf2+0x4>
 8000f72:	bf00      	nop

08000f74 <__cmpsf2>:
 8000f74:	f04f 0c01 	mov.w	ip, #1
 8000f78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f7c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f88:	bf18      	it	ne
 8000f8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f8e:	d011      	beq.n	8000fb4 <__cmpsf2+0x40>
 8000f90:	b001      	add	sp, #4
 8000f92:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f96:	bf18      	it	ne
 8000f98:	ea90 0f01 	teqne	r0, r1
 8000f9c:	bf58      	it	pl
 8000f9e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fa2:	bf88      	it	hi
 8000fa4:	17c8      	asrhi	r0, r1, #31
 8000fa6:	bf38      	it	cc
 8000fa8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fac:	bf18      	it	ne
 8000fae:	f040 0001 	orrne.w	r0, r0, #1
 8000fb2:	4770      	bx	lr
 8000fb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fb8:	d102      	bne.n	8000fc0 <__cmpsf2+0x4c>
 8000fba:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fbe:	d105      	bne.n	8000fcc <__cmpsf2+0x58>
 8000fc0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fc4:	d1e4      	bne.n	8000f90 <__cmpsf2+0x1c>
 8000fc6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fca:	d0e1      	beq.n	8000f90 <__cmpsf2+0x1c>
 8000fcc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_cfrcmple>:
 8000fd4:	4684      	mov	ip, r0
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	4661      	mov	r1, ip
 8000fda:	e7ff      	b.n	8000fdc <__aeabi_cfcmpeq>

08000fdc <__aeabi_cfcmpeq>:
 8000fdc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fde:	f7ff ffc9 	bl	8000f74 <__cmpsf2>
 8000fe2:	2800      	cmp	r0, #0
 8000fe4:	bf48      	it	mi
 8000fe6:	f110 0f00 	cmnmi.w	r0, #0
 8000fea:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fec <__aeabi_fcmpeq>:
 8000fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff0:	f7ff fff4 	bl	8000fdc <__aeabi_cfcmpeq>
 8000ff4:	bf0c      	ite	eq
 8000ff6:	2001      	moveq	r0, #1
 8000ff8:	2000      	movne	r0, #0
 8000ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffe:	bf00      	nop

08001000 <__aeabi_fcmplt>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff ffea 	bl	8000fdc <__aeabi_cfcmpeq>
 8001008:	bf34      	ite	cc
 800100a:	2001      	movcc	r0, #1
 800100c:	2000      	movcs	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_fcmple>:
 8001014:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001018:	f7ff ffe0 	bl	8000fdc <__aeabi_cfcmpeq>
 800101c:	bf94      	ite	ls
 800101e:	2001      	movls	r0, #1
 8001020:	2000      	movhi	r0, #0
 8001022:	f85d fb08 	ldr.w	pc, [sp], #8
 8001026:	bf00      	nop

08001028 <__aeabi_fcmpge>:
 8001028:	f84d ed08 	str.w	lr, [sp, #-8]!
 800102c:	f7ff ffd2 	bl	8000fd4 <__aeabi_cfrcmple>
 8001030:	bf94      	ite	ls
 8001032:	2001      	movls	r0, #1
 8001034:	2000      	movhi	r0, #0
 8001036:	f85d fb08 	ldr.w	pc, [sp], #8
 800103a:	bf00      	nop

0800103c <__aeabi_fcmpgt>:
 800103c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001040:	f7ff ffc8 	bl	8000fd4 <__aeabi_cfrcmple>
 8001044:	bf34      	ite	cc
 8001046:	2001      	movcc	r0, #1
 8001048:	2000      	movcs	r0, #0
 800104a:	f85d fb08 	ldr.w	pc, [sp], #8
 800104e:	bf00      	nop

08001050 <__aeabi_f2uiz>:
 8001050:	0042      	lsls	r2, r0, #1
 8001052:	d20e      	bcs.n	8001072 <__aeabi_f2uiz+0x22>
 8001054:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001058:	d30b      	bcc.n	8001072 <__aeabi_f2uiz+0x22>
 800105a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800105e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001062:	d409      	bmi.n	8001078 <__aeabi_f2uiz+0x28>
 8001064:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001068:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800106c:	fa23 f002 	lsr.w	r0, r3, r2
 8001070:	4770      	bx	lr
 8001072:	f04f 0000 	mov.w	r0, #0
 8001076:	4770      	bx	lr
 8001078:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800107c:	d101      	bne.n	8001082 <__aeabi_f2uiz+0x32>
 800107e:	0242      	lsls	r2, r0, #9
 8001080:	d102      	bne.n	8001088 <__aeabi_f2uiz+0x38>
 8001082:	f04f 30ff 	mov.w	r0, #4294967295
 8001086:	4770      	bx	lr
 8001088:	f04f 0000 	mov.w	r0, #0
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <SystemClock_Config>:

/**
 * @brief Cu hnh h thng clock STM32F1 s dng HSE + PLL  chy  72 MHz.
 */
void SystemClock_Config(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
    // 1. Bt HSE
    RCC->CR |= RCC_CR_HSEON;
 8001094:	4b34      	ldr	r3, [pc, #208]	@ (8001168 <SystemClock_Config+0xd8>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a33      	ldr	r2, [pc, #204]	@ (8001168 <SystemClock_Config+0xd8>)
 800109a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800109e:	6013      	str	r3, [r2, #0]

    // 2. Ch HSE n nh
    while (!(RCC->CR & RCC_CR_HSERDY))
 80010a0:	bf00      	nop
 80010a2:	4b31      	ldr	r3, [pc, #196]	@ (8001168 <SystemClock_Config+0xd8>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d0f9      	beq.n	80010a2 <SystemClock_Config+0x12>
        ;

    // 3. Cu hnh Flash: 2 wait states ( hot ng 72MHz)
    FLASH->ACR |= FLASH_ACR_PRFTBE; // Enable prefetch buffer
 80010ae:	4b2f      	ldr	r3, [pc, #188]	@ (800116c <SystemClock_Config+0xdc>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a2e      	ldr	r2, [pc, #184]	@ (800116c <SystemClock_Config+0xdc>)
 80010b4:	f043 0310 	orr.w	r3, r3, #16
 80010b8:	6013      	str	r3, [r2, #0]
    FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80010ba:	4b2c      	ldr	r3, [pc, #176]	@ (800116c <SystemClock_Config+0xdc>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a2b      	ldr	r2, [pc, #172]	@ (800116c <SystemClock_Config+0xdc>)
 80010c0:	f023 0307 	bic.w	r3, r3, #7
 80010c4:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= FLASH_ACR_LATENCY_2; // 2 wait states
 80010c6:	4b29      	ldr	r3, [pc, #164]	@ (800116c <SystemClock_Config+0xdc>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a28      	ldr	r2, [pc, #160]	@ (800116c <SystemClock_Config+0xdc>)
 80010cc:	f043 0304 	orr.w	r3, r3, #4
 80010d0:	6013      	str	r3, [r2, #0]

    // 4. Cu hnh PLL: ngun HSE, nhn 9 => 8MHz x 9 = 72MHz
    RCC->CFGR &= ~RCC_CFGR_PLLSRC; // Clear PLL source
 80010d2:	4b25      	ldr	r3, [pc, #148]	@ (8001168 <SystemClock_Config+0xd8>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	4a24      	ldr	r2, [pc, #144]	@ (8001168 <SystemClock_Config+0xd8>)
 80010d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010dc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_PLLSRC;  // PLL source = HSE
 80010de:	4b22      	ldr	r3, [pc, #136]	@ (8001168 <SystemClock_Config+0xd8>)
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	4a21      	ldr	r2, [pc, #132]	@ (8001168 <SystemClock_Config+0xd8>)
 80010e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010e8:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= ~RCC_CFGR_PLLMULL;
 80010ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001168 <SystemClock_Config+0xd8>)
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001168 <SystemClock_Config+0xd8>)
 80010f0:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 80010f4:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_PLLMULL9; // PLL x9
 80010f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <SystemClock_Config+0xd8>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001168 <SystemClock_Config+0xd8>)
 80010fc:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 8001100:	6053      	str	r3, [r2, #4]

    // 5. Cu hnh bus
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;  // AHB = SYSCLK
 8001102:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <SystemClock_Config+0xd8>)
 8001104:	4a18      	ldr	r2, [pc, #96]	@ (8001168 <SystemClock_Config+0xd8>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2; // APB1 = HCLK/2 (max 36MHz)
 800110a:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <SystemClock_Config+0xd8>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	4a16      	ldr	r2, [pc, #88]	@ (8001168 <SystemClock_Config+0xd8>)
 8001110:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001114:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV1; // APB2 = HCLK
 8001116:	4b14      	ldr	r3, [pc, #80]	@ (8001168 <SystemClock_Config+0xd8>)
 8001118:	4a13      	ldr	r2, [pc, #76]	@ (8001168 <SystemClock_Config+0xd8>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	6053      	str	r3, [r2, #4]

    // 6. Bt PLL
    RCC->CR |= RCC_CR_PLLON;
 800111e:	4b12      	ldr	r3, [pc, #72]	@ (8001168 <SystemClock_Config+0xd8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a11      	ldr	r2, [pc, #68]	@ (8001168 <SystemClock_Config+0xd8>)
 8001124:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001128:	6013      	str	r3, [r2, #0]
    while (!(RCC->CR & RCC_CR_PLLRDY))
 800112a:	bf00      	nop
 800112c:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <SystemClock_Config+0xd8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0f9      	beq.n	800112c <SystemClock_Config+0x9c>
        ;

    // 7. Chn PLL lm h thng clock
    RCC->CFGR &= ~RCC_CFGR_SW;
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <SystemClock_Config+0xd8>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	4a0a      	ldr	r2, [pc, #40]	@ (8001168 <SystemClock_Config+0xd8>)
 800113e:	f023 0303 	bic.w	r3, r3, #3
 8001142:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <SystemClock_Config+0xd8>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	4a07      	ldr	r2, [pc, #28]	@ (8001168 <SystemClock_Config+0xd8>)
 800114a:	f043 0302 	orr.w	r3, r3, #2
 800114e:	6053      	str	r3, [r2, #4]
    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL)
 8001150:	bf00      	nop
 8001152:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <SystemClock_Config+0xd8>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f003 030c 	and.w	r3, r3, #12
 800115a:	2b08      	cmp	r3, #8
 800115c:	d1f9      	bne.n	8001152 <SystemClock_Config+0xc2>
        ;
}
 800115e:	bf00      	nop
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr
 8001168:	40021000 	.word	0x40021000
 800116c:	40022000 	.word	0x40022000

08001170 <App_Init>:

void App_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
    SystemClock_Config();
 8001174:	f7ff ff8c 	bl	8001090 <SystemClock_Config>
    USART1_Init(115200);
 8001178:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 800117c:	f001 fd8e 	bl	8002c9c <USART1_Init>
    Timer_Init();
 8001180:	f002 fdde 	bl	8003d40 <Timer_Init>
    Queue_init(&g_uartQueue);
 8001184:	4805      	ldr	r0, [pc, #20]	@ (800119c <App_Init+0x2c>)
 8001186:	f002 fcd8 	bl	8003b3a <Queue_init>
    device_init();
 800118a:	f000 f9f5 	bl	8001578 <device_init>
    DUNGX_UART_Receive_IT(&huart1, uart_rx_buffer, 2);
 800118e:	2202      	movs	r2, #2
 8001190:	4903      	ldr	r1, [pc, #12]	@ (80011a0 <App_Init+0x30>)
 8001192:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <App_Init+0x34>)
 8001194:	f001 fdcc 	bl	8002d30 <DUNGX_UART_Receive_IT>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000220 	.word	0x20000220
 80011a0:	200002f4 	.word	0x200002f4
 80011a4:	200001e4 	.word	0x200001e4

080011a8 <App_Loop>:

void App_Loop(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
      DeviceManager_UpdateData();
 80011ac:	f000 fa36 	bl	800161c <DeviceManager_UpdateData>
      if (sys.mode == AUTO_MODE)
 80011b0:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <App_Loop+0x30>)
 80011b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d102      	bne.n	80011c0 <App_Loop+0x18>
      {

          Auto_Process();
 80011ba:	f000 f80f 	bl	80011dc <Auto_Process>
 80011be:	e006      	b.n	80011ce <App_Loop+0x26>
      }
      else if (sys.mode == MANUAL_MODE)
 80011c0:	4b05      	ldr	r3, [pc, #20]	@ (80011d8 <App_Loop+0x30>)
 80011c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d101      	bne.n	80011ce <App_Loop+0x26>
      {
          Manual_Process();
 80011ca:	f000 f909 	bl	80013e0 <Manual_Process>
      }
      Delay_ms(150);
 80011ce:	2096      	movs	r0, #150	@ 0x96
 80011d0:	f002 fe08 	bl	8003de4 <Delay_ms>
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000300 	.word	0x20000300

080011dc <Auto_Process>:

#include "uart.h"
#include "message.h"

void Auto_Process(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
    if (sys.mode == AUTO_MODE)
 80011e2:	4b75      	ldr	r3, [pc, #468]	@ (80013b8 <Auto_Process+0x1dc>)
 80011e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	f040 80e1 	bne.w	80013b0 <Auto_Process+0x1d4>
    {
        if (sys.temperature > 35.0f || sys.humidity < 35.0f || sys.gas_level > 500.0f)
 80011ee:	4b72      	ldr	r3, [pc, #456]	@ (80013b8 <Auto_Process+0x1dc>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4972      	ldr	r1, [pc, #456]	@ (80013bc <Auto_Process+0x1e0>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ff21 	bl	800103c <__aeabi_fcmpgt>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d111      	bne.n	8001224 <Auto_Process+0x48>
 8001200:	4b6d      	ldr	r3, [pc, #436]	@ (80013b8 <Auto_Process+0x1dc>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	496d      	ldr	r1, [pc, #436]	@ (80013bc <Auto_Process+0x1e0>)
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fefa 	bl	8001000 <__aeabi_fcmplt>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d108      	bne.n	8001224 <Auto_Process+0x48>
 8001212:	4b69      	ldr	r3, [pc, #420]	@ (80013b8 <Auto_Process+0x1dc>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	496a      	ldr	r1, [pc, #424]	@ (80013c0 <Auto_Process+0x1e4>)
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff0f 	bl	800103c <__aeabi_fcmpgt>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d008      	beq.n	8001236 <Auto_Process+0x5a>
        {
            Siren_On();
 8001224:	f002 fa5a 	bl	80036dc <Siren_On>

            LED_RGB_SetState(LED_RED);
 8001228:	2004      	movs	r0, #4
 800122a:	f002 f8b1 	bl	8003390 <LED_RGB_SetState>

            Motor_SetLevel(3);
 800122e:	2003      	movs	r0, #3
 8001230:	f002 f9d2 	bl	80035d8 <Motor_SetLevel>
 8001234:	e06f      	b.n	8001316 <Auto_Process+0x13a>
        }
        else
        {
        	Siren_Off();
 8001236:	f002 fa5d 	bl	80036f4 <Siren_Off>
            if (sys.lux < 300.0f)
 800123a:	4b5f      	ldr	r3, [pc, #380]	@ (80013b8 <Auto_Process+0x1dc>)
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	4961      	ldr	r1, [pc, #388]	@ (80013c4 <Auto_Process+0x1e8>)
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fedd 	bl	8001000 <__aeabi_fcmplt>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d003      	beq.n	8001254 <Auto_Process+0x78>
            {
                LED_RGB_SetState(LED_WHITE_100);
 800124c:	2002      	movs	r0, #2
 800124e:	f002 f89f 	bl	8003390 <LED_RGB_SetState>
 8001252:	e024      	b.n	800129e <Auto_Process+0xc2>
            }
            else if (sys.lux >= 300.0f && sys.lux < 600.0f)
 8001254:	4b58      	ldr	r3, [pc, #352]	@ (80013b8 <Auto_Process+0x1dc>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	495a      	ldr	r1, [pc, #360]	@ (80013c4 <Auto_Process+0x1e8>)
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fee4 	bl	8001028 <__aeabi_fcmpge>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00c      	beq.n	8001280 <Auto_Process+0xa4>
 8001266:	4b54      	ldr	r3, [pc, #336]	@ (80013b8 <Auto_Process+0x1dc>)
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	4957      	ldr	r1, [pc, #348]	@ (80013c8 <Auto_Process+0x1ec>)
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff fec7 	bl	8001000 <__aeabi_fcmplt>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <Auto_Process+0xa4>
            {
                LED_RGB_SetState(LED_WHITE_50);
 8001278:	2001      	movs	r0, #1
 800127a:	f002 f889 	bl	8003390 <LED_RGB_SetState>
 800127e:	e00e      	b.n	800129e <Auto_Process+0xc2>
            }
            else if (sys.lux >= 1200.0f)
 8001280:	4b4d      	ldr	r3, [pc, #308]	@ (80013b8 <Auto_Process+0x1dc>)
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	4951      	ldr	r1, [pc, #324]	@ (80013cc <Auto_Process+0x1f0>)
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fece 	bl	8001028 <__aeabi_fcmpge>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d003      	beq.n	800129a <Auto_Process+0xbe>
            {
                LED_RGB_SetState(LED_OFF);
 8001292:	2000      	movs	r0, #0
 8001294:	f002 f87c 	bl	8003390 <LED_RGB_SetState>
 8001298:	e001      	b.n	800129e <Auto_Process+0xc2>
            }
            else
            {

                LED_RGB_Off();
 800129a:	f002 f82d 	bl	80032f8 <LED_RGB_Off>
            }

            if (sys.temperature > 30.0f)
 800129e:	4b46      	ldr	r3, [pc, #280]	@ (80013b8 <Auto_Process+0x1dc>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	494b      	ldr	r1, [pc, #300]	@ (80013d0 <Auto_Process+0x1f4>)
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff fec9 	bl	800103c <__aeabi_fcmpgt>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <Auto_Process+0xdc>
            {
                Motor_SetLevel(3);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f002 f991 	bl	80035d8 <Motor_SetLevel>
 80012b6:	e070      	b.n	800139a <Auto_Process+0x1be>
            }
            else if (sys.temperature <= 30.0f && sys.temperature > 25.0f)
 80012b8:	4b3f      	ldr	r3, [pc, #252]	@ (80013b8 <Auto_Process+0x1dc>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4944      	ldr	r1, [pc, #272]	@ (80013d0 <Auto_Process+0x1f4>)
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fea8 	bl	8001014 <__aeabi_fcmple>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d00c      	beq.n	80012e4 <Auto_Process+0x108>
 80012ca:	4b3b      	ldr	r3, [pc, #236]	@ (80013b8 <Auto_Process+0x1dc>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4941      	ldr	r1, [pc, #260]	@ (80013d4 <Auto_Process+0x1f8>)
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff feb3 	bl	800103c <__aeabi_fcmpgt>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <Auto_Process+0x108>
            {
                Motor_SetLevel(2);
 80012dc:	2002      	movs	r0, #2
 80012de:	f002 f97b 	bl	80035d8 <Motor_SetLevel>
 80012e2:	e018      	b.n	8001316 <Auto_Process+0x13a>
            }
            else if (sys.temperature <= 25.0f && sys.temperature > 20.0f)
 80012e4:	4b34      	ldr	r3, [pc, #208]	@ (80013b8 <Auto_Process+0x1dc>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	493a      	ldr	r1, [pc, #232]	@ (80013d4 <Auto_Process+0x1f8>)
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fe92 	bl	8001014 <__aeabi_fcmple>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00c      	beq.n	8001310 <Auto_Process+0x134>
 80012f6:	4b30      	ldr	r3, [pc, #192]	@ (80013b8 <Auto_Process+0x1dc>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4937      	ldr	r1, [pc, #220]	@ (80013d8 <Auto_Process+0x1fc>)
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe9d 	bl	800103c <__aeabi_fcmpgt>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d003      	beq.n	8001310 <Auto_Process+0x134>
            {
                Motor_SetLevel(1);
 8001308:	2001      	movs	r0, #1
 800130a:	f002 f965 	bl	80035d8 <Motor_SetLevel>
 800130e:	e002      	b.n	8001316 <Auto_Process+0x13a>
            }
            else
            {
                Motor_SetLevel(0);
 8001310:	2000      	movs	r0, #0
 8001312:	f002 f961 	bl	80035d8 <Motor_SetLevel>
            }
        }

        while (!empty(&g_uartQueue))
 8001316:	e040      	b.n	800139a <Auto_Process+0x1be>
        {

            message_t *message = front(&g_uartQueue);
 8001318:	4830      	ldr	r0, [pc, #192]	@ (80013dc <Auto_Process+0x200>)
 800131a:	f002 fcb1 	bl	8003c80 <front>
 800131e:	61f8      	str	r0, [r7, #28]

            if (message == NULL)
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d043      	beq.n	80013ae <Auto_Process+0x1d2>
            {
                return;
            }

            if (message->header[0] == COMMAND && message->header[2] == 4 && message->header[1] == AUTO)
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	785b      	ldrb	r3, [r3, #1]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d132      	bne.n	8001394 <Auto_Process+0x1b8>
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	78db      	ldrb	r3, [r3, #3]
 8001332:	2b04      	cmp	r3, #4
 8001334:	d12e      	bne.n	8001394 <Auto_Process+0x1b8>
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	789b      	ldrb	r3, [r3, #2]
 800133a:	2b20      	cmp	r3, #32
 800133c:	d12a      	bne.n	8001394 <Auto_Process+0x1b8>
            {

                float mode = Convert_Bytes_To_Float(message->payload[0], message->payload[1], message->payload[2], message->payload[3]);
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	7918      	ldrb	r0, [r3, #4]
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	7959      	ldrb	r1, [r3, #5]
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	799a      	ldrb	r2, [r3, #6]
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	79db      	ldrb	r3, [r3, #7]
 800134e:	f002 fa97 	bl	8003880 <Convert_Bytes_To_Float>
 8001352:	61b8      	str	r0, [r7, #24]
                if (mode == 1.0f)
 8001354:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001358:	69b8      	ldr	r0, [r7, #24]
 800135a:	f7ff fe47 	bl	8000fec <__aeabi_fcmpeq>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d017      	beq.n	8001394 <Auto_Process+0x1b8>
                {
                    sys.mode = MANUAL_MODE;
 8001364:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <Auto_Process+0x1dc>)
 8001366:	2201      	movs	r2, #1
 8001368:	f883 2020 	strb.w	r2, [r3, #32]
                    uint8_t data[20];
                    uint8_t length = Create_Message_Notify(AUTO, sys.mode, data);
 800136c:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <Auto_Process+0x1dc>)
 800136e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fc4e 	bl	8000c14 <__aeabi_ui2f>
 8001378:	4601      	mov	r1, r0
 800137a:	463b      	mov	r3, r7
 800137c:	461a      	mov	r2, r3
 800137e:	2020      	movs	r0, #32
 8001380:	f002 faba 	bl	80038f8 <Create_Message_Notify>
 8001384:	4603      	mov	r3, r0
 8001386:	75fb      	strb	r3, [r7, #23]
                    USART1_Send_Data(data, length);
 8001388:	7dfa      	ldrb	r2, [r7, #23]
 800138a:	463b      	mov	r3, r7
 800138c:	4611      	mov	r1, r2
 800138e:	4618      	mov	r0, r3
 8001390:	f001 fca8 	bl	8002ce4 <USART1_Send_Data>
                }
            }

            pop(&g_uartQueue);
 8001394:	4811      	ldr	r0, [pc, #68]	@ (80013dc <Auto_Process+0x200>)
 8001396:	f002 fc47 	bl	8003c28 <pop>
        while (!empty(&g_uartQueue))
 800139a:	4810      	ldr	r0, [pc, #64]	@ (80013dc <Auto_Process+0x200>)
 800139c:	f002 fbe3 	bl	8003b66 <empty>
 80013a0:	4603      	mov	r3, r0
 80013a2:	f083 0301 	eor.w	r3, r3, #1
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1b5      	bne.n	8001318 <Auto_Process+0x13c>
 80013ac:	e000      	b.n	80013b0 <Auto_Process+0x1d4>
                return;
 80013ae:	bf00      	nop
        }
    }
}
 80013b0:	3720      	adds	r7, #32
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000300 	.word	0x20000300
 80013bc:	420c0000 	.word	0x420c0000
 80013c0:	43fa0000 	.word	0x43fa0000
 80013c4:	43960000 	.word	0x43960000
 80013c8:	44160000 	.word	0x44160000
 80013cc:	44960000 	.word	0x44960000
 80013d0:	41f00000 	.word	0x41f00000
 80013d4:	41c80000 	.word	0x41c80000
 80013d8:	41a00000 	.word	0x41a00000
 80013dc:	20000220 	.word	0x20000220

080013e0 <Manual_Process>:
#include "led_rgb.h"
#include "motor.h"
#include "siren.h"

void Manual_Process(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08c      	sub	sp, #48	@ 0x30
 80013e4:	af00      	add	r7, sp, #0
    while (!empty(&g_uartQueue) && (sys.mode == MANUAL_MODE))
 80013e6:	e0ae      	b.n	8001546 <Manual_Process+0x166>
    {
        message_t *message = front(&g_uartQueue);
 80013e8:	4861      	ldr	r0, [pc, #388]	@ (8001570 <Manual_Process+0x190>)
 80013ea:	f002 fc49 	bl	8003c80 <front>
 80013ee:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (message == NULL)
 80013f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f000 80b7 	beq.w	8001566 <Manual_Process+0x186>
        {
            return;
        }
        // X l gi tin trong ch  Manual
        if (message->header[0] == COMMAND && message->header[2] == 4)
 80013f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013fa:	785b      	ldrb	r3, [r3, #1]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	f040 809f 	bne.w	8001540 <Manual_Process+0x160>
 8001402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001404:	78db      	ldrb	r3, [r3, #3]
 8001406:	2b04      	cmp	r3, #4
 8001408:	f040 809a 	bne.w	8001540 <Manual_Process+0x160>
        {
            switch (message->header[1])
 800140c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800140e:	789b      	ldrb	r3, [r3, #2]
 8001410:	3b11      	subs	r3, #17
 8001412:	2b0f      	cmp	r3, #15
 8001414:	f200 8094 	bhi.w	8001540 <Manual_Process+0x160>
 8001418:	a201      	add	r2, pc, #4	@ (adr r2, 8001420 <Manual_Process+0x40>)
 800141a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141e:	bf00      	nop
 8001420:	08001461 	.word	0x08001461
 8001424:	08001489 	.word	0x08001489
 8001428:	080014b1 	.word	0x080014b1
 800142c:	08001541 	.word	0x08001541
 8001430:	08001541 	.word	0x08001541
 8001434:	08001541 	.word	0x08001541
 8001438:	08001541 	.word	0x08001541
 800143c:	08001541 	.word	0x08001541
 8001440:	08001541 	.word	0x08001541
 8001444:	08001541 	.word	0x08001541
 8001448:	08001541 	.word	0x08001541
 800144c:	08001541 	.word	0x08001541
 8001450:	08001541 	.word	0x08001541
 8001454:	08001541 	.word	0x08001541
 8001458:	08001541 	.word	0x08001541
 800145c:	080014e3 	.word	0x080014e3
            {
            case LED:
                float led_state = Convert_Bytes_To_Float(message->payload[0], message->payload[1], message->payload[2], message->payload[3]);
 8001460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001462:	7918      	ldrb	r0, [r3, #4]
 8001464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001466:	7959      	ldrb	r1, [r3, #5]
 8001468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800146a:	799a      	ldrb	r2, [r3, #6]
 800146c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800146e:	79db      	ldrb	r3, [r3, #7]
 8001470:	f002 fa06 	bl	8003880 <Convert_Bytes_To_Float>
 8001474:	61b8      	str	r0, [r7, #24]
                LED_RGB_SetState(led_state);
 8001476:	69b8      	ldr	r0, [r7, #24]
 8001478:	f7ff fdea 	bl	8001050 <__aeabi_f2uiz>
 800147c:	4603      	mov	r3, r0
 800147e:	b2db      	uxtb	r3, r3
 8001480:	4618      	mov	r0, r3
 8001482:	f001 ff85 	bl	8003390 <LED_RGB_SetState>
                break;
 8001486:	e05b      	b.n	8001540 <Manual_Process+0x160>
            case MOTOR:
                float motor_level = Convert_Bytes_To_Float(message->payload[0], message->payload[1], message->payload[2], message->payload[3]);
 8001488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800148a:	7918      	ldrb	r0, [r3, #4]
 800148c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800148e:	7959      	ldrb	r1, [r3, #5]
 8001490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001492:	799a      	ldrb	r2, [r3, #6]
 8001494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001496:	79db      	ldrb	r3, [r3, #7]
 8001498:	f002 f9f2 	bl	8003880 <Convert_Bytes_To_Float>
 800149c:	61f8      	str	r0, [r7, #28]
                Motor_SetLevel(motor_level);
 800149e:	69f8      	ldr	r0, [r7, #28]
 80014a0:	f7ff fdd6 	bl	8001050 <__aeabi_f2uiz>
 80014a4:	4603      	mov	r3, r0
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	4618      	mov	r0, r3
 80014aa:	f002 f895 	bl	80035d8 <Motor_SetLevel>

                break;
 80014ae:	e047      	b.n	8001540 <Manual_Process+0x160>
            case SIREN:
                float siren_on = Convert_Bytes_To_Float(message->payload[0], message->payload[1], message->payload[2], message->payload[3]);
 80014b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b2:	7918      	ldrb	r0, [r3, #4]
 80014b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b6:	7959      	ldrb	r1, [r3, #5]
 80014b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ba:	799a      	ldrb	r2, [r3, #6]
 80014bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014be:	79db      	ldrb	r3, [r3, #7]
 80014c0:	f002 f9de 	bl	8003880 <Convert_Bytes_To_Float>
 80014c4:	6238      	str	r0, [r7, #32]
                if (siren_on > 0)
 80014c6:	f04f 0100 	mov.w	r1, #0
 80014ca:	6a38      	ldr	r0, [r7, #32]
 80014cc:	f7ff fdb6 	bl	800103c <__aeabi_fcmpgt>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <Manual_Process+0xfc>
                {
                    Siren_On();
 80014d6:	f002 f901 	bl	80036dc <Siren_On>
                }
                else
                {
                    Siren_Off();
                }
                break;
 80014da:	e031      	b.n	8001540 <Manual_Process+0x160>
                    Siren_Off();
 80014dc:	f002 f90a 	bl	80036f4 <Siren_Off>
                break;
 80014e0:	e02e      	b.n	8001540 <Manual_Process+0x160>
            case AUTO:
                float mode = Convert_Bytes_To_Float(message->payload[0], message->payload[1], message->payload[2], message->payload[3]);
 80014e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e4:	7918      	ldrb	r0, [r3, #4]
 80014e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e8:	7959      	ldrb	r1, [r3, #5]
 80014ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ec:	799a      	ldrb	r2, [r3, #6]
 80014ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f0:	79db      	ldrb	r3, [r3, #7]
 80014f2:	f002 f9c5 	bl	8003880 <Convert_Bytes_To_Float>
 80014f6:	62b8      	str	r0, [r7, #40]	@ 0x28
                if (mode == 0.0f)
 80014f8:	f04f 0100 	mov.w	r1, #0
 80014fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80014fe:	f7ff fd75 	bl	8000fec <__aeabi_fcmpeq>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d100      	bne.n	800150a <Manual_Process+0x12a>
                    sys.mode = AUTO_MODE;
                    uint8_t data[20];
                    uint8_t length = Create_Message_Notify(AUTO, sys.mode, data);
                    USART1_Send_Data(data, length);
                }
                break;
 8001508:	e019      	b.n	800153e <Manual_Process+0x15e>
                    sys.mode = AUTO_MODE;
 800150a:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <Manual_Process+0x194>)
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2020 	strb.w	r2, [r3, #32]
                    uint8_t length = Create_Message_Notify(AUTO, sys.mode, data);
 8001512:	4b18      	ldr	r3, [pc, #96]	@ (8001574 <Manual_Process+0x194>)
 8001514:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fb7b 	bl	8000c14 <__aeabi_ui2f>
 800151e:	4601      	mov	r1, r0
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	461a      	mov	r2, r3
 8001524:	2020      	movs	r0, #32
 8001526:	f002 f9e7 	bl	80038f8 <Create_Message_Notify>
 800152a:	4603      	mov	r3, r0
 800152c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    USART1_Send_Data(data, length);
 8001530:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001534:	1d3b      	adds	r3, r7, #4
 8001536:	4611      	mov	r1, r2
 8001538:	4618      	mov	r0, r3
 800153a:	f001 fbd3 	bl	8002ce4 <USART1_Send_Data>
                break;
 800153e:	bf00      	nop
            }
        }
        pop(&g_uartQueue);
 8001540:	480b      	ldr	r0, [pc, #44]	@ (8001570 <Manual_Process+0x190>)
 8001542:	f002 fb71 	bl	8003c28 <pop>
    while (!empty(&g_uartQueue) && (sys.mode == MANUAL_MODE))
 8001546:	480a      	ldr	r0, [pc, #40]	@ (8001570 <Manual_Process+0x190>)
 8001548:	f002 fb0d 	bl	8003b66 <empty>
 800154c:	4603      	mov	r3, r0
 800154e:	f083 0301 	eor.w	r3, r3, #1
 8001552:	b2db      	uxtb	r3, r3
 8001554:	2b00      	cmp	r3, #0
 8001556:	d007      	beq.n	8001568 <Manual_Process+0x188>
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <Manual_Process+0x194>)
 800155a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800155e:	2b01      	cmp	r3, #1
 8001560:	f43f af42 	beq.w	80013e8 <Manual_Process+0x8>
 8001564:	e000      	b.n	8001568 <Manual_Process+0x188>
            return;
 8001566:	bf00      	nop
    }
}
 8001568:	3730      	adds	r7, #48	@ 0x30
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000220 	.word	0x20000220
 8001574:	20000300 	.word	0x20000300

08001578 <device_init>:
#include "led_rgb.h"
#include "motor.h"
#include "siren.h"

void device_init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0

    DHT11_Init();
 800157e:	f001 fccb 	bl	8002f18 <DHT11_Init>
    CDS_Init();
 8001582:	f001 fc11 	bl	8002da8 <CDS_Init>
    MQ2_Init();
 8001586:	f001 fdad 	bl	80030e4 <MQ2_Init>
    LED_RGB_Init();
 800158a:	f001 fe15 	bl	80031b8 <LED_RGB_Init>
    Siren_Init();
 800158e:	f002 f885 	bl	800369c <Siren_Init>
    Motor_Init();
 8001592:	f001 ff51 	bl	8003438 <Motor_Init>

    sys.temperature = 25.0f;
 8001596:	4b1c      	ldr	r3, [pc, #112]	@ (8001608 <device_init+0x90>)
 8001598:	4a1c      	ldr	r2, [pc, #112]	@ (800160c <device_init+0x94>)
 800159a:	601a      	str	r2, [r3, #0]
    sys.humidity = 50.0f;
 800159c:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <device_init+0x90>)
 800159e:	4a1c      	ldr	r2, [pc, #112]	@ (8001610 <device_init+0x98>)
 80015a0:	605a      	str	r2, [r3, #4]
    sys.gas_level = 200.0f;
 80015a2:	4b19      	ldr	r3, [pc, #100]	@ (8001608 <device_init+0x90>)
 80015a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001614 <device_init+0x9c>)
 80015a6:	609a      	str	r2, [r3, #8]
    sys.lux = 500.0f;
 80015a8:	4b17      	ldr	r3, [pc, #92]	@ (8001608 <device_init+0x90>)
 80015aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001618 <device_init+0xa0>)
 80015ac:	60da      	str	r2, [r3, #12]
    sys.led_state = 0.0f;   // 0: off, 1: WHITE, 2: SOFT WHITE, 3: GREEN, 4: RED
 80015ae:	4b16      	ldr	r3, [pc, #88]	@ (8001608 <device_init+0x90>)
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
    sys.motor_level = 0.0f; // 0: off, 1: low, 2: medium, 3: high
 80015b6:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <device_init+0x90>)
 80015b8:	f04f 0200 	mov.w	r2, #0
 80015bc:	615a      	str	r2, [r3, #20]
    sys.motor_dir = 0.0f;   // 0: forward, 1: backward
 80015be:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <device_init+0x90>)
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	619a      	str	r2, [r3, #24]
    sys.siren_on = 0.0f;    // 0: off, 1: on
 80015c6:	4b10      	ldr	r3, [pc, #64]	@ (8001608 <device_init+0x90>)
 80015c8:	f04f 0200 	mov.w	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
    sys.mode = 0.0f;        // 0: auto, 1: manual
 80015ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <device_init+0x90>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 2020 	strb.w	r2, [r3, #32]

    uint8_t data[20];
    uint8_t length = Create_Message_Notify(AUTO, sys.mode, data);
 80015d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <device_init+0x90>)
 80015d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fb19 	bl	8000c14 <__aeabi_ui2f>
 80015e2:	4601      	mov	r1, r0
 80015e4:	463b      	mov	r3, r7
 80015e6:	461a      	mov	r2, r3
 80015e8:	2020      	movs	r0, #32
 80015ea:	f002 f985 	bl	80038f8 <Create_Message_Notify>
 80015ee:	4603      	mov	r3, r0
 80015f0:	75fb      	strb	r3, [r7, #23]
    USART1_Send_Data(data, length);
 80015f2:	7dfa      	ldrb	r2, [r7, #23]
 80015f4:	463b      	mov	r3, r7
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f001 fb73 	bl	8002ce4 <USART1_Send_Data>
}
 80015fe:	bf00      	nop
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000300 	.word	0x20000300
 800160c:	41c80000 	.word	0x41c80000
 8001610:	42480000 	.word	0x42480000
 8001614:	43480000 	.word	0x43480000
 8001618:	43fa0000 	.word	0x43fa0000

0800161c <DeviceManager_UpdateData>:

void DeviceManager_UpdateData(void)
{
 800161c:	b590      	push	{r4, r7, lr}
 800161e:	b08f      	sub	sp, #60	@ 0x3c
 8001620:	af00      	add	r7, sp, #0
    uint8_t data[20];
    uint8_t length;

    // ======= DHT11 =======
    uint8_t h, h_d, t, t_d;
    if (DHT11_Read(&h, &h_d, &t, &t_d))
 8001622:	463b      	mov	r3, r7
 8001624:	1c7a      	adds	r2, r7, #1
 8001626:	1cb9      	adds	r1, r7, #2
 8001628:	1cf8      	adds	r0, r7, #3
 800162a:	f001 fcd8 	bl	8002fde <DHT11_Read>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d063      	beq.n	80016fc <DeviceManager_UpdateData+0xe0>
    {
        float humidity = h + h_d / 10.0f;
 8001634:	78fb      	ldrb	r3, [r7, #3]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff faf0 	bl	8000c1c <__aeabi_i2f>
 800163c:	4604      	mov	r4, r0
 800163e:	78bb      	ldrb	r3, [r7, #2]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff faeb 	bl	8000c1c <__aeabi_i2f>
 8001646:	4603      	mov	r3, r0
 8001648:	4986      	ldr	r1, [pc, #536]	@ (8001864 <DeviceManager_UpdateData+0x248>)
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fbee 	bl	8000e2c <__aeabi_fdiv>
 8001650:	4603      	mov	r3, r0
 8001652:	4619      	mov	r1, r3
 8001654:	4620      	mov	r0, r4
 8001656:	f7ff fa2d 	bl	8000ab4 <__addsf3>
 800165a:	4603      	mov	r3, r0
 800165c:	637b      	str	r3, [r7, #52]	@ 0x34
        float temperature = t + t_d / 10.0f;
 800165e:	787b      	ldrb	r3, [r7, #1]
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff fadb 	bl	8000c1c <__aeabi_i2f>
 8001666:	4604      	mov	r4, r0
 8001668:	783b      	ldrb	r3, [r7, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fad6 	bl	8000c1c <__aeabi_i2f>
 8001670:	4603      	mov	r3, r0
 8001672:	497c      	ldr	r1, [pc, #496]	@ (8001864 <DeviceManager_UpdateData+0x248>)
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fbd9 	bl	8000e2c <__aeabi_fdiv>
 800167a:	4603      	mov	r3, r0
 800167c:	4619      	mov	r1, r3
 800167e:	4620      	mov	r0, r4
 8001680:	f7ff fa18 	bl	8000ab4 <__addsf3>
 8001684:	4603      	mov	r3, r0
 8001686:	633b      	str	r3, [r7, #48]	@ 0x30

        if (humidity != sys.humidity)
 8001688:	4b77      	ldr	r3, [pc, #476]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4619      	mov	r1, r3
 800168e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001690:	f7ff fcac 	bl	8000fec <__aeabi_fcmpeq>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d113      	bne.n	80016c2 <DeviceManager_UpdateData+0xa6>
        {
            sys.humidity = humidity;
 800169a:	4a73      	ldr	r2, [pc, #460]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 800169c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800169e:	6053      	str	r3, [r2, #4]

            length = Create_Message_Notify(DHT11_HUMI, sys.humidity, data);
 80016a0:	4b71      	ldr	r3, [pc, #452]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	1d3a      	adds	r2, r7, #4
 80016a6:	4619      	mov	r1, r3
 80016a8:	2004      	movs	r0, #4
 80016aa:	f002 f925 	bl	80038f8 <Create_Message_Notify>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            USART1_Send_Data(data, length);
 80016b4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	4611      	mov	r1, r2
 80016bc:	4618      	mov	r0, r3
 80016be:	f001 fb11 	bl	8002ce4 <USART1_Send_Data>
        }

        if (temperature != sys.temperature)
 80016c2:	4b69      	ldr	r3, [pc, #420]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4619      	mov	r1, r3
 80016c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80016ca:	f7ff fc8f 	bl	8000fec <__aeabi_fcmpeq>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d113      	bne.n	80016fc <DeviceManager_UpdateData+0xe0>
        {
            sys.temperature = temperature;
 80016d4:	4a64      	ldr	r2, [pc, #400]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80016d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d8:	6013      	str	r3, [r2, #0]

            length = Create_Message_Notify(DHT11_TEMP, sys.temperature, data);
 80016da:	4b63      	ldr	r3, [pc, #396]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	1d3a      	adds	r2, r7, #4
 80016e0:	4619      	mov	r1, r3
 80016e2:	2005      	movs	r0, #5
 80016e4:	f002 f908 	bl	80038f8 <Create_Message_Notify>
 80016e8:	4603      	mov	r3, r0
 80016ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            USART1_Send_Data(data, length);
 80016ee:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	4611      	mov	r1, r2
 80016f6:	4618      	mov	r0, r3
 80016f8:	f001 faf4 	bl	8002ce4 <USART1_Send_Data>
        }
    }

    // ======= CDS =======
    float lux = CDS_ReadLux();
 80016fc:	f001 fba8 	bl	8002e50 <CDS_ReadLux>
 8001700:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (lux != sys.lux)
 8001702:	4b59      	ldr	r3, [pc, #356]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	4619      	mov	r1, r3
 8001708:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800170a:	f7ff fc6f 	bl	8000fec <__aeabi_fcmpeq>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d113      	bne.n	800173c <DeviceManager_UpdateData+0x120>
    {
        sys.lux = lux;
 8001714:	4a54      	ldr	r2, [pc, #336]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 8001716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001718:	60d3      	str	r3, [r2, #12]

        length = Create_Message_Notify(CDS, sys.lux, data);
 800171a:	4b53      	ldr	r3, [pc, #332]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	1d3a      	adds	r2, r7, #4
 8001720:	4619      	mov	r1, r3
 8001722:	2001      	movs	r0, #1
 8001724:	f002 f8e8 	bl	80038f8 <Create_Message_Notify>
 8001728:	4603      	mov	r3, r0
 800172a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        USART1_Send_Data(data, length);
 800172e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4611      	mov	r1, r2
 8001736:	4618      	mov	r0, r3
 8001738:	f001 fad4 	bl	8002ce4 <USART1_Send_Data>
    }

    // ======= MQ2 =======
    float gas = MQ2_ReadLevel();
 800173c:	f001 fd0e 	bl	800315c <MQ2_ReadLevel>
 8001740:	6278      	str	r0, [r7, #36]	@ 0x24
    if (gas != sys.gas_level)
 8001742:	4b49      	ldr	r3, [pc, #292]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	4619      	mov	r1, r3
 8001748:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800174a:	f7ff fc4f 	bl	8000fec <__aeabi_fcmpeq>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d113      	bne.n	800177c <DeviceManager_UpdateData+0x160>
    {
        sys.gas_level = gas;
 8001754:	4a44      	ldr	r2, [pc, #272]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 8001756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001758:	6093      	str	r3, [r2, #8]

        length = Create_Message_Notify(MQ2, sys.gas_level, data);
 800175a:	4b43      	ldr	r3, [pc, #268]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	1d3a      	adds	r2, r7, #4
 8001760:	4619      	mov	r1, r3
 8001762:	2003      	movs	r0, #3
 8001764:	f002 f8c8 	bl	80038f8 <Create_Message_Notify>
 8001768:	4603      	mov	r3, r0
 800176a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        USART1_Send_Data(data, length);
 800176e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001772:	1d3b      	adds	r3, r7, #4
 8001774:	4611      	mov	r1, r2
 8001776:	4618      	mov	r0, r3
 8001778:	f001 fab4 	bl	8002ce4 <USART1_Send_Data>
    }

    // ======= actuator =======
    float led_state = LED_RGB_GetState();
 800177c:	f001 fe2a 	bl	80033d4 <LED_RGB_GetState>
 8001780:	4603      	mov	r3, r0
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fa4a 	bl	8000c1c <__aeabi_i2f>
 8001788:	4603      	mov	r3, r0
 800178a:	623b      	str	r3, [r7, #32]
    if (led_state != sys.led_state)
 800178c:	4b36      	ldr	r3, [pc, #216]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 800178e:	691b      	ldr	r3, [r3, #16]
 8001790:	4619      	mov	r1, r3
 8001792:	6a38      	ldr	r0, [r7, #32]
 8001794:	f7ff fc2a 	bl	8000fec <__aeabi_fcmpeq>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d113      	bne.n	80017c6 <DeviceManager_UpdateData+0x1aa>
    {
        sys.led_state = led_state;
 800179e:	4a32      	ldr	r2, [pc, #200]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	6113      	str	r3, [r2, #16]

        length = Create_Message_Notify(LED, sys.led_state, data);
 80017a4:	4b30      	ldr	r3, [pc, #192]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	1d3a      	adds	r2, r7, #4
 80017aa:	4619      	mov	r1, r3
 80017ac:	2011      	movs	r0, #17
 80017ae:	f002 f8a3 	bl	80038f8 <Create_Message_Notify>
 80017b2:	4603      	mov	r3, r0
 80017b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        USART1_Send_Data(data, length);
 80017b8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	4611      	mov	r1, r2
 80017c0:	4618      	mov	r0, r3
 80017c2:	f001 fa8f 	bl	8002ce4 <USART1_Send_Data>
    }

    float motor_level = Motor_GetLevel();
 80017c6:	f001 ff39 	bl	800363c <Motor_GetLevel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fa25 	bl	8000c1c <__aeabi_i2f>
 80017d2:	4603      	mov	r3, r0
 80017d4:	61fb      	str	r3, [r7, #28]
    if (motor_level != sys.motor_level)
 80017d6:	4b24      	ldr	r3, [pc, #144]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	4619      	mov	r1, r3
 80017dc:	69f8      	ldr	r0, [r7, #28]
 80017de:	f7ff fc05 	bl	8000fec <__aeabi_fcmpeq>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d113      	bne.n	8001810 <DeviceManager_UpdateData+0x1f4>
    {
        sys.motor_level = motor_level;
 80017e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	6153      	str	r3, [r2, #20]
        length = Create_Message_Notify(MOTOR, sys.motor_level, data);
 80017ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 80017f0:	695b      	ldr	r3, [r3, #20]
 80017f2:	1d3a      	adds	r2, r7, #4
 80017f4:	4619      	mov	r1, r3
 80017f6:	2012      	movs	r0, #18
 80017f8:	f002 f87e 	bl	80038f8 <Create_Message_Notify>
 80017fc:	4603      	mov	r3, r0
 80017fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        USART1_Send_Data(data, length);
 8001802:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001806:	1d3b      	adds	r3, r7, #4
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f001 fa6a 	bl	8002ce4 <USART1_Send_Data>
    }

    float siren_state = Siren_GetState();
 8001810:	f001 ff7c 	bl	800370c <Siren_GetState>
 8001814:	4603      	mov	r3, r0
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fa00 	bl	8000c1c <__aeabi_i2f>
 800181c:	4603      	mov	r3, r0
 800181e:	61bb      	str	r3, [r7, #24]
    if (siren_state != sys.siren_on)
 8001820:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	4619      	mov	r1, r3
 8001826:	69b8      	ldr	r0, [r7, #24]
 8001828:	f7ff fbe0 	bl	8000fec <__aeabi_fcmpeq>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d000      	beq.n	8001834 <DeviceManager_UpdateData+0x218>
        length = Create_Message_Notify(SIREN, sys.siren_on, data);
        USART1_Send_Data(data, length);
    }


}
 8001832:	e013      	b.n	800185c <DeviceManager_UpdateData+0x240>
        sys.siren_on = siren_state;
 8001834:	4a0c      	ldr	r2, [pc, #48]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	61d3      	str	r3, [r2, #28]
        length = Create_Message_Notify(SIREN, sys.siren_on, data);
 800183a:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <DeviceManager_UpdateData+0x24c>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	1d3a      	adds	r2, r7, #4
 8001840:	4619      	mov	r1, r3
 8001842:	2013      	movs	r0, #19
 8001844:	f002 f858 	bl	80038f8 <Create_Message_Notify>
 8001848:	4603      	mov	r3, r0
 800184a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        USART1_Send_Data(data, length);
 800184e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	f001 fa44 	bl	8002ce4 <USART1_Send_Data>
}
 800185c:	bf00      	nop
 800185e:	373c      	adds	r7, #60	@ 0x3c
 8001860:	46bd      	mov	sp, r7
 8001862:	bd90      	pop	{r4, r7, pc}
 8001864:	41200000 	.word	0x41200000
 8001868:	20000300 	.word	0x20000300

0800186c <main>:
 */

#include "app_main.h"

int main(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
    App_Init();
 8001870:	f7ff fc7e 	bl	8001170 <App_Init>
    while (1)
    {
        App_Loop();
 8001874:	f7ff fc98 	bl	80011a8 <App_Loop>
 8001878:	e7fc      	b.n	8001874 <main+0x8>

0800187a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0
  return 1;
 800187e:	2301      	movs	r3, #1
}
 8001880:	4618      	mov	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr

08001888 <_kill>:

int _kill(int pid, int sig)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001892:	f003 f8c1 	bl	8004a18 <__errno>
 8001896:	4603      	mov	r3, r0
 8001898:	2216      	movs	r2, #22
 800189a:	601a      	str	r2, [r3, #0]
  return -1;
 800189c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <_exit>:

void _exit (int status)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018b0:	f04f 31ff 	mov.w	r1, #4294967295
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f7ff ffe7 	bl	8001888 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018ba:	bf00      	nop
 80018bc:	e7fd      	b.n	80018ba <_exit+0x12>

080018be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	60f8      	str	r0, [r7, #12]
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	e00a      	b.n	80018e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018d0:	f3af 8000 	nop.w
 80018d4:	4601      	mov	r1, r0
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	1c5a      	adds	r2, r3, #1
 80018da:	60ba      	str	r2, [r7, #8]
 80018dc:	b2ca      	uxtb	r2, r1
 80018de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	3301      	adds	r3, #1
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	697a      	ldr	r2, [r7, #20]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	dbf0      	blt.n	80018d0 <_read+0x12>
  }

  return len;
 80018ee:	687b      	ldr	r3, [r7, #4]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	e009      	b.n	800191e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1c5a      	adds	r2, r3, #1
 800190e:	60ba      	str	r2, [r7, #8]
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	3301      	adds	r3, #1
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	697a      	ldr	r2, [r7, #20]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	429a      	cmp	r2, r3
 8001924:	dbf1      	blt.n	800190a <_write+0x12>
  }
  return len;
 8001926:	687b      	ldr	r3, [r7, #4]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <_close>:

int _close(int file)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001938:	f04f 33ff 	mov.w	r3, #4294967295
}
 800193c:	4618      	mov	r0, r3
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001946:	b480      	push	{r7}
 8001948:	b083      	sub	sp, #12
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
 800194e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001956:	605a      	str	r2, [r3, #4]
  return 0;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <_isatty>:

int _isatty(int file)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001998:	4a14      	ldr	r2, [pc, #80]	@ (80019ec <_sbrk+0x5c>)
 800199a:	4b15      	ldr	r3, [pc, #84]	@ (80019f0 <_sbrk+0x60>)
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a4:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <_sbrk+0x64>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d102      	bne.n	80019b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019ac:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <_sbrk+0x64>)
 80019ae:	4a12      	ldr	r2, [pc, #72]	@ (80019f8 <_sbrk+0x68>)
 80019b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019b2:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <_sbrk+0x64>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4413      	add	r3, r2
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d207      	bcs.n	80019d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019c0:	f003 f82a 	bl	8004a18 <__errno>
 80019c4:	4603      	mov	r3, r0
 80019c6:	220c      	movs	r2, #12
 80019c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ca:	f04f 33ff 	mov.w	r3, #4294967295
 80019ce:	e009      	b.n	80019e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019d0:	4b08      	ldr	r3, [pc, #32]	@ (80019f4 <_sbrk+0x64>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019d6:	4b07      	ldr	r3, [pc, #28]	@ (80019f4 <_sbrk+0x64>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	4a05      	ldr	r2, [pc, #20]	@ (80019f4 <_sbrk+0x64>)
 80019e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019e2:	68fb      	ldr	r3, [r7, #12]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20002800 	.word	0x20002800
 80019f0:	00000400 	.word	0x00000400
 80019f4:	20000324 	.word	0x20000324
 80019f8:	20000518 	.word	0x20000518

080019fc <ADC_Init>:
/* stm32_adc.c - Minimal ADC Driver for STM32F103C6T6 */

#include "stm32_adc.h"

StatusTypeDef ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    if (hadc == NULL || hadc->Instance == NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <ADC_Init+0x16>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <ADC_Init+0x1a>
    {
        return DUNGX_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e089      	b.n	8001b2a <ADC_Init+0x12e>
    }

    // 0. m bo tn s ADC < 14 MHz bng cch chia prescaler
    RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 8001a16:	4b47      	ldr	r3, [pc, #284]	@ (8001b34 <ADC_Init+0x138>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	4a46      	ldr	r2, [pc, #280]	@ (8001b34 <ADC_Init+0x138>)
 8001a1c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a20:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_ADCPRE_DIV6;  // PCLK2 / 6 = 12 MHz
 8001a22:	4b44      	ldr	r3, [pc, #272]	@ (8001b34 <ADC_Init+0x138>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	4a43      	ldr	r2, [pc, #268]	@ (8001b34 <ADC_Init+0x138>)
 8001a28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a2c:	6053      	str	r3, [r2, #4]

    // 1. Enable ADCx Clock (ty theo Instance)
    if (hadc->Instance == ADC1)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a41      	ldr	r2, [pc, #260]	@ (8001b38 <ADC_Init+0x13c>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d106      	bne.n	8001a46 <ADC_Init+0x4a>
    {
        RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8001a38:	4b3e      	ldr	r3, [pc, #248]	@ (8001b34 <ADC_Init+0x138>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	4a3d      	ldr	r2, [pc, #244]	@ (8001b34 <ADC_Init+0x138>)
 8001a3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a42:	6193      	str	r3, [r2, #24]
 8001a44:	e00d      	b.n	8001a62 <ADC_Init+0x66>
    }
    else if (hadc->Instance == ADC2)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a3c      	ldr	r2, [pc, #240]	@ (8001b3c <ADC_Init+0x140>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d106      	bne.n	8001a5e <ADC_Init+0x62>
    {
        RCC->APB2ENR |= RCC_APB2ENR_ADC2EN;
 8001a50:	4b38      	ldr	r3, [pc, #224]	@ (8001b34 <ADC_Init+0x138>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a37      	ldr	r2, [pc, #220]	@ (8001b34 <ADC_Init+0x138>)
 8001a56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	e001      	b.n	8001a62 <ADC_Init+0x66>
        RCC->APB2ENR |= RCC_APB2ENR_ADC3EN;
    }
#endif
    else
    {
        return DUNGX_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e063      	b.n	8001b2a <ADC_Init+0x12e>
    }

    // Reset CR1 and CR2
    hadc->Instance->CR1 = 0;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR2 = 0;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]

    // Set scan mode
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a7a:	d107      	bne.n	8001a8c <ADC_Init+0x90>
    {
        hadc->Instance->CR1 |= ADC_SCAN_ENABLE;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a8a:	605a      	str	r2, [r3, #4]
    }

    // Set data alignment
    if (hadc->Init.DataAlign == ADC_DATAALIGN_LEFT)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a94:	d107      	bne.n	8001aa6 <ADC_Init+0xaa>
    {
        hadc->Instance->CR2 |= ADC_DATAALIGN_LEFT;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001aa4:	609a      	str	r2, [r3, #8]
    }

    // Set continuous conversion
    if (hadc->Init.ContinuousConvMode == ENABLE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	7b1b      	ldrb	r3, [r3, #12]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d107      	bne.n	8001abe <ADC_Init+0xc2>
    {
        hadc->Instance->CR2 |= ADC_CR2_CONT;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f042 0202 	orr.w	r2, r2, #2
 8001abc:	609a      	str	r2, [r3, #8]
    }

    // Set number of conversions
    hadc->Instance->SQR1 &= ~ADC_SQR1_L;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001acc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= (hadc->Init.NbrOfConversion - 1) << 20;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	691b      	ldr	r3, [r3, #16]
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	051a      	lsls	r2, r3, #20
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Enable ADC
    ADC_ENABLE(hadc);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689a      	ldr	r2, [r3, #8]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f042 0201 	orr.w	r2, r2, #1
 8001af2:	609a      	str	r2, [r3, #8]

    // Short delay before calibration
    for (volatile int i = 0; i < 1000; ++i)
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	e002      	b.n	8001b00 <ADC_Init+0x104>
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	3301      	adds	r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b06:	dbf8      	blt.n	8001afa <ADC_Init+0xfe>
        ;

    // Calibration
    hadc->Instance->CR2 |= ADC_CR2_CAL;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	689a      	ldr	r2, [r3, #8]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f042 0204 	orr.w	r2, r2, #4
 8001b16:	609a      	str	r2, [r3, #8]
    while (hadc->Instance->CR2 & ADC_CR2_CAL)
 8001b18:	bf00      	nop
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f003 0304 	and.w	r3, r3, #4
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1f8      	bne.n	8001b1a <ADC_Init+0x11e>
        ;

    return DUNGX_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40012400 	.word	0x40012400
 8001b3c:	40012800 	.word	0x40012800

08001b40 <ADC_ConfigChannel>:

StatusTypeDef ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
    if (hadc == NULL || sConfig == NULL)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d002      	beq.n	8001b56 <ADC_ConfigChannel+0x16>
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <ADC_ConfigChannel+0x1a>
    {
        return DUNGX_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0cc      	b.n	8001cf4 <ADC_ConfigChannel+0x1b4>
    }

    uint8_t channel = sConfig->Channel;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	73fb      	strb	r3, [r7, #15]
    uint8_t rank = sConfig->Rank;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	73bb      	strb	r3, [r7, #14]

    if (rank < 1 || rank > 16)
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d002      	beq.n	8001b72 <ADC_ConfigChannel+0x32>
 8001b6c:	7bbb      	ldrb	r3, [r7, #14]
 8001b6e:	2b10      	cmp	r3, #16
 8001b70:	d901      	bls.n	8001b76 <ADC_ConfigChannel+0x36>
        return DUNGX_ERROR; // Rank ch cho php t 116
 8001b72:	2301      	movs	r3, #1
 8001b74:	e0be      	b.n	8001cf4 <ADC_ConfigChannel+0x1b4>

    // 1. Gn knh vo ng v tr trong dy SQRx
    if (rank <= 6)
 8001b76:	7bbb      	ldrb	r3, [r7, #14]
 8001b78:	2b06      	cmp	r3, #6
 8001b7a:	d823      	bhi.n	8001bc4 <ADC_ConfigChannel+0x84>
    {
        // SQR3 cha rank 16
        hadc->Instance->SQR3 &= ~(0x1F << ((rank - 1) * 5));
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b82:	7bbb      	ldrb	r3, [r7, #14]
 8001b84:	1e5a      	subs	r2, r3, #1
 8001b86:	4613      	mov	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4413      	add	r3, r2
 8001b8c:	221f      	movs	r2, #31
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	461a      	mov	r2, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	400a      	ands	r2, r1
 8001b9c:	635a      	str	r2, [r3, #52]	@ 0x34
        hadc->Instance->SQR3 |=  (channel & 0x1F) << ((rank - 1) * 5);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	f003 001f 	and.w	r0, r3, #31
 8001baa:	7bbb      	ldrb	r3, [r7, #14]
 8001bac:	1e5a      	subs	r2, r3, #1
 8001bae:	4613      	mov	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	4413      	add	r3, r2
 8001bb4:	fa00 f303 	lsl.w	r3, r0, r3
 8001bb8:	461a      	mov	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bc2:	e04b      	b.n	8001c5c <ADC_ConfigChannel+0x11c>
    }
    else if (rank <= 12)
 8001bc4:	7bbb      	ldrb	r3, [r7, #14]
 8001bc6:	2b0c      	cmp	r3, #12
 8001bc8:	d823      	bhi.n	8001c12 <ADC_ConfigChannel+0xd2>
    {
        // SQR2 cha rank 712
        hadc->Instance->SQR2 &= ~(0x1F << ((rank - 7) * 5));
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bd0:	7bbb      	ldrb	r3, [r7, #14]
 8001bd2:	1fda      	subs	r2, r3, #7
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	221f      	movs	r2, #31
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	461a      	mov	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	400a      	ands	r2, r1
 8001bea:	631a      	str	r2, [r3, #48]	@ 0x30
        hadc->Instance->SQR2 |=  (channel & 0x1F) << ((rank - 7) * 5);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	f003 001f 	and.w	r0, r3, #31
 8001bf8:	7bbb      	ldrb	r3, [r7, #14]
 8001bfa:	1fda      	subs	r2, r3, #7
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	fa00 f303 	lsl.w	r3, r0, r3
 8001c06:	461a      	mov	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c10:	e024      	b.n	8001c5c <ADC_ConfigChannel+0x11c>
    }
    else
    {
        // SQR1 cha rank 1316
        hadc->Instance->SQR1 &= ~(0x1F << ((rank - 13) * 5));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c18:	7bbb      	ldrb	r3, [r7, #14]
 8001c1a:	f1a3 020d 	sub.w	r2, r3, #13
 8001c1e:	4613      	mov	r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	4413      	add	r3, r2
 8001c24:	221f      	movs	r2, #31
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	400a      	ands	r2, r1
 8001c34:	62da      	str	r2, [r3, #44]	@ 0x2c
        hadc->Instance->SQR1 |=  (channel & 0x1F) << ((rank - 13) * 5);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
 8001c3e:	f003 001f 	and.w	r0, r3, #31
 8001c42:	7bbb      	ldrb	r3, [r7, #14]
 8001c44:	f1a3 020d 	sub.w	r2, r3, #13
 8001c48:	4613      	mov	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	fa00 f303 	lsl.w	r3, r0, r3
 8001c52:	461a      	mov	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    // --- 2. Cu hnh thi gian ly mu ---
    if (channel <= 9)
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
 8001c5e:	2b09      	cmp	r3, #9
 8001c60:	d81f      	bhi.n	8001ca2 <ADC_ConfigChannel+0x162>
    {
        // SMPR2 dng cho knh 09
        hadc->Instance->SMPR2 &= ~(0x7 << (3 * channel));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6919      	ldr	r1, [r3, #16]
 8001c68:	7bfa      	ldrb	r2, [r7, #15]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	2207      	movs	r2, #7
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43db      	mvns	r3, r3
 8001c78:	461a      	mov	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	400a      	ands	r2, r1
 8001c80:	611a      	str	r2, [r3, #16]
        hadc->Instance->SMPR2 |= (sConfig->SamplingTime << (3 * channel));
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6919      	ldr	r1, [r3, #16]
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	6898      	ldr	r0, [r3, #8]
 8001c8c:	7bfa      	ldrb	r2, [r7, #15]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	fa00 f203 	lsl.w	r2, r0, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	611a      	str	r2, [r3, #16]
 8001ca0:	e027      	b.n	8001cf2 <ADC_ConfigChannel+0x1b2>
    }
    else if (channel <= 17)
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
 8001ca4:	2b11      	cmp	r3, #17
 8001ca6:	d822      	bhi.n	8001cee <ADC_ConfigChannel+0x1ae>
    {
        // SMPR1 dng cho knh 1017
        uint8_t ch_index = channel - 10;
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
 8001caa:	3b0a      	subs	r3, #10
 8001cac:	737b      	strb	r3, [r7, #13]
        hadc->Instance->SMPR1 &= ~(0x7 << (3 * ch_index));
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68d9      	ldr	r1, [r3, #12]
 8001cb4:	7b7a      	ldrb	r2, [r7, #13]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	4413      	add	r3, r2
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	400a      	ands	r2, r1
 8001ccc:	60da      	str	r2, [r3, #12]
        hadc->Instance->SMPR1 |= (sConfig->SamplingTime << (3 * ch_index));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68d9      	ldr	r1, [r3, #12]
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	6898      	ldr	r0, [r3, #8]
 8001cd8:	7b7a      	ldrb	r2, [r7, #13]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	4413      	add	r3, r2
 8001ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	60da      	str	r2, [r3, #12]
 8001cec:	e001      	b.n	8001cf2 <ADC_ConfigChannel+0x1b2>
    }
    else
    {
        return DUNGX_ERROR; 
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <ADC_ConfigChannel+0x1b4>
    }

    return DUNGX_OK;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr

08001cfe <ADC_Start>:


StatusTypeDef ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b085      	sub	sp, #20
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
    if (hadc == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <ADC_Start+0x12>
        return DUNGX_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e039      	b.n	8001d84 <ADC_Start+0x86>

    uint8_t conversions = hadc->Init.NbrOfConversion;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	73fb      	strb	r3, [r7, #15]
    if (conversions < 1 || conversions > 16)
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d002      	beq.n	8001d22 <ADC_Start+0x24>
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
 8001d1e:	2b10      	cmp	r3, #16
 8001d20:	d901      	bls.n	8001d26 <ADC_Start+0x28>
        return DUNGX_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e02e      	b.n	8001d84 <ADC_Start+0x86>

    // Enable ADC (1st time)
    hadc->Instance->CR2 |= ADC_CR2_ADON;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f042 0201 	orr.w	r2, r2, #1
 8001d34:	609a      	str	r2, [r3, #8]
    for (volatile int i = 0; i < 1000; ++i); // delay nh
 8001d36:	2300      	movs	r3, #0
 8001d38:	60bb      	str	r3, [r7, #8]
 8001d3a:	e002      	b.n	8001d42 <ADC_Start+0x44>
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d48:	dbf8      	blt.n	8001d3c <ADC_Start+0x3e>

    // Enable ADC (2nd time)  start conversion ready
    hadc->Instance->CR2 |= ADC_CR2_ADON;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f042 0201 	orr.w	r2, r2, #1
 8001d58:	609a      	str	r2, [r3, #8]

    // If using software trigger (default), need SWSTART
    if ((hadc->Init.ContinuousConvMode == DISABLE) &&
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	7b1b      	ldrb	r3, [r3, #12]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d10f      	bne.n	8001d82 <ADC_Start+0x84>
        (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE || conversions > 1))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
    if ((hadc->Init.ContinuousConvMode == DISABLE) &&
 8001d66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d6a:	d002      	beq.n	8001d72 <ADC_Start+0x74>
        (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE || conversions > 1))
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d907      	bls.n	8001d82 <ADC_Start+0x84>
    {
        hadc->Instance->CR2 |= ADC_CR2_SWSTART;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001d80:	609a      	str	r2, [r3, #8]
    }

    return DUNGX_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr

08001d8e <ADC_PollForConversion>:


StatusTypeDef ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	6039      	str	r1, [r7, #0]
    if (hadc == NULL)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d108      	bne.n	8001db0 <ADC_PollForConversion+0x22>
    {
        return DUNGX_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e00e      	b.n	8001dc0 <ADC_PollForConversion+0x32>
    }

    while (!(hadc->Instance->SR & ADC_SR_EOC))
    {
        if (Timeout-- == 0)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	1e5a      	subs	r2, r3, #1
 8001da6:	603a      	str	r2, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d101      	bne.n	8001db0 <ADC_PollForConversion+0x22>
            return DUNGX_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e007      	b.n	8001dc0 <ADC_PollForConversion+0x32>
    while (!(hadc->Instance->SR & ADC_SR_EOC))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d0f1      	beq.n	8001da2 <ADC_PollForConversion+0x14>
    }

    return DUNGX_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr

08001dca <ADC_GetValue>:

uint32_t ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b083      	sub	sp, #12
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
    if (hadc == NULL)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <ADC_GetValue+0x12>
        return 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	e002      	b.n	8001de2 <ADC_GetValue+0x18>
    return hadc->Instance->DR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <GPIO_Init>:
/* stm32_gpio.c - Minimal GPIO HAL Implementation for STM32F103C6T6 with EXTI */

#include "stm32_gpio.h"

void GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b089      	sub	sp, #36	@ 0x24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
    uint32_t pos = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]

    if (GPIOx == GPIOA) {
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a96      	ldr	r2, [pc, #600]	@ (8002058 <GPIO_Init+0x26c>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d106      	bne.n	8001e10 <GPIO_Init+0x24>
    	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001e02:	4b96      	ldr	r3, [pc, #600]	@ (800205c <GPIO_Init+0x270>)
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	4a95      	ldr	r2, [pc, #596]	@ (800205c <GPIO_Init+0x270>)
 8001e08:	f043 0304 	orr.w	r3, r3, #4
 8001e0c:	6193      	str	r3, [r2, #24]
 8001e0e:	e114      	b.n	800203a <GPIO_Init+0x24e>
        } else if (GPIOx == GPIOB) {
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a93      	ldr	r2, [pc, #588]	@ (8002060 <GPIO_Init+0x274>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	f040 8110 	bne.w	800203a <GPIO_Init+0x24e>
        	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8001e1a:	4b90      	ldr	r3, [pc, #576]	@ (800205c <GPIO_Init+0x270>)
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	4a8f      	ldr	r2, [pc, #572]	@ (800205c <GPIO_Init+0x270>)
 8001e20:	f043 0308 	orr.w	r3, r3, #8
 8001e24:	6193      	str	r3, [r2, #24]
        }

    while ((GPIO_Init->Pin >> pos) != 0x00u)
 8001e26:	e108      	b.n	800203a <GPIO_Init+0x24e>
    {
        if ((GPIO_Init->Pin & (1u << pos)) != 0)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	2101      	movs	r1, #1
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	fa01 f303 	lsl.w	r3, r1, r3
 8001e34:	4013      	ands	r3, r2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 80fc 	beq.w	8002034 <GPIO_Init+0x248>
        {
            uint32_t shift = (pos % 8) * 4;
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	613b      	str	r3, [r7, #16]
            __IO uint32_t *reg = (pos < 8) ? &GPIOx->CRL : &GPIOx->CRH;
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	2b07      	cmp	r3, #7
 8001e4a:	d801      	bhi.n	8001e50 <GPIO_Init+0x64>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	e001      	b.n	8001e54 <GPIO_Init+0x68>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3304      	adds	r3, #4
 8001e54:	60fb      	str	r3, [r7, #12]

            *reg &= ~(0xFu << shift);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	210f      	movs	r1, #15
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e62:	43db      	mvns	r3, r3
 8001e64:	401a      	ands	r2, r3
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	601a      	str	r2, [r3, #0]

            if (GPIO_Init->Mode == GPIO_MODE_INPUT)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d12f      	bne.n	8001ed2 <GPIO_Init+0xe6>
            {
                if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d10e      	bne.n	8001e98 <GPIO_Init+0xac>
                {
                    *reg |= (0x08u << shift); // CNF = 10 input PU/PD
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	2108      	movs	r1, #8
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	fa01 f303 	lsl.w	r3, r1, r3
 8001e86:	431a      	orrs	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	601a      	str	r2, [r3, #0]
                    GPIOx->BSRR = (1u << pos);
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	409a      	lsls	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	611a      	str	r2, [r3, #16]
 8001e96:	e05f      	b.n	8001f58 <GPIO_Init+0x16c>
                }
                else if (GPIO_Init->Pull == GPIO_PULLDOWN)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d10e      	bne.n	8001ebe <GPIO_Init+0xd2>
                {
                    *reg |= (0x08u << shift); // CNF = 10 input PU/PD
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	2108      	movs	r1, #8
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8001eac:	431a      	orrs	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	601a      	str	r2, [r3, #0]
                    GPIOx->BRR = (1u << pos);
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	615a      	str	r2, [r3, #20]
 8001ebc:	e04c      	b.n	8001f58 <GPIO_Init+0x16c>
                }
                else
                {
                    *reg |= (0x04u << shift); // CNF = 01 floating
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	2104      	movs	r1, #4
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	e042      	b.n	8001f58 <GPIO_Init+0x16c>
                }
            }
            else if (GPIO_Init->Mode == GPIO_MODE_ANALOG)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b03      	cmp	r3, #3
 8001ed8:	d104      	bne.n	8001ee4 <GPIO_Init+0xf8>
            {
                *reg |= (0x00u << shift); // CNF = 00 analog
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	e039      	b.n	8001f58 <GPIO_Init+0x16c>
            }
            else // Output or AF
            {
                uint32_t mode = 0x00u;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	61bb      	str	r3, [r7, #24]
                if (GPIO_Init->Speed == GPIO_SPEED_LOW) mode = 0x02;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d102      	bne.n	8001ef6 <GPIO_Init+0x10a>
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	61bb      	str	r3, [r7, #24]
 8001ef4:	e008      	b.n	8001f08 <GPIO_Init+0x11c>
                else if (GPIO_Init->Speed == GPIO_SPEED_MEDIUM) mode = 0x01;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d102      	bne.n	8001f04 <GPIO_Init+0x118>
 8001efe:	2301      	movs	r3, #1
 8001f00:	61bb      	str	r3, [r7, #24]
 8001f02:	e001      	b.n	8001f08 <GPIO_Init+0x11c>
                else mode = 0x03;
 8001f04:	2303      	movs	r3, #3
 8001f06:	61bb      	str	r3, [r7, #24]

                uint32_t cnf = 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]
                if (GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) cnf = 0x00;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d102      	bne.n	8001f1a <GPIO_Init+0x12e>
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	e013      	b.n	8001f42 <GPIO_Init+0x156>
                else if (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) cnf = 0x04;
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b11      	cmp	r3, #17
 8001f20:	d102      	bne.n	8001f28 <GPIO_Init+0x13c>
 8001f22:	2304      	movs	r3, #4
 8001f24:	617b      	str	r3, [r7, #20]
 8001f26:	e00c      	b.n	8001f42 <GPIO_Init+0x156>
                else if (GPIO_Init->Mode == GPIO_MODE_AF_PP) cnf = 0x08;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d102      	bne.n	8001f36 <GPIO_Init+0x14a>
 8001f30:	2308      	movs	r3, #8
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	e005      	b.n	8001f42 <GPIO_Init+0x156>
                else if (GPIO_Init->Mode == GPIO_MODE_AF_OD) cnf = 0x0C;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b12      	cmp	r3, #18
 8001f3c:	d101      	bne.n	8001f42 <GPIO_Init+0x156>
 8001f3e:	230c      	movs	r3, #12
 8001f40:	617b      	str	r3, [r7, #20]

                *reg |= ((mode | cnf) << shift);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	69b9      	ldr	r1, [r7, #24]
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	4319      	orrs	r1, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	431a      	orrs	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	601a      	str	r2, [r3, #0]
            }

            // EXTI configuration if needed
            if ((GPIO_Init->Mode & 0x10000000u) != 0)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d067      	beq.n	8002034 <GPIO_Init+0x248>
            {
                uint32_t exti_line = 1u << pos;
 8001f64:	2201      	movs	r2, #1
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	60bb      	str	r3, [r7, #8]
                AFIO->EXTICR[pos >> 2] &= ~(0xFu << (4 * (pos & 0x03)));
 8001f6e:	4a3d      	ldr	r2, [pc, #244]	@ (8002064 <GPIO_Init+0x278>)
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	089b      	lsrs	r3, r3, #2
 8001f74:	3302      	adds	r3, #2
 8001f76:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	f003 0303 	and.w	r3, r3, #3
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	220f      	movs	r2, #15
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43da      	mvns	r2, r3
 8001f8a:	4836      	ldr	r0, [pc, #216]	@ (8002064 <GPIO_Init+0x278>)
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	089b      	lsrs	r3, r3, #2
 8001f90:	400a      	ands	r2, r1
 8001f92:	3302      	adds	r3, #2
 8001f94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                AFIO->EXTICR[pos >> 2] |= ((GPIOx == GPIOA ? 0 : (GPIOx == GPIOB ? 1 : 2)) << (4 * (pos & 0x03)));
 8001f98:	4a32      	ldr	r2, [pc, #200]	@ (8002064 <GPIO_Init+0x278>)
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	089b      	lsrs	r3, r3, #2
 8001f9e:	3302      	adds	r3, #2
 8001fa0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	492c      	ldr	r1, [pc, #176]	@ (8002058 <GPIO_Init+0x26c>)
 8001fa8:	428b      	cmp	r3, r1
 8001faa:	d007      	beq.n	8001fbc <GPIO_Init+0x1d0>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	492c      	ldr	r1, [pc, #176]	@ (8002060 <GPIO_Init+0x274>)
 8001fb0:	428b      	cmp	r3, r1
 8001fb2:	d101      	bne.n	8001fb8 <GPIO_Init+0x1cc>
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e002      	b.n	8001fbe <GPIO_Init+0x1d2>
 8001fb8:	2302      	movs	r3, #2
 8001fba:	e000      	b.n	8001fbe <GPIO_Init+0x1d2>
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	69f9      	ldr	r1, [r7, #28]
 8001fc0:	f001 0103 	and.w	r1, r1, #3
 8001fc4:	0089      	lsls	r1, r1, #2
 8001fc6:	408b      	lsls	r3, r1
 8001fc8:	4618      	mov	r0, r3
 8001fca:	4926      	ldr	r1, [pc, #152]	@ (8002064 <GPIO_Init+0x278>)
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	089b      	lsrs	r3, r3, #2
 8001fd0:	4302      	orrs	r2, r0
 8001fd2:	3302      	adds	r3, #2
 8001fd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (GPIO_Init->Mode & 0x00100000u) EXTI->RTSR |= exti_line; else EXTI->RTSR &= ~exti_line;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d006      	beq.n	8001ff2 <GPIO_Init+0x206>
 8001fe4:	4b20      	ldr	r3, [pc, #128]	@ (8002068 <GPIO_Init+0x27c>)
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	491f      	ldr	r1, [pc, #124]	@ (8002068 <GPIO_Init+0x27c>)
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	608b      	str	r3, [r1, #8]
 8001ff0:	e006      	b.n	8002000 <GPIO_Init+0x214>
 8001ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8002068 <GPIO_Init+0x27c>)
 8001ff4:	689a      	ldr	r2, [r3, #8]
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	491b      	ldr	r1, [pc, #108]	@ (8002068 <GPIO_Init+0x27c>)
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	608b      	str	r3, [r1, #8]
                if (GPIO_Init->Mode & 0x00200000u) EXTI->FTSR |= exti_line; else EXTI->FTSR &= ~exti_line;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d006      	beq.n	800201a <GPIO_Init+0x22e>
 800200c:	4b16      	ldr	r3, [pc, #88]	@ (8002068 <GPIO_Init+0x27c>)
 800200e:	68da      	ldr	r2, [r3, #12]
 8002010:	4915      	ldr	r1, [pc, #84]	@ (8002068 <GPIO_Init+0x27c>)
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	4313      	orrs	r3, r2
 8002016:	60cb      	str	r3, [r1, #12]
 8002018:	e006      	b.n	8002028 <GPIO_Init+0x23c>
 800201a:	4b13      	ldr	r3, [pc, #76]	@ (8002068 <GPIO_Init+0x27c>)
 800201c:	68da      	ldr	r2, [r3, #12]
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	43db      	mvns	r3, r3
 8002022:	4911      	ldr	r1, [pc, #68]	@ (8002068 <GPIO_Init+0x27c>)
 8002024:	4013      	ands	r3, r2
 8002026:	60cb      	str	r3, [r1, #12]

                EXTI->IMR |= exti_line;
 8002028:	4b0f      	ldr	r3, [pc, #60]	@ (8002068 <GPIO_Init+0x27c>)
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	490e      	ldr	r1, [pc, #56]	@ (8002068 <GPIO_Init+0x27c>)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	4313      	orrs	r3, r2
 8002032:	600b      	str	r3, [r1, #0]
            }
        }
        pos++;
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	3301      	adds	r3, #1
 8002038:	61fb      	str	r3, [r7, #28]
    while ((GPIO_Init->Pin >> pos) != 0x00u)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	fa22 f303 	lsr.w	r3, r2, r3
 8002044:	2b00      	cmp	r3, #0
 8002046:	f47f aeef 	bne.w	8001e28 <GPIO_Init+0x3c>
    }
}
 800204a:	bf00      	nop
 800204c:	bf00      	nop
 800204e:	3724      	adds	r7, #36	@ 0x24
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40010800 	.word	0x40010800
 800205c:	40021000 	.word	0x40021000
 8002060:	40010c00 	.word	0x40010c00
 8002064:	40010000 	.word	0x40010000
 8002068:	40010400 	.word	0x40010400

0800206c <GPIO_WritePin>:

void GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	807b      	strh	r3, [r7, #2]
 8002078:	4613      	mov	r3, r2
 800207a:	707b      	strb	r3, [r7, #1]
    if (PinState != GPIO_PIN_RESET)
 800207c:	787b      	ldrb	r3, [r7, #1]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <GPIO_WritePin+0x1e>
        GPIOx->BSRR = GPIO_Pin;
 8002082:	887a      	ldrh	r2, [r7, #2]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	611a      	str	r2, [r3, #16]
    else
        GPIOx->BRR = GPIO_Pin;
}
 8002088:	e002      	b.n	8002090 <GPIO_WritePin+0x24>
        GPIOx->BRR = GPIO_Pin;
 800208a:	887a      	ldrh	r2, [r7, #2]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	615a      	str	r2, [r3, #20]
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	bc80      	pop	{r7}
 8002098:	4770      	bx	lr

0800209a <GPIO_ReadPin>:

GPIO_PinState GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	460b      	mov	r3, r1
 80020a4:	807b      	strh	r3, [r7, #2]
    return (GPIOx->IDR & GPIO_Pin) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689a      	ldr	r2, [r3, #8]
 80020aa:	887b      	ldrh	r3, [r7, #2]
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	bf14      	ite	ne
 80020b2:	2301      	movne	r3, #1
 80020b4:	2300      	moveq	r3, #0
 80020b6:	b2db      	uxtb	r3, r3
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
	...

080020c4 <TIM_Base_Init>:
/* stm32_tim.c - Minimal Timer HAL Implementation for STM32F103C6T6 */

#include "stm32_tim.h"

StatusTypeDef TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
    if (htim == NULL || htim->Instance == NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <TIM_Base_Init+0x16>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <TIM_Base_Init+0x1a>
        return DUNGX_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e041      	b.n	8002162 <TIM_Base_Init+0x9e>

    // Enable timer clock
    if (htim->Instance == TIM1)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a22      	ldr	r2, [pc, #136]	@ (800216c <TIM_Base_Init+0xa8>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d106      	bne.n	80020f6 <TIM_Base_Init+0x32>
        RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80020e8:	4b21      	ldr	r3, [pc, #132]	@ (8002170 <TIM_Base_Init+0xac>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	4a20      	ldr	r2, [pc, #128]	@ (8002170 <TIM_Base_Init+0xac>)
 80020ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020f2:	6193      	str	r3, [r2, #24]
 80020f4:	e016      	b.n	8002124 <TIM_Base_Init+0x60>
    else if (htim->Instance == TIM2)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020fe:	d106      	bne.n	800210e <TIM_Base_Init+0x4a>
        RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002100:	4b1b      	ldr	r3, [pc, #108]	@ (8002170 <TIM_Base_Init+0xac>)
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	4a1a      	ldr	r2, [pc, #104]	@ (8002170 <TIM_Base_Init+0xac>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	61d3      	str	r3, [r2, #28]
 800210c:	e00a      	b.n	8002124 <TIM_Base_Init+0x60>
    else if (htim->Instance == TIM3)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a18      	ldr	r2, [pc, #96]	@ (8002174 <TIM_Base_Init+0xb0>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d105      	bne.n	8002124 <TIM_Base_Init+0x60>
        RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8002118:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <TIM_Base_Init+0xac>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	4a14      	ldr	r2, [pc, #80]	@ (8002170 <TIM_Base_Init+0xac>)
 800211e:	f043 0302 	orr.w	r3, r3, #2
 8002122:	61d3      	str	r3, [r2, #28]

    // Cu hnh prescaler v ARR
    htim->Instance->PSC = htim->Init.Prescaler;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	6852      	ldr	r2, [r2, #4]
 800212c:	629a      	str	r2, [r3, #40]	@ 0x28
    htim->Instance->ARR = htim->Init.Period;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	68d2      	ldr	r2, [r2, #12]
 8002136:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Gi li cc bit khc, ch thay th mode v division
    htim->Instance->CR1 &= ~(TIM_CR1_CMS | TIM_CR1_DIR | TIM_CR1_CKD);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f422 725c 	bic.w	r2, r2, #880	@ 0x370
 8002146:	601a      	str	r2, [r3, #0]
    htim->Instance->CR1 |= htim->Init.CounterMode | htim->Init.ClockDivision;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6819      	ldr	r1, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	601a      	str	r2, [r3, #0]

    return DUNGX_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr
 800216c:	40012c00 	.word	0x40012c00
 8002170:	40021000 	.word	0x40021000
 8002174:	40000400 	.word	0x40000400

08002178 <TIM_PWM_Init>:

StatusTypeDef TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
    return TIM_Base_Init(htim); // For simplicity, PWM init is same as base init
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f7ff ff9f 	bl	80020c4 <TIM_Base_Init>
 8002186:	4603      	mov	r3, r0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <TIM_PWM_ConfigChannel>:

StatusTypeDef TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002190:	b480      	push	{r7}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
    if (htim == NULL || sConfig == NULL)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d002      	beq.n	80021a8 <TIM_PWM_ConfigChannel+0x18>
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <TIM_PWM_ConfigChannel+0x1c>
        return DUNGX_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e0ea      	b.n	8002382 <TIM_PWM_ConfigChannel+0x1f2>

    // Set mode and polarity
    switch (Channel)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b0c      	cmp	r3, #12
 80021b0:	f200 80e4 	bhi.w	800237c <TIM_PWM_ConfigChannel+0x1ec>
 80021b4:	a201      	add	r2, pc, #4	@ (adr r2, 80021bc <TIM_PWM_ConfigChannel+0x2c>)
 80021b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ba:	bf00      	nop
 80021bc:	080021f1 	.word	0x080021f1
 80021c0:	0800237d 	.word	0x0800237d
 80021c4:	0800237d 	.word	0x0800237d
 80021c8:	0800237d 	.word	0x0800237d
 80021cc:	08002271 	.word	0x08002271
 80021d0:	0800237d 	.word	0x0800237d
 80021d4:	0800237d 	.word	0x0800237d
 80021d8:	0800237d 	.word	0x0800237d
 80021dc:	080022cb 	.word	0x080022cb
 80021e0:	0800237d 	.word	0x0800237d
 80021e4:	0800237d 	.word	0x0800237d
 80021e8:	0800237d 	.word	0x0800237d
 80021ec:	08002323 	.word	0x08002323
    {
    case TIM_CHANNEL_1:
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1M;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	699a      	ldr	r2, [r3, #24]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80021fe:	619a      	str	r2, [r3, #24]
        htim->Instance->CCMR1 |= sConfig->OCMode;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6999      	ldr	r1, [r3, #24]
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	619a      	str	r2, [r3, #24]
        htim->Instance->CCR1 = sConfig->Pulse;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	6852      	ldr	r2, [r2, #4]
 800221a:	635a      	str	r2, [r3, #52]	@ 0x34

        htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	699a      	ldr	r2, [r3, #24]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0208 	orr.w	r2, r2, #8
 800222a:	619a      	str	r2, [r3, #24]
        if (sConfig->OCFastMode == TIM_OCFAST_DISABLE)
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d107      	bne.n	8002244 <TIM_PWM_ConfigChannel+0xb4>
            htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	699a      	ldr	r2, [r3, #24]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f022 0204 	bic.w	r2, r2, #4
 8002242:	619a      	str	r2, [r3, #24]
        if (sConfig->OCPolarity == TIM_OCPOLARITY_LOW)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	2b02      	cmp	r3, #2
 800224a:	d108      	bne.n	800225e <TIM_PWM_ConfigChannel+0xce>
            htim->Instance->CCER |= TIM_CCER_CC1P;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6a1a      	ldr	r2, [r3, #32]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0202 	orr.w	r2, r2, #2
 800225a:	621a      	str	r2, [r3, #32]
        else
            htim->Instance->CCER &= ~TIM_CCER_CC1P;
        break;
 800225c:	e090      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
            htim->Instance->CCER &= ~TIM_CCER_CC1P;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6a1a      	ldr	r2, [r3, #32]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 0202 	bic.w	r2, r2, #2
 800226c:	621a      	str	r2, [r3, #32]
        break;
 800226e:	e087      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
    case TIM_CHANNEL_2:
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2M;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	699a      	ldr	r2, [r3, #24]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800227e:	619a      	str	r2, [r3, #24]
        htim->Instance->CCMR1 |= (sConfig->OCMode << 8);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6999      	ldr	r1, [r3, #24]
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	021a      	lsls	r2, r3, #8
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	619a      	str	r2, [r3, #24]
        htim->Instance->CCR2 = sConfig->Pulse;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	6852      	ldr	r2, [r2, #4]
 800229c:	639a      	str	r2, [r3, #56]	@ 0x38
        if (sConfig->OCPolarity == TIM_OCPOLARITY_LOW)
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d108      	bne.n	80022b8 <TIM_PWM_ConfigChannel+0x128>
            htim->Instance->CCER |= TIM_CCER_CC2P;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	6a1a      	ldr	r2, [r3, #32]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f042 0220 	orr.w	r2, r2, #32
 80022b4:	621a      	str	r2, [r3, #32]
        else
            htim->Instance->CCER &= ~TIM_CCER_CC2P;
        break;
 80022b6:	e063      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
            htim->Instance->CCER &= ~TIM_CCER_CC2P;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6a1a      	ldr	r2, [r3, #32]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0220 	bic.w	r2, r2, #32
 80022c6:	621a      	str	r2, [r3, #32]
        break;
 80022c8:	e05a      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
    case TIM_CHANNEL_3:
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3M;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	69da      	ldr	r2, [r3, #28]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80022d8:	61da      	str	r2, [r3, #28]
        htim->Instance->CCMR2 |= sConfig->OCMode;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	69d9      	ldr	r1, [r3, #28]
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	61da      	str	r2, [r3, #28]
        htim->Instance->CCR3 = sConfig->Pulse;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	6852      	ldr	r2, [r2, #4]
 80022f4:	63da      	str	r2, [r3, #60]	@ 0x3c
        if (sConfig->OCPolarity == TIM_OCPOLARITY_LOW)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d108      	bne.n	8002310 <TIM_PWM_ConfigChannel+0x180>
            htim->Instance->CCER |= TIM_CCER_CC3P;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6a1a      	ldr	r2, [r3, #32]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800230c:	621a      	str	r2, [r3, #32]
        else
            htim->Instance->CCER &= ~TIM_CCER_CC3P;
        break;
 800230e:	e037      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
            htim->Instance->CCER &= ~TIM_CCER_CC3P;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6a1a      	ldr	r2, [r3, #32]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800231e:	621a      	str	r2, [r3, #32]
        break;
 8002320:	e02e      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
    case TIM_CHANNEL_4:
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4M;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69da      	ldr	r2, [r3, #28]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8002330:	61da      	str	r2, [r3, #28]
        htim->Instance->CCMR2 |= (sConfig->OCMode << 8);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	69d9      	ldr	r1, [r3, #28]
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	021a      	lsls	r2, r3, #8
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	61da      	str	r2, [r3, #28]
        htim->Instance->CCR4 = sConfig->Pulse;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	6852      	ldr	r2, [r2, #4]
 800234e:	641a      	str	r2, [r3, #64]	@ 0x40
        if (sConfig->OCPolarity == TIM_OCPOLARITY_LOW)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b02      	cmp	r3, #2
 8002356:	d108      	bne.n	800236a <TIM_PWM_ConfigChannel+0x1da>
            htim->Instance->CCER |= TIM_CCER_CC4P;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6a1a      	ldr	r2, [r3, #32]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002366:	621a      	str	r2, [r3, #32]
        else
            htim->Instance->CCER &= ~TIM_CCER_CC4P;
        break;
 8002368:	e00a      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
            htim->Instance->CCER &= ~TIM_CCER_CC4P;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6a1a      	ldr	r2, [r3, #32]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002378:	621a      	str	r2, [r3, #32]
        break;
 800237a:	e001      	b.n	8002380 <TIM_PWM_ConfigChannel+0x1f0>
    default:
        return DUNGX_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e000      	b.n	8002382 <TIM_PWM_ConfigChannel+0x1f2>
    }

    return DUNGX_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <TIM_PWM_Start>:

StatusTypeDef TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
    switch (Channel)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	2b0c      	cmp	r3, #12
 800239a:	d841      	bhi.n	8002420 <TIM_PWM_Start+0x94>
 800239c:	a201      	add	r2, pc, #4	@ (adr r2, 80023a4 <TIM_PWM_Start+0x18>)
 800239e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a2:	bf00      	nop
 80023a4:	080023d9 	.word	0x080023d9
 80023a8:	08002421 	.word	0x08002421
 80023ac:	08002421 	.word	0x08002421
 80023b0:	08002421 	.word	0x08002421
 80023b4:	080023eb 	.word	0x080023eb
 80023b8:	08002421 	.word	0x08002421
 80023bc:	08002421 	.word	0x08002421
 80023c0:	08002421 	.word	0x08002421
 80023c4:	080023fd 	.word	0x080023fd
 80023c8:	08002421 	.word	0x08002421
 80023cc:	08002421 	.word	0x08002421
 80023d0:	08002421 	.word	0x08002421
 80023d4:	0800240f 	.word	0x0800240f
    {
    case TIM_CHANNEL_1:
        htim->Instance->CCER |= TIM_CCER_CC1E;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6a1a      	ldr	r2, [r3, #32]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 0201 	orr.w	r2, r2, #1
 80023e6:	621a      	str	r2, [r3, #32]
        break;
 80023e8:	e01c      	b.n	8002424 <TIM_PWM_Start+0x98>
    case TIM_CHANNEL_2:
        htim->Instance->CCER |= TIM_CCER_CC2E;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a1a      	ldr	r2, [r3, #32]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f042 0210 	orr.w	r2, r2, #16
 80023f8:	621a      	str	r2, [r3, #32]
        break;
 80023fa:	e013      	b.n	8002424 <TIM_PWM_Start+0x98>
    case TIM_CHANNEL_3:
        htim->Instance->CCER |= TIM_CCER_CC3E;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6a1a      	ldr	r2, [r3, #32]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800240a:	621a      	str	r2, [r3, #32]
        break;
 800240c:	e00a      	b.n	8002424 <TIM_PWM_Start+0x98>
    case TIM_CHANNEL_4:
        htim->Instance->CCER |= TIM_CCER_CC4E;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	6a1a      	ldr	r2, [r3, #32]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800241c:	621a      	str	r2, [r3, #32]
        break;
 800241e:	e001      	b.n	8002424 <TIM_PWM_Start+0x98>
    default:
        return DUNGX_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e01d      	b.n	8002460 <TIM_PWM_Start+0xd4>
    }

    if (htim->Instance == TIM1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a10      	ldr	r2, [pc, #64]	@ (800246c <TIM_PWM_Start+0xe0>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d10f      	bne.n	800244e <TIM_PWM_Start+0xc2>
    {
        htim->Instance->BDTR |= TIM_BDTR_MOE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800243c:	645a      	str	r2, [r3, #68]	@ 0x44
        htim->Instance->CR1 |= TIM_CR1_ARPE; // Auto-reload preload enable
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800244c:	601a      	str	r2, [r3, #0]
    }

    TIM_ENABLE(htim);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f042 0201 	orr.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]
    return DUNGX_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	40012c00 	.word	0x40012c00

08002470 <TIM_SetCompare>:
    TIM_DISABLE(htim);
    return DUNGX_OK;
}

void TIM_SetCompare(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t Compare)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
    if (htim == NULL)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d034      	beq.n	80024ec <TIM_SetCompare+0x7c>
        return;

    switch (Channel)
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	2b0c      	cmp	r3, #12
 8002486:	d833      	bhi.n	80024f0 <TIM_SetCompare+0x80>
 8002488:	a201      	add	r2, pc, #4	@ (adr r2, 8002490 <TIM_SetCompare+0x20>)
 800248a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800248e:	bf00      	nop
 8002490:	080024c5 	.word	0x080024c5
 8002494:	080024f1 	.word	0x080024f1
 8002498:	080024f1 	.word	0x080024f1
 800249c:	080024f1 	.word	0x080024f1
 80024a0:	080024cf 	.word	0x080024cf
 80024a4:	080024f1 	.word	0x080024f1
 80024a8:	080024f1 	.word	0x080024f1
 80024ac:	080024f1 	.word	0x080024f1
 80024b0:	080024d9 	.word	0x080024d9
 80024b4:	080024f1 	.word	0x080024f1
 80024b8:	080024f1 	.word	0x080024f1
 80024bc:	080024f1 	.word	0x080024f1
 80024c0:	080024e3 	.word	0x080024e3
    {
    case TIM_CHANNEL_1:
        htim->Instance->CCR1 = Compare;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 80024cc:	e011      	b.n	80024f2 <TIM_SetCompare+0x82>
    case TIM_CHANNEL_2:
        htim->Instance->CCR2 = Compare;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 80024d6:	e00c      	b.n	80024f2 <TIM_SetCompare+0x82>
    case TIM_CHANNEL_3:
        htim->Instance->CCR3 = Compare;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 80024e0:	e007      	b.n	80024f2 <TIM_SetCompare+0x82>
    case TIM_CHANNEL_4:
        htim->Instance->CCR4 = Compare;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 80024ea:	e002      	b.n	80024f2 <TIM_SetCompare+0x82>
        return;
 80024ec:	bf00      	nop
 80024ee:	e000      	b.n	80024f2 <TIM_SetCompare+0x82>
    default:
        break;
 80024f0:	bf00      	nop
    }
}
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop

080024fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	2b00      	cmp	r3, #0
 800250c:	db0b      	blt.n	8002526 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	f003 021f 	and.w	r2, r3, #31
 8002514:	4906      	ldr	r1, [pc, #24]	@ (8002530 <__NVIC_EnableIRQ+0x34>)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	2001      	movs	r0, #1
 800251e:	fa00 f202 	lsl.w	r2, r0, r2
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	e000e100 	.word	0xe000e100

08002534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	6039      	str	r1, [r7, #0]
 800253e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002544:	2b00      	cmp	r3, #0
 8002546:	db0a      	blt.n	800255e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	b2da      	uxtb	r2, r3
 800254c:	490c      	ldr	r1, [pc, #48]	@ (8002580 <__NVIC_SetPriority+0x4c>)
 800254e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002552:	0112      	lsls	r2, r2, #4
 8002554:	b2d2      	uxtb	r2, r2
 8002556:	440b      	add	r3, r1
 8002558:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800255c:	e00a      	b.n	8002574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	b2da      	uxtb	r2, r3
 8002562:	4908      	ldr	r1, [pc, #32]	@ (8002584 <__NVIC_SetPriority+0x50>)
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	3b04      	subs	r3, #4
 800256c:	0112      	lsls	r2, r2, #4
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	440b      	add	r3, r1
 8002572:	761a      	strb	r2, [r3, #24]
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	e000e100 	.word	0xe000e100
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <UART_Init>:
static StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart);
static StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart);


StatusTypeDef UART_Init(UART_HandleTypeDef *huart)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
    if (huart == NULL || huart->Instance == NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <UART_Init+0x16>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <UART_Init+0x1a>
        return DUNGX_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e0ca      	b.n	8002738 <UART_Init+0x1b0>

    // Enable clock for USART1 and GPIOA
    if (huart->Instance == USART1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a66      	ldr	r2, [pc, #408]	@ (8002740 <UART_Init+0x1b8>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d107      	bne.n	80025bc <UART_Init+0x34>
    {
        RCC->APB2ENR |= RCC_APB2ENR_USART1EN | RCC_APB2ENR_IOPAEN;
 80025ac:	4b65      	ldr	r3, [pc, #404]	@ (8002744 <UART_Init+0x1bc>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	4a64      	ldr	r2, [pc, #400]	@ (8002744 <UART_Init+0x1bc>)
 80025b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	6193      	str	r3, [r2, #24]
    }

    if (huart->Instance == USART1)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a5f      	ldr	r2, [pc, #380]	@ (8002740 <UART_Init+0x1b8>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d12b      	bne.n	800261e <UART_Init+0x96>
    {
        RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80025c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002744 <UART_Init+0x1bc>)
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	4a5e      	ldr	r2, [pc, #376]	@ (8002744 <UART_Init+0x1bc>)
 80025cc:	f043 0304 	orr.w	r3, r3, #4
 80025d0:	6193      	str	r3, [r2, #24]

        // PA9 - TX
        GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_CNF9);
 80025d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002748 <UART_Init+0x1c0>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	4a5c      	ldr	r2, [pc, #368]	@ (8002748 <UART_Init+0x1c0>)
 80025d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025dc:	6053      	str	r3, [r2, #4]
        GPIOA->CRH |= GPIO_CRH_MODE9_1 | GPIO_CRH_MODE9_0;
 80025de:	4b5a      	ldr	r3, [pc, #360]	@ (8002748 <UART_Init+0x1c0>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	4a59      	ldr	r2, [pc, #356]	@ (8002748 <UART_Init+0x1c0>)
 80025e4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80025e8:	6053      	str	r3, [r2, #4]
        GPIOA->CRH |= GPIO_CRH_CNF9_1;
 80025ea:	4b57      	ldr	r3, [pc, #348]	@ (8002748 <UART_Init+0x1c0>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	4a56      	ldr	r2, [pc, #344]	@ (8002748 <UART_Init+0x1c0>)
 80025f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025f4:	6053      	str	r3, [r2, #4]

        // PA10 - RX
        GPIOA->CRH &= ~(GPIO_CRH_MODE10 | GPIO_CRH_CNF10);
 80025f6:	4b54      	ldr	r3, [pc, #336]	@ (8002748 <UART_Init+0x1c0>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4a53      	ldr	r2, [pc, #332]	@ (8002748 <UART_Init+0x1c0>)
 80025fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002600:	6053      	str	r3, [r2, #4]
        GPIOA->CRH |= GPIO_CRH_CNF10_0; // Input floating
 8002602:	4b51      	ldr	r3, [pc, #324]	@ (8002748 <UART_Init+0x1c0>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	4a50      	ldr	r2, [pc, #320]	@ (8002748 <UART_Init+0x1c0>)
 8002608:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800260c:	6053      	str	r3, [r2, #4]

        NVIC_EnableIRQ(USART1_IRQn);
 800260e:	2025      	movs	r0, #37	@ 0x25
 8002610:	f7ff ff74 	bl	80024fc <__NVIC_EnableIRQ>
        NVIC_SetPriority(USART1_IRQn, 1);
 8002614:	2101      	movs	r1, #1
 8002616:	2025      	movs	r0, #37	@ 0x25
 8002618:	f7ff ff8c 	bl	8002534 <__NVIC_SetPriority>
 800261c:	e02f      	b.n	800267e <UART_Init+0xf6>
    }

    else if (huart->Instance == USART2)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a4a      	ldr	r2, [pc, #296]	@ (800274c <UART_Init+0x1c4>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d12a      	bne.n	800267e <UART_Init+0xf6>
    {
        RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8002628:	4b46      	ldr	r3, [pc, #280]	@ (8002744 <UART_Init+0x1bc>)
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	4a45      	ldr	r2, [pc, #276]	@ (8002744 <UART_Init+0x1bc>)
 800262e:	f043 0304 	orr.w	r3, r3, #4
 8002632:	6193      	str	r3, [r2, #24]

        // PA2 - TX
        GPIOA->CRL &= ~(GPIO_CRL_MODE2 | GPIO_CRL_CNF2);
 8002634:	4b44      	ldr	r3, [pc, #272]	@ (8002748 <UART_Init+0x1c0>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a43      	ldr	r2, [pc, #268]	@ (8002748 <UART_Init+0x1c0>)
 800263a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800263e:	6013      	str	r3, [r2, #0]
        GPIOA->CRL |= GPIO_CRL_MODE2_1 | GPIO_CRL_MODE2_0;
 8002640:	4b41      	ldr	r3, [pc, #260]	@ (8002748 <UART_Init+0x1c0>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a40      	ldr	r2, [pc, #256]	@ (8002748 <UART_Init+0x1c0>)
 8002646:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800264a:	6013      	str	r3, [r2, #0]
        GPIOA->CRL |= GPIO_CRL_CNF2_1;
 800264c:	4b3e      	ldr	r3, [pc, #248]	@ (8002748 <UART_Init+0x1c0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a3d      	ldr	r2, [pc, #244]	@ (8002748 <UART_Init+0x1c0>)
 8002652:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002656:	6013      	str	r3, [r2, #0]

        // PA3  RX  input floating
        GPIOA->CRL &= ~(GPIO_CRL_MODE3 | GPIO_CRL_CNF3);
 8002658:	4b3b      	ldr	r3, [pc, #236]	@ (8002748 <UART_Init+0x1c0>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a3a      	ldr	r2, [pc, #232]	@ (8002748 <UART_Init+0x1c0>)
 800265e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002662:	6013      	str	r3, [r2, #0]
        GPIOA->CRL |= GPIO_CRL_CNF3_0; // Input floating (01)
 8002664:	4b38      	ldr	r3, [pc, #224]	@ (8002748 <UART_Init+0x1c0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a37      	ldr	r2, [pc, #220]	@ (8002748 <UART_Init+0x1c0>)
 800266a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800266e:	6013      	str	r3, [r2, #0]

        NVIC_EnableIRQ(USART2_IRQn);
 8002670:	2026      	movs	r0, #38	@ 0x26
 8002672:	f7ff ff43 	bl	80024fc <__NVIC_EnableIRQ>
        NVIC_SetPriority(USART2_IRQn, 1);
 8002676:	2101      	movs	r1, #1
 8002678:	2026      	movs	r0, #38	@ 0x26
 800267a:	f7ff ff5b 	bl	8002534 <__NVIC_SetPriority>
    }
    // Configure baud rate
    uint32_t pclk = 72000000;
 800267e:	4b34      	ldr	r3, [pc, #208]	@ (8002750 <UART_Init+0x1c8>)
 8002680:	60fb      	str	r3, [r7, #12]
    huart->Instance->BRR = (pclk + huart->Init.BaudRate / 2) / huart->Init.BaudRate;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	085a      	lsrs	r2, r3, #1
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	18d1      	adds	r1, r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	fbb1 f2f2 	udiv	r2, r1, r2
 8002698:	609a      	str	r2, [r3, #8]

    // Clear relevant bits, then set
    huart->Instance->CR1 &= ~(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6812      	ldr	r2, [r2, #0]
 80026a4:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80026a8:	f023 030c 	bic.w	r3, r3, #12
 80026ac:	60d3      	str	r3, [r2, #12]
    huart->Instance->CR1 |= huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68d9      	ldr	r1, [r3, #12]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	431a      	orrs	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	431a      	orrs	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	60da      	str	r2, [r3, #12]

    // ========================
    // CR2 - Stop bits
    // ========================
    huart->Instance->CR2 &= ~(USART_CR2_STOP);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	691a      	ldr	r2, [r3, #16]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80026da:	611a      	str	r2, [r3, #16]
    huart->Instance->CR2 |= huart->Init.StopBits;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6919      	ldr	r1, [r3, #16]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	430a      	orrs	r2, r1
 80026ec:	611a      	str	r2, [r3, #16]

    // ========================
    // CR3 - Hardware flow control
    // ========================
    huart->Instance->CR3 &= ~(USART_CR3_CTSE | USART_CR3_RTSE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	695a      	ldr	r2, [r3, #20]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80026fc:	615a      	str	r2, [r3, #20]
    huart->Instance->CR3 |= huart->Init.HwFlowCtl;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6959      	ldr	r1, [r3, #20]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	699a      	ldr	r2, [r3, #24]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	615a      	str	r2, [r3, #20]

    // Enable USART
    huart->Instance->CR1 |= USART_CR1_UE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800271e:	60da      	str	r2, [r3, #12]

    // Set internal state
    huart->gState = UART_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    huart->RxState = UART_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    huart->ErrorCode = UART_ERROR_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	639a      	str	r2, [r3, #56]	@ 0x38

    return DUNGX_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40013800 	.word	0x40013800
 8002744:	40021000 	.word	0x40021000
 8002748:	40010800 	.word	0x40010800
 800274c:	40004400 	.word	0x40004400
 8002750:	044aa200 	.word	0x044aa200

08002754 <UART_Transmit>:

StatusTypeDef UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	603b      	str	r3, [r7, #0]
 8002760:	4613      	mov	r3, r2
 8002762:	80fb      	strh	r3, [r7, #6]
    if (huart == NULL || pData == NULL || Size == 0)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d005      	beq.n	8002776 <UART_Transmit+0x22>
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <UART_Transmit+0x22>
 8002770:	88fb      	ldrh	r3, [r7, #6]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d116      	bne.n	80027a4 <UART_Transmit+0x50>
        return DUNGX_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e029      	b.n	80027ce <UART_Transmit+0x7a>
    while (Size--)
    {
        // Wait until TXE (Transmit Data Register Empty)
        while (!(huart->Instance->SR & USART_SR_TXE))
        {
            if (Timeout-- == 0)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	1e5a      	subs	r2, r3, #1
 800277e:	603a      	str	r2, [r7, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <UART_Transmit+0x34>
                return DUNGX_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e022      	b.n	80027ce <UART_Transmit+0x7a>
        while (!(huart->Instance->SR & USART_SR_TXE))
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0f1      	beq.n	800277a <UART_Transmit+0x26>
        }

        huart->Instance->DR = (*pData++ & 0xFF);
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	1c5a      	adds	r2, r3, #1
 800279a:	60ba      	str	r2, [r7, #8]
 800279c:	781a      	ldrb	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	605a      	str	r2, [r3, #4]
    while (Size--)
 80027a4:	88fb      	ldrh	r3, [r7, #6]
 80027a6:	1e5a      	subs	r2, r3, #1
 80027a8:	80fa      	strh	r2, [r7, #6]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1ec      	bne.n	8002788 <UART_Transmit+0x34>
    }

    // Wait for TC (Transmission Complete)
    while (!(huart->Instance->SR & USART_SR_TC))
 80027ae:	e006      	b.n	80027be <UART_Transmit+0x6a>
    {
        if (Timeout-- == 0)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	1e5a      	subs	r2, r3, #1
 80027b4:	603a      	str	r2, [r7, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <UART_Transmit+0x6a>
            return DUNGX_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e007      	b.n	80027ce <UART_Transmit+0x7a>
    while (!(huart->Instance->SR & USART_SR_TC))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f1      	beq.n	80027b0 <UART_Transmit+0x5c>
    }

    return DUNGX_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <UART_IRQHandler>:

    return DUNGX_OK;
}

void UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
    uint32_t isrflags = huart->Instance->SR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	60fb      	str	r3, [r7, #12]
    uint32_t cr1its = huart->Instance->CR1;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	60bb      	str	r3, [r7, #8]

    /* Check for RXNE (data received) */
    if ((isrflags & USART_SR_RXNE) && (cr1its & USART_CR1_RXNEIE))
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <UART_IRQHandler+0x34>
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	f003 0320 	and.w	r3, r3, #32
 8002800:	2b00      	cmp	r3, #0
 8002802:	d003      	beq.n	800280c <UART_IRQHandler+0x34>
    {
        UART_Receive_IT(huart); // Gi hm x l nhn IT
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f847 	bl	8002898 <UART_Receive_IT>
        return;
 800280a:	e042      	b.n	8002892 <UART_IRQHandler+0xba>
    }

    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002812:	2b00      	cmp	r3, #0
 8002814:	d008      	beq.n	8002828 <UART_IRQHandler+0x50>
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800281c:	2b00      	cmp	r3, #0
 800281e:	d003      	beq.n	8002828 <UART_IRQHandler+0x50>
      {
        UART_Transmit_IT(huart);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f8a3 	bl	800296c <UART_Transmit_IT>
        return;
 8002826:	e034      	b.n	8002892 <UART_IRQHandler+0xba>
      }


    /* Check for errors */
    if ((isrflags & (USART_SR_PE | USART_SR_FE | USART_SR_NE | USART_SR_ORE)) != 0)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f003 030f 	and.w	r3, r3, #15
 800282e:	2b00      	cmp	r3, #0
 8002830:	d02f      	beq.n	8002892 <UART_IRQHandler+0xba>
    {
        if (isrflags & USART_SR_PE)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <UART_IRQHandler+0x70>
            huart->ErrorCode |= UART_ERROR_PE;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002840:	f043 0201 	orr.w	r2, r3, #1
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	639a      	str	r2, [r3, #56]	@ 0x38
        if (isrflags & USART_SR_FE)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d005      	beq.n	800285e <UART_IRQHandler+0x86>
            huart->ErrorCode |= UART_ERROR_FE;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002856:	f043 0204 	orr.w	r2, r3, #4
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	639a      	str	r2, [r3, #56]	@ 0x38
        if (isrflags & USART_SR_NE)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	d005      	beq.n	8002874 <UART_IRQHandler+0x9c>
            huart->ErrorCode |= UART_ERROR_NE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800286c:	f043 0202 	orr.w	r2, r3, #2
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	639a      	str	r2, [r3, #56]	@ 0x38
        if (isrflags & USART_SR_ORE)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	2b00      	cmp	r3, #0
 800287c:	d005      	beq.n	800288a <UART_IRQHandler+0xb2>
            huart->ErrorCode |= UART_ERROR_ORE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002882:	f043 0208 	orr.w	r2, r3, #8
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	639a      	str	r2, [r3, #56]	@ 0x38

        huart->gState = UART_STATE_ERROR;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	22e0      	movs	r2, #224	@ 0xe0
 800288e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
}
 8002892:	3710      	adds	r7, #16
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <UART_Receive_IT>:

static StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
    if (huart->RxState != UART_STATE_BUSY_RX)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b22      	cmp	r3, #34	@ 0x22
 80028aa:	d001      	beq.n	80028b0 <UART_Receive_IT+0x18>
        return DUNGX_BUSY;
 80028ac:	2302      	movs	r3, #2
 80028ae:	e059      	b.n	8002964 <UART_Receive_IT+0xcc>

    uint8_t *pdata8bits;
    uint16_t *pdata16bits;

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028b8:	d115      	bne.n	80028e6 <UART_Receive_IT+0x4e>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d111      	bne.n	80028e6 <UART_Receive_IT+0x4e>
    {
        pdata16bits = (uint16_t *)huart->pRxBuffPtr;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c6:	60fb      	str	r3, [r7, #12]
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028de:	1c9a      	adds	r2, r3, #2
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80028e4:	e024      	b.n	8002930 <UART_Receive_IT+0x98>
    }
    else
    {
        pdata8bits = (uint8_t *)huart->pRxBuffPtr;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ea:	60bb      	str	r3, [r7, #8]

        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) ||
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028f4:	d007      	beq.n	8002906 <UART_Receive_IT+0x6e>
            ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	689b      	ldr	r3, [r3, #8]
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) ||
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10a      	bne.n	8002914 <UART_Receive_IT+0x7c>
            ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d106      	bne.n	8002914 <UART_Receive_IT+0x7c>
        {
            *pdata8bits = (uint8_t)(huart->Instance->DR & 0xFF);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	b2da      	uxtb	r2, r3
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	701a      	strb	r2, [r3, #0]
 8002912:	e008      	b.n	8002926 <UART_Receive_IT+0x8e>
        }
        else
        {
            *pdata8bits = (uint8_t)(huart->Instance->DR & 0x7F);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	b2db      	uxtb	r3, r3
 800291c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002920:	b2da      	uxtb	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	701a      	strb	r2, [r3, #0]
        }
        huart->pRxBuffPtr += 1U;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292a:	1c5a      	adds	r2, r3, #1
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002934:	b29b      	uxth	r3, r3
 8002936:	3b01      	subs	r3, #1
 8002938:	b29b      	uxth	r3, r3
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	4619      	mov	r1, r3
 800293e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10e      	bne.n	8002962 <UART_Receive_IT+0xca>
    {
        // Tt ngt RXNE
        huart->Instance->CR1 &= ~USART_CR1_RXNEIE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f022 0220 	bic.w	r2, r2, #32
 8002952:	60da      	str	r2, [r3, #12]

        // Cp nht trng thi
        huart->RxState = UART_STATE_READY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2220      	movs	r2, #32
 8002958:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        // Gi callback
        UART_RxCpltCallback(huart);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 feeb 	bl	8003738 <UART_RxCpltCallback>
    }

    return DUNGX_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <UART_Transmit_IT>:

static StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
    {
        const uint16_t *tmp;

        /* Check that a Tx process is ongoing */
        if (huart->gState == UART_STATE_BUSY_TX)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b21      	cmp	r3, #33	@ 0x21
 800297e:	d13e      	bne.n	80029fe <UART_Transmit_IT+0x92>
        {
            if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002988:	d114      	bne.n	80029b4 <UART_Transmit_IT+0x48>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d110      	bne.n	80029b4 <UART_Transmit_IT+0x48>
            {
                tmp = (const uint16_t *)huart->pTxBuffPtr;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	60fb      	str	r3, [r7, #12]
                huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	881b      	ldrh	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029a6:	605a      	str	r2, [r3, #4]
                huart->pTxBuffPtr += 2U;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	1c9a      	adds	r2, r3, #2
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	621a      	str	r2, [r3, #32]
 80029b2:	e008      	b.n	80029c6 <UART_Transmit_IT+0x5a>
            }
            else
            {
                huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	1c59      	adds	r1, r3, #1
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6211      	str	r1, [r2, #32]
 80029be:	781a      	ldrb	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
            }

            if (--huart->TxXferCount == 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	3b01      	subs	r3, #1
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	4619      	mov	r1, r3
 80029d4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10f      	bne.n	80029fa <UART_Transmit_IT+0x8e>
            {
                /* Disable the UART Transmit Data Register Empty Interrupt */
                UART_DISABLE_IT(huart, UART_IT_TXE);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029e8:	615a      	str	r2, [r3, #20]

                /* Enable the UART Transmit Complete Interrupt */
                UART_ENABLE_IT(huart, UART_IT_TC);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	695a      	ldr	r2, [r3, #20]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029f8:	615a      	str	r2, [r3, #20]
            }
            return DUNGX_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e000      	b.n	8002a00 <UART_Transmit_IT+0x94>
        }
        else
        {
            return DUNGX_BUSY;
 80029fe:	2302      	movs	r3, #2
        }
    }
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bc80      	pop	{r7}
 8002a08:	4770      	bx	lr
	...

08002a0c <Clear_All_State_Fsm>:
 *
 * Hm ny s xa b m, c trng thi, d liu ang lu tm, v a FSM
 * v trng thi sn sng nhn frame mi t u.
 */
void Clear_All_State_Fsm(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
    fsm_state = FSM_STATE_START;
 8002a10:	4b07      	ldr	r3, [pc, #28]	@ (8002a30 <Clear_All_State_Fsm+0x24>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	701a      	strb	r2, [r3, #0]
    byte_count = 0;
 8002a16:	4b07      	ldr	r3, [pc, #28]	@ (8002a34 <Clear_All_State_Fsm+0x28>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	701a      	strb	r2, [r3, #0]
    expected_payload_length = 0;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <Clear_All_State_Fsm+0x2c>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	701a      	strb	r2, [r3, #0]
    flag_fsm_new_message = 0;
 8002a22:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <Clear_All_State_Fsm+0x30>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	701a      	strb	r2, [r3, #0]
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr
 8002a30:	20000328 	.word	0x20000328
 8002a34:	20000329 	.word	0x20000329
 8002a38:	2000032a 	.word	0x2000032a
 8002a3c:	2000032b 	.word	0x2000032b

08002a40 <Fsm_Get_Message>:
 *
 * Nu frame hp l v , d liu s c sao chp vo dataout v
 * FSM s chuyn v trng thi ch frame mi.
 */
void Fsm_Get_Message(uint8_t datain, uint8_t dataout[])
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	6039      	str	r1, [r7, #0]
 8002a4a:	71fb      	strb	r3, [r7, #7]
    if (flag_fsm_new_message)
 8002a4c:	4b89      	ldr	r3, [pc, #548]	@ (8002c74 <Fsm_Get_Message+0x234>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f040 8102 	bne.w	8002c5a <Fsm_Get_Message+0x21a>
        return;

    switch (fsm_state)
 8002a56:	4b88      	ldr	r3, [pc, #544]	@ (8002c78 <Fsm_Get_Message+0x238>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	f200 8106 	bhi.w	8002c6c <Fsm_Get_Message+0x22c>
 8002a60:	a201      	add	r2, pc, #4	@ (adr r2, 8002a68 <Fsm_Get_Message+0x28>)
 8002a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a66:	bf00      	nop
 8002a68:	08002a79 	.word	0x08002a79
 8002a6c:	08002ab5 	.word	0x08002ab5
 8002a70:	08002b8d 	.word	0x08002b8d
 8002a74:	08002bd3 	.word	0x08002bd3
    {
    case FSM_STATE_START:

        dataout[byte_count] = datain;
 8002a78:	4b80      	ldr	r3, [pc, #512]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	4413      	add	r3, r2
 8002a82:	79fa      	ldrb	r2, [r7, #7]
 8002a84:	701a      	strb	r2, [r3, #0]

        if (byte_count == 0)
 8002a86:	4b7d      	ldr	r3, [pc, #500]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f040 80e7 	bne.w	8002c5e <Fsm_Get_Message+0x21e>
        {

            if (datain == START_BYTE)
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	2baa      	cmp	r3, #170	@ 0xaa
 8002a94:	d10b      	bne.n	8002aae <Fsm_Get_Message+0x6e>
            {

                Clear_All_State_Fsm();
 8002a96:	f7ff ffb9 	bl	8002a0c <Clear_All_State_Fsm>
                fsm_state = FSM_STATE_HEADER;
 8002a9a:	4b77      	ldr	r3, [pc, #476]	@ (8002c78 <Fsm_Get_Message+0x238>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]
                byte_count++;
 8002aa0:	4b76      	ldr	r3, [pc, #472]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	b2da      	uxtb	r2, r3
 8002aa8:	4b74      	ldr	r3, [pc, #464]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002aaa:	701a      	strb	r2, [r3, #0]
            {
                // Nu byte nhn khng phi START_BYTE, reset FSM
                Clear_All_State_Fsm();
            }
        }
        break;
 8002aac:	e0d7      	b.n	8002c5e <Fsm_Get_Message+0x21e>
                Clear_All_State_Fsm();
 8002aae:	f7ff ffad 	bl	8002a0c <Clear_All_State_Fsm>
        break;
 8002ab2:	e0d4      	b.n	8002c5e <Fsm_Get_Message+0x21e>

    case FSM_STATE_HEADER:
        dataout[byte_count] = datain;
 8002ab4:	4b71      	ldr	r3, [pc, #452]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	4413      	add	r3, r2
 8002abe:	79fa      	ldrb	r2, [r7, #7]
 8002ac0:	701a      	strb	r2, [r3, #0]
        byte_count++;
 8002ac2:	4b6e      	ldr	r3, [pc, #440]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	b2da      	uxtb	r2, r3
 8002aca:	4b6c      	ldr	r3, [pc, #432]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002acc:	701a      	strb	r2, [r3, #0]
        // Check Group
        if (byte_count == 2)
 8002ace:	4b6b      	ldr	r3, [pc, #428]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d106      	bne.n	8002ae4 <Fsm_Get_Message+0xa4>
        {

            if (datain != COMMAND)
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	f000 80c2 	beq.w	8002c62 <Fsm_Get_Message+0x222>
            {
                Clear_All_State_Fsm();
 8002ade:	f7ff ff95 	bl	8002a0c <Clear_All_State_Fsm>
            {

                fsm_state = FSM_STATE_PAYLOAD;
            }
        }
        break;
 8002ae2:	e0be      	b.n	8002c62 <Fsm_Get_Message+0x222>
        else if (byte_count == 3)
 8002ae4:	4b65      	ldr	r3, [pc, #404]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b03      	cmp	r3, #3
 8002aea:	d13d      	bne.n	8002b68 <Fsm_Get_Message+0x128>
            if (dataout[2] != CDS && dataout[2] != IR && dataout[2] != MQ2 && dataout[2] != DHT11_HUMI && dataout[2] != DHT11_TEMP &&
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	3302      	adds	r3, #2
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	f000 80b5 	beq.w	8002c62 <Fsm_Get_Message+0x222>
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	3302      	adds	r3, #2
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	f000 80af 	beq.w	8002c62 <Fsm_Get_Message+0x222>
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	3302      	adds	r3, #2
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	f000 80a9 	beq.w	8002c62 <Fsm_Get_Message+0x222>
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	3302      	adds	r3, #2
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	f000 80a3 	beq.w	8002c62 <Fsm_Get_Message+0x222>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	3302      	adds	r3, #2
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	f000 809d 	beq.w	8002c62 <Fsm_Get_Message+0x222>
                dataout[2] != LED && dataout[2] != MOTOR && dataout[2] != SIREN && dataout[2] != AUTO && dataout[2] != UNKNOWN)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	3302      	adds	r3, #2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
            if (dataout[2] != CDS && dataout[2] != IR && dataout[2] != MQ2 && dataout[2] != DHT11_HUMI && dataout[2] != DHT11_TEMP &&
 8002b2e:	2b11      	cmp	r3, #17
 8002b30:	f000 8097 	beq.w	8002c62 <Fsm_Get_Message+0x222>
                dataout[2] != LED && dataout[2] != MOTOR && dataout[2] != SIREN && dataout[2] != AUTO && dataout[2] != UNKNOWN)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	3302      	adds	r3, #2
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	2b12      	cmp	r3, #18
 8002b3c:	f000 8091 	beq.w	8002c62 <Fsm_Get_Message+0x222>
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	3302      	adds	r3, #2
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b13      	cmp	r3, #19
 8002b48:	f000 808b 	beq.w	8002c62 <Fsm_Get_Message+0x222>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	3302      	adds	r3, #2
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b20      	cmp	r3, #32
 8002b54:	f000 8085 	beq.w	8002c62 <Fsm_Get_Message+0x222>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	3302      	adds	r3, #2
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2bff      	cmp	r3, #255	@ 0xff
 8002b60:	d07f      	beq.n	8002c62 <Fsm_Get_Message+0x222>
                Clear_All_State_Fsm();
 8002b62:	f7ff ff53 	bl	8002a0c <Clear_All_State_Fsm>
        break;
 8002b66:	e07c      	b.n	8002c62 <Fsm_Get_Message+0x222>
        else if (byte_count == 4)
 8002b68:	4b44      	ldr	r3, [pc, #272]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d178      	bne.n	8002c62 <Fsm_Get_Message+0x222>
            expected_payload_length = datain;
 8002b70:	4a43      	ldr	r2, [pc, #268]	@ (8002c80 <Fsm_Get_Message+0x240>)
 8002b72:	79fb      	ldrb	r3, [r7, #7]
 8002b74:	7013      	strb	r3, [r2, #0]
            if (expected_payload_length > PAYLOAD_SIZE)
 8002b76:	4b42      	ldr	r3, [pc, #264]	@ (8002c80 <Fsm_Get_Message+0x240>)
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b04      	cmp	r3, #4
 8002b7c:	d902      	bls.n	8002b84 <Fsm_Get_Message+0x144>
                Clear_All_State_Fsm();
 8002b7e:	f7ff ff45 	bl	8002a0c <Clear_All_State_Fsm>
        break;
 8002b82:	e06e      	b.n	8002c62 <Fsm_Get_Message+0x222>
                fsm_state = FSM_STATE_PAYLOAD;
 8002b84:	4b3c      	ldr	r3, [pc, #240]	@ (8002c78 <Fsm_Get_Message+0x238>)
 8002b86:	2202      	movs	r2, #2
 8002b88:	701a      	strb	r2, [r3, #0]
        break;
 8002b8a:	e06a      	b.n	8002c62 <Fsm_Get_Message+0x222>

    case FSM_STATE_PAYLOAD:
        dataout[byte_count] = datain;
 8002b8c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	461a      	mov	r2, r3
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	4413      	add	r3, r2
 8002b96:	79fa      	ldrb	r2, [r7, #7]
 8002b98:	701a      	strb	r2, [r3, #0]
        byte_count++;
 8002b9a:	4b38      	ldr	r3, [pc, #224]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	4b36      	ldr	r3, [pc, #216]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002ba4:	701a      	strb	r2, [r3, #0]
        if (byte_count == 4 + expected_payload_length)
 8002ba6:	4b35      	ldr	r3, [pc, #212]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	461a      	mov	r2, r3
 8002bac:	4b34      	ldr	r3, [pc, #208]	@ (8002c80 <Fsm_Get_Message+0x240>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d103      	bne.n	8002bbe <Fsm_Get_Message+0x17e>
        {

            fsm_state = FSM_STATE_CHECKSUM;
 8002bb6:	4b30      	ldr	r3, [pc, #192]	@ (8002c78 <Fsm_Get_Message+0x238>)
 8002bb8:	2203      	movs	r2, #3
 8002bba:	701a      	strb	r2, [r3, #0]
        else if (byte_count - 4 > expected_payload_length)
        {
            // Nu nhn qu payload, reset FSM
            Clear_All_State_Fsm();
        }
        break;
 8002bbc:	e053      	b.n	8002c66 <Fsm_Get_Message+0x226>
        else if (byte_count - 4 > expected_payload_length)
 8002bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	3b04      	subs	r3, #4
 8002bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8002c80 <Fsm_Get_Message+0x240>)
 8002bc6:	7812      	ldrb	r2, [r2, #0]
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	dd4c      	ble.n	8002c66 <Fsm_Get_Message+0x226>
            Clear_All_State_Fsm();
 8002bcc:	f7ff ff1e 	bl	8002a0c <Clear_All_State_Fsm>
        break;
 8002bd0:	e049      	b.n	8002c66 <Fsm_Get_Message+0x226>

    case FSM_STATE_CHECKSUM:
        dataout[byte_count] = datain;
 8002bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	4413      	add	r3, r2
 8002bdc:	79fa      	ldrb	r2, [r7, #7]
 8002bde:	701a      	strb	r2, [r3, #0]

        byte_count++;
 8002be0:	4b26      	ldr	r3, [pc, #152]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	3301      	adds	r3, #1
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	4b24      	ldr	r3, [pc, #144]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002bea:	701a      	strb	r2, [r3, #0]

        if (byte_count == 1 + HEADER_SIZE + expected_payload_length + CHECKSUM_SIZE)
 8002bec:	4b23      	ldr	r3, [pc, #140]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4b23      	ldr	r3, [pc, #140]	@ (8002c80 <Fsm_Get_Message+0x240>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	3306      	adds	r3, #6
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d136      	bne.n	8002c6a <Fsm_Get_Message+0x22a>
        {

            uint16_t received_checksum = Convert_Bytes_To_Uint16(
                dataout[byte_count - 2], dataout[byte_count - 1]);
 8002bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	3b02      	subs	r3, #2
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	4413      	add	r3, r2
            uint16_t received_checksum = Convert_Bytes_To_Uint16(
 8002c06:	7818      	ldrb	r0, [r3, #0]
                dataout[byte_count - 2], dataout[byte_count - 1]);
 8002c08:	4b1c      	ldr	r3, [pc, #112]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	4413      	add	r3, r2
            uint16_t received_checksum = Convert_Bytes_To_Uint16(
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	4619      	mov	r1, r3
 8002c16:	f000 fe50 	bl	80038ba <Convert_Bytes_To_Uint16>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	81fb      	strh	r3, [r7, #14]

            uint16_t calculated_checksum = Message_Calculate_Checksum(
 8002c1e:	4b17      	ldr	r3, [pc, #92]	@ (8002c7c <Fsm_Get_Message+0x23c>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	3b02      	subs	r3, #2
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	4619      	mov	r1, r3
 8002c28:	6838      	ldr	r0, [r7, #0]
 8002c2a:	f000 fe58 	bl	80038de <Message_Calculate_Checksum>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	81bb      	strh	r3, [r7, #12]
                dataout, byte_count - CHECKSUM_SIZE);

            if (received_checksum == calculated_checksum)
 8002c32:	89fa      	ldrh	r2, [r7, #14]
 8002c34:	89bb      	ldrh	r3, [r7, #12]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d109      	bne.n	8002c4e <Fsm_Get_Message+0x20e>
            {
                GPIOA->ODR |= (1 << 5);
 8002c3a:	4b12      	ldr	r3, [pc, #72]	@ (8002c84 <Fsm_Get_Message+0x244>)
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	4a11      	ldr	r2, [pc, #68]	@ (8002c84 <Fsm_Get_Message+0x244>)
 8002c40:	f043 0320 	orr.w	r3, r3, #32
 8002c44:	60d3      	str	r3, [r2, #12]
                flag_fsm_new_message = 1;
 8002c46:	4b0b      	ldr	r3, [pc, #44]	@ (8002c74 <Fsm_Get_Message+0x234>)
 8002c48:	2201      	movs	r2, #1
 8002c4a:	701a      	strb	r2, [r3, #0]
 8002c4c:	e001      	b.n	8002c52 <Fsm_Get_Message+0x212>
            }
            else
            {
                // Nu checksum khng hp l, reset FSM
                Clear_All_State_Fsm();
 8002c4e:	f7ff fedd 	bl	8002a0c <Clear_All_State_Fsm>
            }

            fsm_state = FSM_STATE_START;
 8002c52:	4b09      	ldr	r3, [pc, #36]	@ (8002c78 <Fsm_Get_Message+0x238>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002c58:	e007      	b.n	8002c6a <Fsm_Get_Message+0x22a>
        return;
 8002c5a:	bf00      	nop
 8002c5c:	e006      	b.n	8002c6c <Fsm_Get_Message+0x22c>
        break;
 8002c5e:	bf00      	nop
 8002c60:	e004      	b.n	8002c6c <Fsm_Get_Message+0x22c>
        break;
 8002c62:	bf00      	nop
 8002c64:	e002      	b.n	8002c6c <Fsm_Get_Message+0x22c>
        break;
 8002c66:	bf00      	nop
 8002c68:	e000      	b.n	8002c6c <Fsm_Get_Message+0x22c>
        break;
 8002c6a:	bf00      	nop
    }
}
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	2000032b 	.word	0x2000032b
 8002c78:	20000328 	.word	0x20000328
 8002c7c:	20000329 	.word	0x20000329
 8002c80:	2000032a 	.word	0x2000032a
 8002c84:	40010800 	.word	0x40010800

08002c88 <Check_Fsm_Flag_New_Message>:
 * @brief Kim tra xem  nhn c mt frame hon chnh v hp l cha.
 *
 * @return 1 nu  nhn ng v  frame; 0 nu cha  hoc khng hp l.
 */
uint8_t Check_Fsm_Flag_New_Message(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
    return flag_fsm_new_message;
 8002c8c:	4b02      	ldr	r3, [pc, #8]	@ (8002c98 <Check_Fsm_Flag_New_Message+0x10>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr
 8002c98:	2000032b 	.word	0x2000032b

08002c9c <USART1_Init>:

/**
 * @brief Khi to USART1 vi tc  baud c ch nh.
 */
void USART1_Init(uint32_t baud_rate)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
    huart1.Instance = USART1;
 8002ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8002cdc <USART1_Init+0x40>)
 8002ca6:	4a0e      	ldr	r2, [pc, #56]	@ (8002ce0 <USART1_Init+0x44>)
 8002ca8:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = baud_rate;
 8002caa:	4a0c      	ldr	r2, [pc, #48]	@ (8002cdc <USART1_Init+0x40>)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6053      	str	r3, [r2, #4]
    // Word length 8-bit => M = 0 (bit 12 clear)
    huart1.Init.WordLength = 0;
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8002cdc <USART1_Init+0x40>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	609a      	str	r2, [r3, #8]

    huart1.Init.StopBits = 0;                            // 1 stop bit (mc nh)
 8002cb6:	4b09      	ldr	r3, [pc, #36]	@ (8002cdc <USART1_Init+0x40>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = USART_CR1_PCE & ~USART_CR1_PCE; // No parity
 8002cbc:	4b07      	ldr	r3, [pc, #28]	@ (8002cdc <USART1_Init+0x40>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;                  // TX + RX
 8002cc2:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <USART1_Init+0x40>)
 8002cc4:	220c      	movs	r2, #12
 8002cc6:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;         // Khng s dng iu khin lung phn cng
 8002cc8:	4b04      	ldr	r3, [pc, #16]	@ (8002cdc <USART1_Init+0x40>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	619a      	str	r2, [r3, #24]

    UART_Init(&huart1); // Gi hm t stm32_uart.c
 8002cce:	4803      	ldr	r0, [pc, #12]	@ (8002cdc <USART1_Init+0x40>)
 8002cd0:	f7ff fc5a 	bl	8002588 <UART_Init>
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	200001e4 	.word	0x200001e4
 8002ce0:	40013800 	.word	0x40013800

08002ce4 <USART1_Send_Data>:

/**
 * @brief Gi mt mng d liu qua USART1.
 */
void USART1_Send_Data(uint8_t *data, uint8_t length)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	70fb      	strb	r3, [r7, #3]
    if (data != NULL && length > 0)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d009      	beq.n	8002d0a <USART1_Send_Data+0x26>
 8002cf6:	78fb      	ldrb	r3, [r7, #3]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d006      	beq.n	8002d0a <USART1_Send_Data+0x26>
    {
        UART_Transmit(&huart1, data, length, 1000000);
 8002cfc:	78fb      	ldrb	r3, [r7, #3]
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	4b04      	ldr	r3, [pc, #16]	@ (8002d14 <USART1_Send_Data+0x30>)
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4804      	ldr	r0, [pc, #16]	@ (8002d18 <USART1_Send_Data+0x34>)
 8002d06:	f7ff fd25 	bl	8002754 <UART_Transmit>
    }
}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	000f4240 	.word	0x000f4240
 8002d18:	200001e4 	.word	0x200001e4

08002d1c <USART1_IRQHandler>:
/**
 * @brief X l ngt nhn d liu t USART1.
 * @note Hm ny s c gi t ng khi c d liu n USART1.
 */
void USART1_IRQHandler(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
    UART_IRQHandler(&huart1);
 8002d20:	4802      	ldr	r0, [pc, #8]	@ (8002d2c <USART1_IRQHandler+0x10>)
 8002d22:	f7ff fd59 	bl	80027d8 <UART_IRQHandler>
}
 8002d26:	bf00      	nop
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	200001e4 	.word	0x200001e4

08002d30 <DUNGX_UART_Receive_IT>:

StatusTypeDef DUNGX_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint8_t Size)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	71fb      	strb	r3, [r7, #7]

    // Kim tra UART  sn sng nhn cha
    if (huart->RxState == UART_STATE_READY)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b20      	cmp	r3, #32
 8002d48:	d126      	bne.n	8002d98 <DUNGX_UART_Receive_IT+0x68>
    {

        if ((pData == NULL) || (Size == 0))
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d002      	beq.n	8002d56 <DUNGX_UART_Receive_IT+0x26>
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <DUNGX_UART_Receive_IT+0x2a>
        {
            return DUNGX_ERROR; // Li d liu
 8002d56:	2301      	movs	r3, #1
 8002d58:	e01f      	b.n	8002d9a <DUNGX_UART_Receive_IT+0x6a>
        }

        // Cp nht trng thi v buffer nhn
        huart->RxState = UART_STATE_BUSY_RX;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2222      	movs	r2, #34	@ 0x22
 8002d5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        huart->ErrorCode = UART_ERROR_NONE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	639a      	str	r2, [r3, #56]	@ 0x38
        huart->RxXferSize = Size;
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	859a      	strh	r2, [r3, #44]	@ 0x2c
        huart->RxXferCount = Size;
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	85da      	strh	r2, [r3, #46]	@ 0x2e
        huart->pRxBuffPtr = pData;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	629a      	str	r2, [r3, #40]	@ 0x28

        (void)huart1.Instance->DR; // Clear RXNE flag
 8002d7e:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <DUNGX_UART_Receive_IT+0x74>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]

        // Bt ngt RXNE (nhn d liu)
        huart->Instance->CR1 |= USART_CR1_RXNEIE;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0220 	orr.w	r2, r2, #32
 8002d92:	60da      	str	r2, [r3, #12]

        return DUNGX_OK; // Thnh cng
 8002d94:	2300      	movs	r3, #0
 8002d96:	e000      	b.n	8002d9a <DUNGX_UART_Receive_IT+0x6a>
    }
    else
    {
        return DUNGX_BUSY; // UART ang bn
 8002d98:	2302      	movs	r3, #2
    }
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bc80      	pop	{r7}
 8002da2:	4770      	bx	lr
 8002da4:	200001e4 	.word	0x200001e4

08002da8 <CDS_Init>:
#define CDS_ADC_SAMPLING ADC_SAMPLETIME_71CYCLES_5

static ADC_HandleTypeDef hadc_cds;

void CDS_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af00      	add	r7, sp, #0
   // 1. Configure PA0 as analog input
   GPIO_InitTypeDef gpio_init = {
 8002dae:	f107 0310 	add.w	r3, r7, #16
 8002db2:	2200      	movs	r2, #0
 8002db4:	601a      	str	r2, [r3, #0]
 8002db6:	605a      	str	r2, [r3, #4]
 8002db8:	609a      	str	r2, [r3, #8]
 8002dba:	60da      	str	r2, [r3, #12]
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	613b      	str	r3, [r7, #16]
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	617b      	str	r3, [r7, #20]
       .Pin = CDS_GPIO_PIN,
       .Mode = GPIO_MODE_ANALOG};
   GPIO_Init(CDS_GPIO_PORT, &gpio_init);
 8002dc4:	f107 0310 	add.w	r3, r7, #16
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4811      	ldr	r0, [pc, #68]	@ (8002e10 <CDS_Init+0x68>)
 8002dcc:	f7ff f80e 	bl	8001dec <GPIO_Init>

   // 2. Configure ADC1
   hadc_cds.Instance = ADC1;
 8002dd0:	4b10      	ldr	r3, [pc, #64]	@ (8002e14 <CDS_Init+0x6c>)
 8002dd2:	4a11      	ldr	r2, [pc, #68]	@ (8002e18 <CDS_Init+0x70>)
 8002dd4:	601a      	str	r2, [r3, #0]
   hadc_cds.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8002e14 <CDS_Init+0x6c>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	605a      	str	r2, [r3, #4]
   hadc_cds.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8002e14 <CDS_Init+0x6c>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	609a      	str	r2, [r3, #8]
   hadc_cds.Init.ContinuousConvMode = DISABLE;
 8002de2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e14 <CDS_Init+0x6c>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	731a      	strb	r2, [r3, #12]
   hadc_cds.Init.NbrOfConversion = 1;
 8002de8:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <CDS_Init+0x6c>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	611a      	str	r2, [r3, #16]
   ADC_Init(&hadc_cds);
 8002dee:	4809      	ldr	r0, [pc, #36]	@ (8002e14 <CDS_Init+0x6c>)
 8002df0:	f7fe fe04 	bl	80019fc <ADC_Init>

   // 3. Configure ADC channel (Channel 0 = PA0)
   ADC_ChannelConfTypeDef ch_config = {
 8002df4:	4a09      	ldr	r2, [pc, #36]	@ (8002e1c <CDS_Init+0x74>)
 8002df6:	1d3b      	adds	r3, r7, #4
 8002df8:	ca07      	ldmia	r2, {r0, r1, r2}
 8002dfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
       .Channel = CDS_ADC_CHANNEL,
       .Rank = ADC_REGULAR_RANK_1,
       .SamplingTime = CDS_ADC_SAMPLING};
   ADC_ConfigChannel(&hadc_cds, &ch_config);
 8002dfe:	1d3b      	adds	r3, r7, #4
 8002e00:	4619      	mov	r1, r3
 8002e02:	4804      	ldr	r0, [pc, #16]	@ (8002e14 <CDS_Init+0x6c>)
 8002e04:	f7fe fe9c 	bl	8001b40 <ADC_ConfigChannel>
}
 8002e08:	bf00      	nop
 8002e0a:	3720      	adds	r7, #32
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40010800 	.word	0x40010800
 8002e14:	2000032c 	.word	0x2000032c
 8002e18:	40012400 	.word	0x40012400
 8002e1c:	080067e0 	.word	0x080067e0

08002e20 <CDS_ReadRaw>:

uint16_t CDS_ReadRaw(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
   ADC_Start(&hadc_cds);
 8002e24:	4809      	ldr	r0, [pc, #36]	@ (8002e4c <CDS_ReadRaw+0x2c>)
 8002e26:	f7fe ff6a 	bl	8001cfe <ADC_Start>
   if (ADC_PollForConversion(&hadc_cds, 1000) != DUNGX_OK)
 8002e2a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002e2e:	4807      	ldr	r0, [pc, #28]	@ (8002e4c <CDS_ReadRaw+0x2c>)
 8002e30:	f7fe ffad 	bl	8001d8e <ADC_PollForConversion>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <CDS_ReadRaw+0x1e>
       return 0; // Timeout or error
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e004      	b.n	8002e48 <CDS_ReadRaw+0x28>
   return (uint16_t)ADC_GetValue(&hadc_cds);
 8002e3e:	4803      	ldr	r0, [pc, #12]	@ (8002e4c <CDS_ReadRaw+0x2c>)
 8002e40:	f7fe ffc3 	bl	8001dca <ADC_GetValue>
 8002e44:	4603      	mov	r3, r0
 8002e46:	b29b      	uxth	r3, r3
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	2000032c 	.word	0x2000032c

08002e50 <CDS_ReadLux>:

float CDS_ReadLux(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
   uint16_t raw = CDS_ReadRaw();
 8002e56:	f7ff ffe3 	bl	8002e20 <CDS_ReadRaw>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	80fb      	strh	r3, [r7, #6]

   // Convert raw ADC value to lux
   float lux = (float)(4095 - raw) * 2000.0f / 4095.0f;
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002e64:	330f      	adds	r3, #15
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fd fed8 	bl	8000c1c <__aeabi_i2f>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	4908      	ldr	r1, [pc, #32]	@ (8002e90 <CDS_ReadLux+0x40>)
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fd ff27 	bl	8000cc4 <__aeabi_fmul>
 8002e76:	4603      	mov	r3, r0
 8002e78:	4906      	ldr	r1, [pc, #24]	@ (8002e94 <CDS_ReadLux+0x44>)
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fd ffd6 	bl	8000e2c <__aeabi_fdiv>
 8002e80:	4603      	mov	r3, r0
 8002e82:	603b      	str	r3, [r7, #0]
   return lux;
 8002e84:	683b      	ldr	r3, [r7, #0]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	44fa0000 	.word	0x44fa0000
 8002e94:	457ff000 	.word	0x457ff000

08002e98 <DHT_SetPinOutput>:

#define DHT11_PORT GPIOA
#define DHT11_PIN (1U << 2) // PA2

static void DHT_SetPinOutput(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio = {
 8002e9e:	463b      	mov	r3, r7
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
 8002ea8:	60da      	str	r2, [r3, #12]
 8002eaa:	2304      	movs	r3, #4
 8002eac:	603b      	str	r3, [r7, #0]
 8002eae:	2311      	movs	r3, #17
 8002eb0:	607b      	str	r3, [r7, #4]
        .Pin = DHT11_PIN,
        .Mode = GPIO_MODE_OUTPUT_OD,
        .Speed = GPIO_SPEED_LOW,
    };
    GPIO_Init(DHT11_PORT, &gpio);
 8002eb2:	463b      	mov	r3, r7
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4803      	ldr	r0, [pc, #12]	@ (8002ec4 <DHT_SetPinOutput+0x2c>)
 8002eb8:	f7fe ff98 	bl	8001dec <GPIO_Init>
}
 8002ebc:	bf00      	nop
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40010800 	.word	0x40010800

08002ec8 <DHT_SetPinInput>:

static void DHT_SetPinInput(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio = {
 8002ece:	463b      	mov	r3, r7
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
 8002eda:	2304      	movs	r3, #4
 8002edc:	603b      	str	r3, [r7, #0]
        .Pin = DHT11_PIN,
        .Mode = GPIO_MODE_INPUT,
        .Pull = GPIO_NOPULL};
    GPIO_Init(DHT11_PORT, &gpio);
 8002ede:	463b      	mov	r3, r7
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4803      	ldr	r0, [pc, #12]	@ (8002ef0 <DHT_SetPinInput+0x28>)
 8002ee4:	f7fe ff82 	bl	8001dec <GPIO_Init>
}
 8002ee8:	bf00      	nop
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40010800 	.word	0x40010800

08002ef4 <DHT_ReadPin>:

static uint8_t DHT_ReadPin(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
    return (DHT11_PORT->IDR & DHT11_PIN) ? 1 : 0;
 8002ef8:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <DHT_ReadPin+0x20>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf14      	ite	ne
 8002f04:	2301      	movne	r3, #1
 8002f06:	2300      	moveq	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	40010800 	.word	0x40010800

08002f18 <DHT11_Init>:

void DHT11_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8002f1c:	4b07      	ldr	r3, [pc, #28]	@ (8002f3c <DHT11_Init+0x24>)
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	4a06      	ldr	r2, [pc, #24]	@ (8002f3c <DHT11_Init+0x24>)
 8002f22:	f043 0304 	orr.w	r3, r3, #4
 8002f26:	6193      	str	r3, [r2, #24]
    DHT_SetPinOutput();
 8002f28:	f7ff ffb6 	bl	8002e98 <DHT_SetPinOutput>
    GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	2104      	movs	r1, #4
 8002f30:	4803      	ldr	r0, [pc, #12]	@ (8002f40 <DHT11_Init+0x28>)
 8002f32:	f7ff f89b 	bl	800206c <GPIO_WritePin>
}
 8002f36:	bf00      	nop
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	40010800 	.word	0x40010800

08002f44 <DHT11_Start>:

static void DHT11_Start(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
    DHT_SetPinOutput();
 8002f48:	f7ff ffa6 	bl	8002e98 <DHT_SetPinOutput>
    GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2104      	movs	r1, #4
 8002f50:	4808      	ldr	r0, [pc, #32]	@ (8002f74 <DHT11_Start+0x30>)
 8002f52:	f7ff f88b 	bl	800206c <GPIO_WritePin>
    Delay_ms(20); // Ko thp  18ms
 8002f56:	2014      	movs	r0, #20
 8002f58:	f000 ff44 	bl	8003de4 <Delay_ms>
    GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	2104      	movs	r1, #4
 8002f60:	4804      	ldr	r0, [pc, #16]	@ (8002f74 <DHT11_Start+0x30>)
 8002f62:	f7ff f883 	bl	800206c <GPIO_WritePin>
    Delay_us(30);
 8002f66:	201e      	movs	r0, #30
 8002f68:	f000 ff52 	bl	8003e10 <Delay_us>
    DHT_SetPinInput();
 8002f6c:	f7ff ffac 	bl	8002ec8 <DHT_SetPinInput>
}
 8002f70:	bf00      	nop
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40010800 	.word	0x40010800

08002f78 <DHT_ReadBit>:

static uint8_t DHT_ReadBit(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
    while (DHT_ReadPin() == 0)
 8002f7c:	bf00      	nop
 8002f7e:	f7ff ffb9 	bl	8002ef4 <DHT_ReadPin>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0fa      	beq.n	8002f7e <DHT_ReadBit+0x6>
        ;                 // Ch u 0
    Delay_us(40);         // Sau 30us kim tra
 8002f88:	2028      	movs	r0, #40	@ 0x28
 8002f8a:	f000 ff41 	bl	8003e10 <Delay_us>
    return DHT_ReadPin(); // HIGH  1, LOW  0
 8002f8e:	f7ff ffb1 	bl	8002ef4 <DHT_ReadPin>
 8002f92:	4603      	mov	r3, r0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <DHT_ReadByte>:

static uint8_t DHT_ReadByte(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
    uint8_t i, byte = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	71bb      	strb	r3, [r7, #6]
    for (i = 0; i < 8; i++)
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	71fb      	strb	r3, [r7, #7]
 8002fa6:	e012      	b.n	8002fce <DHT_ReadByte+0x36>
    {
        byte <<= 1;
 8002fa8:	79bb      	ldrb	r3, [r7, #6]
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	71bb      	strb	r3, [r7, #6]
        byte |= DHT_ReadBit();
 8002fae:	f7ff ffe3 	bl	8002f78 <DHT_ReadBit>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	79bb      	ldrb	r3, [r7, #6]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	71bb      	strb	r3, [r7, #6]
        while (DHT_ReadPin())
 8002fbc:	bf00      	nop
 8002fbe:	f7ff ff99 	bl	8002ef4 <DHT_ReadPin>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1fa      	bne.n	8002fbe <DHT_ReadByte+0x26>
    for (i = 0; i < 8; i++)
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	71fb      	strb	r3, [r7, #7]
 8002fce:	79fb      	ldrb	r3, [r7, #7]
 8002fd0:	2b07      	cmp	r3, #7
 8002fd2:	d9e9      	bls.n	8002fa8 <DHT_ReadByte+0x10>
            ; // Ch kt thc bit
    }
    return byte;
 8002fd4:	79bb      	ldrb	r3, [r7, #6]
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <DHT11_Read>:

bool DHT11_Read(uint8_t *humi_int, uint8_t *humi_dec, uint8_t *temp_int, uint8_t *temp_dec)
{
 8002fde:	b590      	push	{r4, r7, lr}
 8002fe0:	b089      	sub	sp, #36	@ 0x24
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	60f8      	str	r0, [r7, #12]
 8002fe6:	60b9      	str	r1, [r7, #8]
 8002fe8:	607a      	str	r2, [r7, #4]
 8002fea:	603b      	str	r3, [r7, #0]
	if (!humi_int || !humi_dec || !temp_int || !temp_dec)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <DHT11_Read+0x26>
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d005      	beq.n	8003004 <DHT11_Read+0x26>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d002      	beq.n	8003004 <DHT11_Read+0x26>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <DHT11_Read+0x2a>
	        return false;
 8003004:	2300      	movs	r3, #0
 8003006:	e068      	b.n	80030da <DHT11_Read+0xfc>
    uint8_t data[5] = {0};
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	2300      	movs	r3, #0
 800300e:	763b      	strb	r3, [r7, #24]

    DHT11_Start();
 8003010:	f7ff ff98 	bl	8002f44 <DHT11_Start>

    // Ch phn hi t DHT11
    uint32_t timeout = 0;
 8003014:	2300      	movs	r3, #0
 8003016:	61fb      	str	r3, [r7, #28]
    while (DHT_ReadPin())
 8003018:	e009      	b.n	800302e <DHT11_Read+0x50>
        if (++timeout > 10000)
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	3301      	adds	r3, #1
 800301e:	61fb      	str	r3, [r7, #28]
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003026:	4293      	cmp	r3, r2
 8003028:	d901      	bls.n	800302e <DHT11_Read+0x50>
            return false;
 800302a:	2300      	movs	r3, #0
 800302c:	e055      	b.n	80030da <DHT11_Read+0xfc>
    while (DHT_ReadPin())
 800302e:	f7ff ff61 	bl	8002ef4 <DHT_ReadPin>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1f0      	bne.n	800301a <DHT11_Read+0x3c>
    timeout = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	61fb      	str	r3, [r7, #28]
    while (!DHT_ReadPin())
 800303c:	e009      	b.n	8003052 <DHT11_Read+0x74>
        if (++timeout > 10000)
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3301      	adds	r3, #1
 8003042:	61fb      	str	r3, [r7, #28]
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f242 7210 	movw	r2, #10000	@ 0x2710
 800304a:	4293      	cmp	r3, r2
 800304c:	d901      	bls.n	8003052 <DHT11_Read+0x74>
            return false;
 800304e:	2300      	movs	r3, #0
 8003050:	e043      	b.n	80030da <DHT11_Read+0xfc>
    while (!DHT_ReadPin())
 8003052:	f7ff ff4f 	bl	8002ef4 <DHT_ReadPin>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0f0      	beq.n	800303e <DHT11_Read+0x60>
    timeout = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	61fb      	str	r3, [r7, #28]
    while (DHT_ReadPin())
 8003060:	e009      	b.n	8003076 <DHT11_Read+0x98>
        if (++timeout > 10000)
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	3301      	adds	r3, #1
 8003066:	61fb      	str	r3, [r7, #28]
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800306e:	4293      	cmp	r3, r2
 8003070:	d901      	bls.n	8003076 <DHT11_Read+0x98>
            return false;
 8003072:	2300      	movs	r3, #0
 8003074:	e031      	b.n	80030da <DHT11_Read+0xfc>
    while (DHT_ReadPin())
 8003076:	f7ff ff3d 	bl	8002ef4 <DHT_ReadPin>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1f0      	bne.n	8003062 <DHT11_Read+0x84>

    // c 5 byte
    for (uint8_t i = 0; i < 5; i++)
 8003080:	2300      	movs	r3, #0
 8003082:	76fb      	strb	r3, [r7, #27]
 8003084:	e00c      	b.n	80030a0 <DHT11_Read+0xc2>
        data[i] = DHT_ReadByte();
 8003086:	7efc      	ldrb	r4, [r7, #27]
 8003088:	f7ff ff86 	bl	8002f98 <DHT_ReadByte>
 800308c:	4603      	mov	r3, r0
 800308e:	461a      	mov	r2, r3
 8003090:	f104 0320 	add.w	r3, r4, #32
 8003094:	443b      	add	r3, r7
 8003096:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < 5; i++)
 800309a:	7efb      	ldrb	r3, [r7, #27]
 800309c:	3301      	adds	r3, #1
 800309e:	76fb      	strb	r3, [r7, #27]
 80030a0:	7efb      	ldrb	r3, [r7, #27]
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	d9ef      	bls.n	8003086 <DHT11_Read+0xa8>

    // Kim tra checksum
    if ((data[0] + data[1] + data[2] + data[3]) != data[4])
 80030a6:	7d3b      	ldrb	r3, [r7, #20]
 80030a8:	461a      	mov	r2, r3
 80030aa:	7d7b      	ldrb	r3, [r7, #21]
 80030ac:	4413      	add	r3, r2
 80030ae:	7dba      	ldrb	r2, [r7, #22]
 80030b0:	4413      	add	r3, r2
 80030b2:	7dfa      	ldrb	r2, [r7, #23]
 80030b4:	4413      	add	r3, r2
 80030b6:	7e3a      	ldrb	r2, [r7, #24]
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d001      	beq.n	80030c0 <DHT11_Read+0xe2>
        return false;
 80030bc:	2300      	movs	r3, #0
 80030be:	e00c      	b.n	80030da <DHT11_Read+0xfc>

    *humi_int = data[0];
 80030c0:	7d3a      	ldrb	r2, [r7, #20]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	701a      	strb	r2, [r3, #0]
    *humi_dec = data[1];
 80030c6:	7d7a      	ldrb	r2, [r7, #21]
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	701a      	strb	r2, [r3, #0]
    *temp_int = data[2];
 80030cc:	7dba      	ldrb	r2, [r7, #22]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	701a      	strb	r2, [r3, #0]
    *temp_dec = data[3];
 80030d2:	7dfa      	ldrb	r2, [r7, #23]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	701a      	strb	r2, [r3, #0]
    return true;
 80030d8:	2301      	movs	r3, #1
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3724      	adds	r7, #36	@ 0x24
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd90      	pop	{r4, r7, pc}
	...

080030e4 <MQ2_Init>:
#define ADC_MAX 4095.0f // 12-bit ADC

static ADC_HandleTypeDef hadc_mq2;

void MQ2_Init(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
    // Cu hnh chn analog PA1
    GPIO_InitTypeDef GPIO_InitStruct = {
 80030ea:	f107 0310 	add.w	r3, r7, #16
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	605a      	str	r2, [r3, #4]
 80030f4:	609a      	str	r2, [r3, #8]
 80030f6:	60da      	str	r2, [r3, #12]
 80030f8:	2302      	movs	r3, #2
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	2303      	movs	r3, #3
 80030fe:	617b      	str	r3, [r7, #20]
        .Pin = MQ2_PIN,
        .Mode = GPIO_MODE_ANALOG};
    GPIO_Init(MQ2_PORT, &GPIO_InitStruct);
 8003100:	f107 0310 	add.w	r3, r7, #16
 8003104:	4619      	mov	r1, r3
 8003106:	4811      	ldr	r0, [pc, #68]	@ (800314c <MQ2_Init+0x68>)
 8003108:	f7fe fe70 	bl	8001dec <GPIO_Init>

    // Cu hnh ADC
    hadc_mq2.Instance = ADC2;
 800310c:	4b10      	ldr	r3, [pc, #64]	@ (8003150 <MQ2_Init+0x6c>)
 800310e:	4a11      	ldr	r2, [pc, #68]	@ (8003154 <MQ2_Init+0x70>)
 8003110:	601a      	str	r2, [r3, #0]
    hadc_mq2.Init.ContinuousConvMode = DISABLE;
 8003112:	4b0f      	ldr	r3, [pc, #60]	@ (8003150 <MQ2_Init+0x6c>)
 8003114:	2200      	movs	r2, #0
 8003116:	731a      	strb	r2, [r3, #12]
    hadc_mq2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003118:	4b0d      	ldr	r3, [pc, #52]	@ (8003150 <MQ2_Init+0x6c>)
 800311a:	2200      	movs	r2, #0
 800311c:	605a      	str	r2, [r3, #4]
    hadc_mq2.Init.NbrOfConversion = 1;
 800311e:	4b0c      	ldr	r3, [pc, #48]	@ (8003150 <MQ2_Init+0x6c>)
 8003120:	2201      	movs	r2, #1
 8003122:	611a      	str	r2, [r3, #16]
    hadc_mq2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003124:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <MQ2_Init+0x6c>)
 8003126:	2200      	movs	r2, #0
 8003128:	609a      	str	r2, [r3, #8]
    ADC_Init(&hadc_mq2);
 800312a:	4809      	ldr	r0, [pc, #36]	@ (8003150 <MQ2_Init+0x6c>)
 800312c:	f7fe fc66 	bl	80019fc <ADC_Init>

    ADC_ChannelConfTypeDef sConfig = {
 8003130:	4a09      	ldr	r2, [pc, #36]	@ (8003158 <MQ2_Init+0x74>)
 8003132:	1d3b      	adds	r3, r7, #4
 8003134:	ca07      	ldmia	r2, {r0, r1, r2}
 8003136:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        .Channel = 1, // ADC1_IN1 (PA1)
        .Rank = ADC_REGULAR_RANK_1,
        .SamplingTime = MQ2_ADC_SAMPLING};
    ADC_ConfigChannel(&hadc_mq2, &sConfig);
 800313a:	1d3b      	adds	r3, r7, #4
 800313c:	4619      	mov	r1, r3
 800313e:	4804      	ldr	r0, [pc, #16]	@ (8003150 <MQ2_Init+0x6c>)
 8003140:	f7fe fcfe 	bl	8001b40 <ADC_ConfigChannel>
}
 8003144:	bf00      	nop
 8003146:	3720      	adds	r7, #32
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40010800 	.word	0x40010800
 8003150:	20000348 	.word	0x20000348
 8003154:	40012800 	.word	0x40012800
 8003158:	080067ec 	.word	0x080067ec

0800315c <MQ2_ReadLevel>:
/**
 * @brief c mc kh t MQ2 (gi tr t 0 n 2000)
 * @return uint16_t mc kh (ppm gi nh hoc cht lng)
 */
float MQ2_ReadLevel(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
    ADC_Start(&hadc_mq2);
 8003162:	4812      	ldr	r0, [pc, #72]	@ (80031ac <MQ2_ReadLevel+0x50>)
 8003164:	f7fe fdcb 	bl	8001cfe <ADC_Start>
    if (ADC_PollForConversion(&hadc_mq2, 1000) != DUNGX_OK)
 8003168:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800316c:	480f      	ldr	r0, [pc, #60]	@ (80031ac <MQ2_ReadLevel+0x50>)
 800316e:	f7fe fe0e 	bl	8001d8e <ADC_PollForConversion>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d002      	beq.n	800317e <MQ2_ReadLevel+0x22>
        return 0;
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	e012      	b.n	80031a4 <MQ2_ReadLevel+0x48>
    float raw_adc = (float)ADC_GetValue(&hadc_mq2);
 800317e:	480b      	ldr	r0, [pc, #44]	@ (80031ac <MQ2_ReadLevel+0x50>)
 8003180:	f7fe fe23 	bl	8001dca <ADC_GetValue>
 8003184:	4603      	mov	r3, r0
 8003186:	4618      	mov	r0, r3
 8003188:	f7fd fd44 	bl	8000c14 <__aeabi_ui2f>
 800318c:	4603      	mov	r3, r0
 800318e:	607b      	str	r3, [r7, #4]

    return raw_adc * 2000.0f / ADC_MAX;
 8003190:	4907      	ldr	r1, [pc, #28]	@ (80031b0 <MQ2_ReadLevel+0x54>)
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7fd fd96 	bl	8000cc4 <__aeabi_fmul>
 8003198:	4603      	mov	r3, r0
 800319a:	4906      	ldr	r1, [pc, #24]	@ (80031b4 <MQ2_ReadLevel+0x58>)
 800319c:	4618      	mov	r0, r3
 800319e:	f7fd fe45 	bl	8000e2c <__aeabi_fdiv>
 80031a2:	4603      	mov	r3, r0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20000348 	.word	0x20000348
 80031b0:	44fa0000 	.word	0x44fa0000
 80031b4:	457ff000 	.word	0x457ff000

080031b8 <LED_RGB_Init>:
    [LED_WHITE_100] = {255, 255, 255},
    [LED_GREEN] = {0, 255, 0},
    [LED_RED] = {255, 0, 0}};

void LED_RGB_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b088      	sub	sp, #32
 80031bc:	af00      	add	r7, sp, #0
    // 1. Cu hnh cc chn PWM: PA6, PA7, PB0 (AF_PP)
    GPIO_InitTypeDef gpio;

    gpio.Mode = GPIO_MODE_AF_PP;
 80031be:	2302      	movs	r3, #2
 80031c0:	617b      	str	r3, [r7, #20]
    gpio.Speed = GPIO_SPEED_HIGH;
 80031c2:	2302      	movs	r3, #2
 80031c4:	61fb      	str	r3, [r7, #28]

    gpio.Pin = LED_R_PIN;
 80031c6:	2340      	movs	r3, #64	@ 0x40
 80031c8:	613b      	str	r3, [r7, #16]
    GPIO_Init(LED_R_PORT, &gpio);
 80031ca:	f107 0310 	add.w	r3, r7, #16
 80031ce:	4619      	mov	r1, r3
 80031d0:	4827      	ldr	r0, [pc, #156]	@ (8003270 <LED_RGB_Init+0xb8>)
 80031d2:	f7fe fe0b 	bl	8001dec <GPIO_Init>

    gpio.Pin = LED_G_PIN;
 80031d6:	2380      	movs	r3, #128	@ 0x80
 80031d8:	613b      	str	r3, [r7, #16]
    GPIO_Init(LED_G_PORT, &gpio);
 80031da:	f107 0310 	add.w	r3, r7, #16
 80031de:	4619      	mov	r1, r3
 80031e0:	4823      	ldr	r0, [pc, #140]	@ (8003270 <LED_RGB_Init+0xb8>)
 80031e2:	f7fe fe03 	bl	8001dec <GPIO_Init>

    gpio.Pin = LED_B_PIN;
 80031e6:	2301      	movs	r3, #1
 80031e8:	613b      	str	r3, [r7, #16]
    GPIO_Init(LED_B_PORT, &gpio);
 80031ea:	f107 0310 	add.w	r3, r7, #16
 80031ee:	4619      	mov	r1, r3
 80031f0:	4820      	ldr	r0, [pc, #128]	@ (8003274 <LED_RGB_Init+0xbc>)
 80031f2:	f7fe fdfb 	bl	8001dec <GPIO_Init>

    // 2. Cu hnh timer TIM3
    htim3.Instance = TIM3;
 80031f6:	4b20      	ldr	r3, [pc, #128]	@ (8003278 <LED_RGB_Init+0xc0>)
 80031f8:	4a20      	ldr	r2, [pc, #128]	@ (800327c <LED_RGB_Init+0xc4>)
 80031fa:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 71; // 72 MHz / (71+1) = 1 MHz
 80031fc:	4b1e      	ldr	r3, [pc, #120]	@ (8003278 <LED_RGB_Init+0xc0>)
 80031fe:	2247      	movs	r2, #71	@ 0x47
 8003200:	605a      	str	r2, [r3, #4]
    htim3.Init.Period = 999;   // PWM tn s = 1 kHz
 8003202:	4b1d      	ldr	r3, [pc, #116]	@ (8003278 <LED_RGB_Init+0xc0>)
 8003204:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003208:	60da      	str	r2, [r3, #12]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800320a:	4b1b      	ldr	r3, [pc, #108]	@ (8003278 <LED_RGB_Init+0xc0>)
 800320c:	2200      	movs	r2, #0
 800320e:	609a      	str	r2, [r3, #8]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003210:	4b19      	ldr	r3, [pc, #100]	@ (8003278 <LED_RGB_Init+0xc0>)
 8003212:	2200      	movs	r2, #0
 8003214:	611a      	str	r2, [r3, #16]
    TIM_PWM_Init(&htim3);
 8003216:	4818      	ldr	r0, [pc, #96]	@ (8003278 <LED_RGB_Init+0xc0>)
 8003218:	f7fe ffae 	bl	8002178 <TIM_PWM_Init>

    // 3. Cu hnh tng knh PWM (CH1CH3)
    TIM_OC_InitTypeDef sConfigOC = {
 800321c:	2360      	movs	r3, #96	@ 0x60
 800321e:	603b      	str	r3, [r7, #0]
 8003220:	2300      	movs	r3, #0
 8003222:	607b      	str	r3, [r7, #4]
 8003224:	2300      	movs	r3, #0
 8003226:	60bb      	str	r3, [r7, #8]
 8003228:	2300      	movs	r3, #0
 800322a:	60fb      	str	r3, [r7, #12]
        .OCMode = TIM_OCMODE_PWM1,
        .Pulse = 0,
        .OCPolarity = TIM_OCPOLARITY_HIGH,
        .OCFastMode = TIM_OCFAST_DISABLE};

    TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1); // RED
 800322c:	463b      	mov	r3, r7
 800322e:	2200      	movs	r2, #0
 8003230:	4619      	mov	r1, r3
 8003232:	4811      	ldr	r0, [pc, #68]	@ (8003278 <LED_RGB_Init+0xc0>)
 8003234:	f7fe ffac 	bl	8002190 <TIM_PWM_ConfigChannel>
    TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2); // GREEN
 8003238:	463b      	mov	r3, r7
 800323a:	2204      	movs	r2, #4
 800323c:	4619      	mov	r1, r3
 800323e:	480e      	ldr	r0, [pc, #56]	@ (8003278 <LED_RGB_Init+0xc0>)
 8003240:	f7fe ffa6 	bl	8002190 <TIM_PWM_ConfigChannel>
    TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3); // BLUE
 8003244:	463b      	mov	r3, r7
 8003246:	2208      	movs	r2, #8
 8003248:	4619      	mov	r1, r3
 800324a:	480b      	ldr	r0, [pc, #44]	@ (8003278 <LED_RGB_Init+0xc0>)
 800324c:	f7fe ffa0 	bl	8002190 <TIM_PWM_ConfigChannel>

    TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003250:	2100      	movs	r1, #0
 8003252:	4809      	ldr	r0, [pc, #36]	@ (8003278 <LED_RGB_Init+0xc0>)
 8003254:	f7ff f89a 	bl	800238c <TIM_PWM_Start>
    TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003258:	2104      	movs	r1, #4
 800325a:	4807      	ldr	r0, [pc, #28]	@ (8003278 <LED_RGB_Init+0xc0>)
 800325c:	f7ff f896 	bl	800238c <TIM_PWM_Start>
    TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003260:	2108      	movs	r1, #8
 8003262:	4805      	ldr	r0, [pc, #20]	@ (8003278 <LED_RGB_Init+0xc0>)
 8003264:	f7ff f892 	bl	800238c <TIM_PWM_Start>
}
 8003268:	bf00      	nop
 800326a:	3720      	adds	r7, #32
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40010800 	.word	0x40010800
 8003274:	40010c00 	.word	0x40010c00
 8003278:	20000364 	.word	0x20000364
 800327c:	40000400 	.word	0x40000400

08003280 <LED_RGB_Set>:

void LED_RGB_Set(uint8_t r_percent, uint8_t g_percent, uint8_t b_percent)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	71fb      	strb	r3, [r7, #7]
 800328a:	460b      	mov	r3, r1
 800328c:	71bb      	strb	r3, [r7, #6]
 800328e:	4613      	mov	r3, r2
 8003290:	717b      	strb	r3, [r7, #5]
    uint32_t period = htim3.Init.Period + 1;
 8003292:	4b17      	ldr	r3, [pc, #92]	@ (80032f0 <LED_RGB_Set+0x70>)
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	3301      	adds	r3, #1
 8003298:	60fb      	str	r3, [r7, #12]

    TIM_SetCompare(&htim3, TIM_CHANNEL_1, (r_percent * period) / 255);
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	fb02 f303 	mul.w	r3, r2, r3
 80032a2:	4a14      	ldr	r2, [pc, #80]	@ (80032f4 <LED_RGB_Set+0x74>)
 80032a4:	fba2 2303 	umull	r2, r3, r2, r3
 80032a8:	09db      	lsrs	r3, r3, #7
 80032aa:	461a      	mov	r2, r3
 80032ac:	2100      	movs	r1, #0
 80032ae:	4810      	ldr	r0, [pc, #64]	@ (80032f0 <LED_RGB_Set+0x70>)
 80032b0:	f7ff f8de 	bl	8002470 <TIM_SetCompare>
    TIM_SetCompare(&htim3, TIM_CHANNEL_2, (g_percent * period) / 255);
 80032b4:	79bb      	ldrb	r3, [r7, #6]
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	4a0d      	ldr	r2, [pc, #52]	@ (80032f4 <LED_RGB_Set+0x74>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	09db      	lsrs	r3, r3, #7
 80032c4:	461a      	mov	r2, r3
 80032c6:	2104      	movs	r1, #4
 80032c8:	4809      	ldr	r0, [pc, #36]	@ (80032f0 <LED_RGB_Set+0x70>)
 80032ca:	f7ff f8d1 	bl	8002470 <TIM_SetCompare>
    TIM_SetCompare(&htim3, TIM_CHANNEL_3, (b_percent * period) / 255);
 80032ce:	797b      	ldrb	r3, [r7, #5]
 80032d0:	68fa      	ldr	r2, [r7, #12]
 80032d2:	fb02 f303 	mul.w	r3, r2, r3
 80032d6:	4a07      	ldr	r2, [pc, #28]	@ (80032f4 <LED_RGB_Set+0x74>)
 80032d8:	fba2 2303 	umull	r2, r3, r2, r3
 80032dc:	09db      	lsrs	r3, r3, #7
 80032de:	461a      	mov	r2, r3
 80032e0:	2108      	movs	r1, #8
 80032e2:	4803      	ldr	r0, [pc, #12]	@ (80032f0 <LED_RGB_Set+0x70>)
 80032e4:	f7ff f8c4 	bl	8002470 <TIM_SetCompare>
}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	20000364 	.word	0x20000364
 80032f4:	80808081 	.word	0x80808081

080032f8 <LED_RGB_Off>:

void LED_RGB_Off(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
    TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80032fc:	2200      	movs	r2, #0
 80032fe:	2100      	movs	r1, #0
 8003300:	4807      	ldr	r0, [pc, #28]	@ (8003320 <LED_RGB_Off+0x28>)
 8003302:	f7ff f8b5 	bl	8002470 <TIM_SetCompare>
    TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 8003306:	2200      	movs	r2, #0
 8003308:	2104      	movs	r1, #4
 800330a:	4805      	ldr	r0, [pc, #20]	@ (8003320 <LED_RGB_Off+0x28>)
 800330c:	f7ff f8b0 	bl	8002470 <TIM_SetCompare>
    TIM_SetCompare(&htim3, TIM_CHANNEL_3, 0);
 8003310:	2200      	movs	r2, #0
 8003312:	2108      	movs	r1, #8
 8003314:	4802      	ldr	r0, [pc, #8]	@ (8003320 <LED_RGB_Off+0x28>)
 8003316:	f7ff f8ab 	bl	8002470 <TIM_SetCompare>
}
 800331a:	bf00      	nop
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000364 	.word	0x20000364

08003324 <LED_RGB_Get>:

void LED_RGB_Get(uint8_t *r_percent, uint8_t *g_percent, uint8_t *b_percent)
{
 8003324:	b480      	push	{r7}
 8003326:	b087      	sub	sp, #28
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
    uint32_t period = htim3.Init.Period + 1;
 8003330:	4b16      	ldr	r3, [pc, #88]	@ (800338c <LED_RGB_Get+0x68>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	3301      	adds	r3, #1
 8003336:	617b      	str	r3, [r7, #20]

    *r_percent = (htim3.Instance->CCR1 * 255) / period;
 8003338:	4b14      	ldr	r3, [pc, #80]	@ (800338c <LED_RGB_Get+0x68>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800333e:	4613      	mov	r3, r2
 8003340:	021b      	lsls	r3, r3, #8
 8003342:	1a9a      	subs	r2, r3, r2
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	fbb2 f3f3 	udiv	r3, r2, r3
 800334a:	b2da      	uxtb	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	701a      	strb	r2, [r3, #0]
    *g_percent = (htim3.Instance->CCR2 * 255) / period;
 8003350:	4b0e      	ldr	r3, [pc, #56]	@ (800338c <LED_RGB_Get+0x68>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003356:	4613      	mov	r3, r2
 8003358:	021b      	lsls	r3, r3, #8
 800335a:	1a9a      	subs	r2, r3, r2
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003362:	b2da      	uxtb	r2, r3
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	701a      	strb	r2, [r3, #0]
    *b_percent = (htim3.Instance->CCR3 * 255) / period;
 8003368:	4b08      	ldr	r3, [pc, #32]	@ (800338c <LED_RGB_Get+0x68>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800336e:	4613      	mov	r3, r2
 8003370:	021b      	lsls	r3, r3, #8
 8003372:	1a9a      	subs	r2, r3, r2
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	fbb2 f3f3 	udiv	r3, r2, r3
 800337a:	b2da      	uxtb	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	701a      	strb	r2, [r3, #0]
}
 8003380:	bf00      	nop
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	20000364 	.word	0x20000364

08003390 <LED_RGB_SetState>:

void LED_RGB_SetState(LED_State_t state)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	4603      	mov	r3, r0
 8003398:	71fb      	strb	r3, [r7, #7]
    if (state < LED_OFF || state > LED_RED)
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	2b04      	cmp	r3, #4
 800339e:	d812      	bhi.n	80033c6 <LED_RGB_SetState+0x36>
    {
        return; // Invalid state
    }

    RGB_Color_t color = led_color_table[state];
 80033a0:	79fa      	ldrb	r2, [r7, #7]
 80033a2:	490b      	ldr	r1, [pc, #44]	@ (80033d0 <LED_RGB_SetState+0x40>)
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	18ca      	adds	r2, r1, r3
 80033ac:	f107 030c 	add.w	r3, r7, #12
 80033b0:	8811      	ldrh	r1, [r2, #0]
 80033b2:	7892      	ldrb	r2, [r2, #2]
 80033b4:	8019      	strh	r1, [r3, #0]
 80033b6:	709a      	strb	r2, [r3, #2]
    LED_RGB_Set(color.R, color.G, color.B);
 80033b8:	7b3b      	ldrb	r3, [r7, #12]
 80033ba:	7b79      	ldrb	r1, [r7, #13]
 80033bc:	7bba      	ldrb	r2, [r7, #14]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff5e 	bl	8003280 <LED_RGB_Set>
 80033c4:	e000      	b.n	80033c8 <LED_RGB_SetState+0x38>
        return; // Invalid state
 80033c6:	bf00      	nop
}
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	080067f8 	.word	0x080067f8

080033d4 <LED_RGB_GetState>:

LED_State_t LED_RGB_GetState(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
    uint8_t r, g, b;
    LED_RGB_Get(&r, &g, &b);
 80033da:	1d3a      	adds	r2, r7, #4
 80033dc:	1d79      	adds	r1, r7, #5
 80033de:	1dbb      	adds	r3, r7, #6
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff ff9f 	bl	8003324 <LED_RGB_Get>

    for (LED_State_t state = LED_OFF; state <= LED_RED; state++)
 80033e6:	2300      	movs	r3, #0
 80033e8:	71fb      	strb	r3, [r7, #7]
 80033ea:	e01b      	b.n	8003424 <LED_RGB_GetState+0x50>
    {
        RGB_Color_t color = led_color_table[state];
 80033ec:	79fa      	ldrb	r2, [r7, #7]
 80033ee:	4911      	ldr	r1, [pc, #68]	@ (8003434 <LED_RGB_GetState+0x60>)
 80033f0:	4613      	mov	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4413      	add	r3, r2
 80033f6:	18ca      	adds	r2, r1, r3
 80033f8:	463b      	mov	r3, r7
 80033fa:	8811      	ldrh	r1, [r2, #0]
 80033fc:	7892      	ldrb	r2, [r2, #2]
 80033fe:	8019      	strh	r1, [r3, #0]
 8003400:	709a      	strb	r2, [r3, #2]
        if (r == color.R && g == color.G && b == color.B)
 8003402:	783a      	ldrb	r2, [r7, #0]
 8003404:	79bb      	ldrb	r3, [r7, #6]
 8003406:	429a      	cmp	r2, r3
 8003408:	d109      	bne.n	800341e <LED_RGB_GetState+0x4a>
 800340a:	787a      	ldrb	r2, [r7, #1]
 800340c:	797b      	ldrb	r3, [r7, #5]
 800340e:	429a      	cmp	r2, r3
 8003410:	d105      	bne.n	800341e <LED_RGB_GetState+0x4a>
 8003412:	78ba      	ldrb	r2, [r7, #2]
 8003414:	793b      	ldrb	r3, [r7, #4]
 8003416:	429a      	cmp	r2, r3
 8003418:	d101      	bne.n	800341e <LED_RGB_GetState+0x4a>
        {
            return state;
 800341a:	79fb      	ldrb	r3, [r7, #7]
 800341c:	e006      	b.n	800342c <LED_RGB_GetState+0x58>
    for (LED_State_t state = LED_OFF; state <= LED_RED; state++)
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	3301      	adds	r3, #1
 8003422:	71fb      	strb	r3, [r7, #7]
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	2b04      	cmp	r3, #4
 8003428:	d9e0      	bls.n	80033ec <LED_RGB_GetState+0x18>
        }
    }

    return LED_UNKNOWN;
 800342a:	2305      	movs	r3, #5
 800342c:	4618      	mov	r0, r3
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	080067f8 	.word	0x080067f8

08003438 <Motor_Init>:
#define MOTOR_IN1_PIN (1U << 15) // PB15 - IN1 pin
#define MOTOR_IN2_PORT GPIOB
#define MOTOR_IN2_PIN (1U << 14) // PB14 - IN2 pin

void Motor_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b090      	sub	sp, #64	@ 0x40
 800343c:	af00      	add	r7, sp, #0
    // 1. Clock enable
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_TIM1EN;
 800343e:	4b34      	ldr	r3, [pc, #208]	@ (8003510 <Motor_Init+0xd8>)
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	4a33      	ldr	r2, [pc, #204]	@ (8003510 <Motor_Init+0xd8>)
 8003444:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003448:	f043 030c 	orr.w	r3, r3, #12
 800344c:	6193      	str	r3, [r2, #24]

    // 2. Init PA8: TIM1_CH1 (AF_PP)
    GPIO_InitTypeDef gpio_pwm = {
 800344e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003452:	2200      	movs	r2, #0
 8003454:	601a      	str	r2, [r3, #0]
 8003456:	605a      	str	r2, [r3, #4]
 8003458:	609a      	str	r2, [r3, #8]
 800345a:	60da      	str	r2, [r3, #12]
 800345c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003460:	633b      	str	r3, [r7, #48]	@ 0x30
 8003462:	2302      	movs	r3, #2
 8003464:	637b      	str	r3, [r7, #52]	@ 0x34
 8003466:	2302      	movs	r3, #2
 8003468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        .Pin = (MOTOR_PWM_PIN),
        .Mode = GPIO_MODE_AF_PP,
        .Speed = GPIO_SPEED_HIGH};
    GPIO_Init(MOTOR_PWM_PORT, &gpio_pwm);
 800346a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800346e:	4619      	mov	r1, r3
 8003470:	4828      	ldr	r0, [pc, #160]	@ (8003514 <Motor_Init+0xdc>)
 8003472:	f7fe fcbb 	bl	8001dec <GPIO_Init>

    // 3. Init PB15: IN1 pin (output push-pull)
    GPIO_InitTypeDef gpio_in1 = {
 8003476:	f107 0320 	add.w	r3, r7, #32
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	605a      	str	r2, [r3, #4]
 8003480:	609a      	str	r2, [r3, #8]
 8003482:	60da      	str	r2, [r3, #12]
 8003484:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003488:	623b      	str	r3, [r7, #32]
 800348a:	2301      	movs	r3, #1
 800348c:	627b      	str	r3, [r7, #36]	@ 0x24
        .Pin = (MOTOR_IN1_PIN),
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Speed = GPIO_SPEED_LOW};
    GPIO_Init(MOTOR_IN1_PORT, &gpio_in1);
 800348e:	f107 0320 	add.w	r3, r7, #32
 8003492:	4619      	mov	r1, r3
 8003494:	4820      	ldr	r0, [pc, #128]	@ (8003518 <Motor_Init+0xe0>)
 8003496:	f7fe fca9 	bl	8001dec <GPIO_Init>

    // 4. Init PB14: IN2 pin (output push-pull)
    GPIO_InitTypeDef gpio_in2 = {
 800349a:	f107 0310 	add.w	r3, r7, #16
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	605a      	str	r2, [r3, #4]
 80034a4:	609a      	str	r2, [r3, #8]
 80034a6:	60da      	str	r2, [r3, #12]
 80034a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80034ac:	613b      	str	r3, [r7, #16]
 80034ae:	2301      	movs	r3, #1
 80034b0:	617b      	str	r3, [r7, #20]
        .Pin = (MOTOR_IN2_PIN),
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Speed = GPIO_SPEED_LOW};
    GPIO_Init(MOTOR_IN2_PORT, &gpio_in2);
 80034b2:	f107 0310 	add.w	r3, r7, #16
 80034b6:	4619      	mov	r1, r3
 80034b8:	4817      	ldr	r0, [pc, #92]	@ (8003518 <Motor_Init+0xe0>)
 80034ba:	f7fe fc97 	bl	8001dec <GPIO_Init>

    // 4. Timer config
    htim1.Instance = TIM1;
 80034be:	4b17      	ldr	r3, [pc, #92]	@ (800351c <Motor_Init+0xe4>)
 80034c0:	4a17      	ldr	r2, [pc, #92]	@ (8003520 <Motor_Init+0xe8>)
 80034c2:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 71; // 72MHz / (71+1) = 1MHz
 80034c4:	4b15      	ldr	r3, [pc, #84]	@ (800351c <Motor_Init+0xe4>)
 80034c6:	2247      	movs	r2, #71	@ 0x47
 80034c8:	605a      	str	r2, [r3, #4]
    htim1.Init.Period = 200;   // 1MHz / (49+1) = 20kHz PWM
 80034ca:	4b14      	ldr	r3, [pc, #80]	@ (800351c <Motor_Init+0xe4>)
 80034cc:	22c8      	movs	r2, #200	@ 0xc8
 80034ce:	60da      	str	r2, [r3, #12]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034d0:	4b12      	ldr	r3, [pc, #72]	@ (800351c <Motor_Init+0xe4>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	609a      	str	r2, [r3, #8]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034d6:	4b11      	ldr	r3, [pc, #68]	@ (800351c <Motor_Init+0xe4>)
 80034d8:	2200      	movs	r2, #0
 80034da:	611a      	str	r2, [r3, #16]

    TIM_PWM_Init(&htim1);
 80034dc:	480f      	ldr	r0, [pc, #60]	@ (800351c <Motor_Init+0xe4>)
 80034de:	f7fe fe4b 	bl	8002178 <TIM_PWM_Init>

    // 5. PWM channel config
    TIM_OC_InitTypeDef oc = {
 80034e2:	2360      	movs	r3, #96	@ 0x60
 80034e4:	603b      	str	r3, [r7, #0]
 80034e6:	2300      	movs	r3, #0
 80034e8:	607b      	str	r3, [r7, #4]
 80034ea:	2300      	movs	r3, #0
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
        .OCMode = TIM_OCMODE_PWM1,
        .Pulse = 0,
        .OCPolarity = TIM_OCPOLARITY_HIGH,
        .OCFastMode = TIM_OCFAST_DISABLE};

    TIM_PWM_ConfigChannel(&htim1, &oc, TIM_CHANNEL_1);
 80034f2:	463b      	mov	r3, r7
 80034f4:	2200      	movs	r2, #0
 80034f6:	4619      	mov	r1, r3
 80034f8:	4808      	ldr	r0, [pc, #32]	@ (800351c <Motor_Init+0xe4>)
 80034fa:	f7fe fe49 	bl	8002190 <TIM_PWM_ConfigChannel>
    TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80034fe:	2100      	movs	r1, #0
 8003500:	4806      	ldr	r0, [pc, #24]	@ (800351c <Motor_Init+0xe4>)
 8003502:	f7fe ff43 	bl	800238c <TIM_PWM_Start>
}
 8003506:	bf00      	nop
 8003508:	3740      	adds	r7, #64	@ 0x40
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40021000 	.word	0x40021000
 8003514:	40010800 	.word	0x40010800
 8003518:	40010c00 	.word	0x40010c00
 800351c:	2000037c 	.word	0x2000037c
 8003520:	40012c00 	.word	0x40012c00

08003524 <Motor_SetSpeed>:

void Motor_SetSpeed(int8_t speed_percent)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	71fb      	strb	r3, [r7, #7]

    if (speed_percent > 100)
 800352e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003532:	2b64      	cmp	r3, #100	@ 0x64
 8003534:	dd01      	ble.n	800353a <Motor_SetSpeed+0x16>
        speed_percent = 100;
 8003536:	2364      	movs	r3, #100	@ 0x64
 8003538:	71fb      	strb	r3, [r7, #7]
    if (speed_percent < -100)
 800353a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353e:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8003542:	da01      	bge.n	8003548 <Motor_SetSpeed+0x24>
        speed_percent = -100;
 8003544:	239c      	movs	r3, #156	@ 0x9c
 8003546:	71fb      	strb	r3, [r7, #7]

    if (speed_percent >= 0)
 8003548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354c:	2b00      	cmp	r3, #0
 800354e:	db0c      	blt.n	800356a <Motor_SetSpeed+0x46>
    {
        GPIO_WritePin(MOTOR_IN1_PORT, MOTOR_IN1_PIN, GPIO_PIN_SET);
 8003550:	2201      	movs	r2, #1
 8003552:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003556:	4817      	ldr	r0, [pc, #92]	@ (80035b4 <Motor_SetSpeed+0x90>)
 8003558:	f7fe fd88 	bl	800206c <GPIO_WritePin>
        GPIO_WritePin(MOTOR_IN2_PORT, MOTOR_IN2_PIN, GPIO_PIN_RESET);
 800355c:	2200      	movs	r2, #0
 800355e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003562:	4814      	ldr	r0, [pc, #80]	@ (80035b4 <Motor_SetSpeed+0x90>)
 8003564:	f7fe fd82 	bl	800206c <GPIO_WritePin>
 8003568:	e00f      	b.n	800358a <Motor_SetSpeed+0x66>
    }
    else
    {
        GPIO_WritePin(MOTOR_IN1_PORT, MOTOR_IN1_PIN, GPIO_PIN_RESET);
 800356a:	2200      	movs	r2, #0
 800356c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003570:	4810      	ldr	r0, [pc, #64]	@ (80035b4 <Motor_SetSpeed+0x90>)
 8003572:	f7fe fd7b 	bl	800206c <GPIO_WritePin>
        GPIO_WritePin(MOTOR_IN2_PORT, MOTOR_IN2_PIN, GPIO_PIN_SET);
 8003576:	2201      	movs	r2, #1
 8003578:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800357c:	480d      	ldr	r0, [pc, #52]	@ (80035b4 <Motor_SetSpeed+0x90>)
 800357e:	f7fe fd75 	bl	800206c <GPIO_WritePin>
        speed_percent = -speed_percent;
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	425b      	negs	r3, r3
 8003586:	b2db      	uxtb	r3, r3
 8003588:	71fb      	strb	r3, [r7, #7]
    }

    uint32_t compare = ((htim1.Init.Period + 1) * speed_percent) / 100;
 800358a:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <Motor_SetSpeed+0x94>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	3301      	adds	r3, #1
 8003590:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8003594:	fb02 f303 	mul.w	r3, r2, r3
 8003598:	4a08      	ldr	r2, [pc, #32]	@ (80035bc <Motor_SetSpeed+0x98>)
 800359a:	fba2 2303 	umull	r2, r3, r2, r3
 800359e:	095b      	lsrs	r3, r3, #5
 80035a0:	60fb      	str	r3, [r7, #12]

    TIM_SetCompare(&htim1, MOTOR_PWM_CHANNEL, compare);
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	2100      	movs	r1, #0
 80035a6:	4804      	ldr	r0, [pc, #16]	@ (80035b8 <Motor_SetSpeed+0x94>)
 80035a8:	f7fe ff62 	bl	8002470 <TIM_SetCompare>
}
 80035ac:	bf00      	nop
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40010c00 	.word	0x40010c00
 80035b8:	2000037c 	.word	0x2000037c
 80035bc:	51eb851f 	.word	0x51eb851f

080035c0 <Motor_Stop>:

void Motor_Stop(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
    TIM_SetCompare(&htim1, MOTOR_PWM_CHANNEL, 0);
 80035c4:	2200      	movs	r2, #0
 80035c6:	2100      	movs	r1, #0
 80035c8:	4802      	ldr	r0, [pc, #8]	@ (80035d4 <Motor_Stop+0x14>)
 80035ca:	f7fe ff51 	bl	8002470 <TIM_SetCompare>
}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	2000037c 	.word	0x2000037c

080035d8 <Motor_SetLevel>:

void Motor_SetLevel(uint8_t state)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	71fb      	strb	r3, [r7, #7]
    if (state == 0)
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10e      	bne.n	8003606 <Motor_SetLevel+0x2e>
    {
        Motor_Stop();
 80035e8:	f7ff ffea 	bl	80035c0 <Motor_Stop>
        GPIO_WritePin(MOTOR_IN1_PORT, MOTOR_IN1_PIN, GPIO_PIN_RESET);
 80035ec:	2200      	movs	r2, #0
 80035ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80035f2:	4811      	ldr	r0, [pc, #68]	@ (8003638 <Motor_SetLevel+0x60>)
 80035f4:	f7fe fd3a 	bl	800206c <GPIO_WritePin>
        GPIO_WritePin(MOTOR_IN2_PORT, MOTOR_IN2_PIN, GPIO_PIN_RESET);
 80035f8:	2200      	movs	r2, #0
 80035fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80035fe:	480e      	ldr	r0, [pc, #56]	@ (8003638 <Motor_SetLevel+0x60>)
 8003600:	f7fe fd34 	bl	800206c <GPIO_WritePin>
    }
    else if (state == 3)
    {
        Motor_SetSpeed(100); // High speed
    }
}
 8003604:	e013      	b.n	800362e <Motor_SetLevel+0x56>
    else if (state == 1)
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d103      	bne.n	8003614 <Motor_SetLevel+0x3c>
        Motor_SetSpeed(50); // Low speed
 800360c:	2032      	movs	r0, #50	@ 0x32
 800360e:	f7ff ff89 	bl	8003524 <Motor_SetSpeed>
}
 8003612:	e00c      	b.n	800362e <Motor_SetLevel+0x56>
    else if (state == 2)
 8003614:	79fb      	ldrb	r3, [r7, #7]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d103      	bne.n	8003622 <Motor_SetLevel+0x4a>
        Motor_SetSpeed(75); // Medium speed
 800361a:	204b      	movs	r0, #75	@ 0x4b
 800361c:	f7ff ff82 	bl	8003524 <Motor_SetSpeed>
}
 8003620:	e005      	b.n	800362e <Motor_SetLevel+0x56>
    else if (state == 3)
 8003622:	79fb      	ldrb	r3, [r7, #7]
 8003624:	2b03      	cmp	r3, #3
 8003626:	d102      	bne.n	800362e <Motor_SetLevel+0x56>
        Motor_SetSpeed(100); // High speed
 8003628:	2064      	movs	r0, #100	@ 0x64
 800362a:	f7ff ff7b 	bl	8003524 <Motor_SetSpeed>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40010c00 	.word	0x40010c00

0800363c <Motor_GetLevel>:

uint8_t Motor_GetLevel(void)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
    uint32_t period = htim1.Init.Period + 1;
 8003642:	4b15      	ldr	r3, [pc, #84]	@ (8003698 <Motor_GetLevel+0x5c>)
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	3301      	adds	r3, #1
 8003648:	60fb      	str	r3, [r7, #12]
    if (period == 0) return 0;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <Motor_GetLevel+0x18>
 8003650:	2300      	movs	r3, #0
 8003652:	e01b      	b.n	800368c <Motor_GetLevel+0x50>

    uint32_t ccr = htim1.Instance->CCR1;
 8003654:	4b10      	ldr	r3, [pc, #64]	@ (8003698 <Motor_GetLevel+0x5c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800365a:	60bb      	str	r3, [r7, #8]
    uint8_t speed_percent = (ccr * 100) / period;
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2264      	movs	r2, #100	@ 0x64
 8003660:	fb03 f202 	mul.w	r2, r3, r2
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	fbb2 f3f3 	udiv	r3, r2, r3
 800366a:	71fb      	strb	r3, [r7, #7]

    if (speed_percent == 0)
 800366c:	79fb      	ldrb	r3, [r7, #7]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <Motor_GetLevel+0x3a>
        return 0; // STOP
 8003672:	2300      	movs	r3, #0
 8003674:	e00a      	b.n	800368c <Motor_GetLevel+0x50>
    else if (speed_percent <= 60)
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	2b3c      	cmp	r3, #60	@ 0x3c
 800367a:	d801      	bhi.n	8003680 <Motor_GetLevel+0x44>
        return 1; // LOW
 800367c:	2301      	movs	r3, #1
 800367e:	e005      	b.n	800368c <Motor_GetLevel+0x50>
    else if (speed_percent <= 85)
 8003680:	79fb      	ldrb	r3, [r7, #7]
 8003682:	2b55      	cmp	r3, #85	@ 0x55
 8003684:	d801      	bhi.n	800368a <Motor_GetLevel+0x4e>
        return 2; // MEDIUM
 8003686:	2302      	movs	r3, #2
 8003688:	e000      	b.n	800368c <Motor_GetLevel+0x50>
    else
        return 3; // HIGH
 800368a:	2303      	movs	r3, #3
}
 800368c:	4618      	mov	r0, r3
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	bc80      	pop	{r7}
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	2000037c 	.word	0x2000037c

0800369c <Siren_Init>:

#define SIREN_GPIO_PORT GPIOA
#define SIREN_GPIO_PIN (1U << 3) // PA3

void Siren_Init(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio = {
 80036a2:	463b      	mov	r3, r7
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	609a      	str	r2, [r3, #8]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	2308      	movs	r3, #8
 80036b0:	603b      	str	r3, [r7, #0]
 80036b2:	2301      	movs	r3, #1
 80036b4:	607b      	str	r3, [r7, #4]
 80036b6:	2302      	movs	r3, #2
 80036b8:	60fb      	str	r3, [r7, #12]
        .Pin = SIREN_GPIO_PIN,
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Speed = GPIO_SPEED_HIGH};
    GPIO_Init(SIREN_GPIO_PORT, &gpio);
 80036ba:	463b      	mov	r3, r7
 80036bc:	4619      	mov	r1, r3
 80036be:	4806      	ldr	r0, [pc, #24]	@ (80036d8 <Siren_Init+0x3c>)
 80036c0:	f7fe fb94 	bl	8001dec <GPIO_Init>
    GPIO_WritePin(SIREN_GPIO_PORT, SIREN_GPIO_PIN, GPIO_PIN_SET);
 80036c4:	2201      	movs	r2, #1
 80036c6:	2108      	movs	r1, #8
 80036c8:	4803      	ldr	r0, [pc, #12]	@ (80036d8 <Siren_Init+0x3c>)
 80036ca:	f7fe fccf 	bl	800206c <GPIO_WritePin>
}
 80036ce:	bf00      	nop
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	40010800 	.word	0x40010800

080036dc <Siren_On>:

void Siren_On(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
    GPIO_WritePin(SIREN_GPIO_PORT, SIREN_GPIO_PIN, GPIO_PIN_RESET);
 80036e0:	2200      	movs	r2, #0
 80036e2:	2108      	movs	r1, #8
 80036e4:	4802      	ldr	r0, [pc, #8]	@ (80036f0 <Siren_On+0x14>)
 80036e6:	f7fe fcc1 	bl	800206c <GPIO_WritePin>
}
 80036ea:	bf00      	nop
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40010800 	.word	0x40010800

080036f4 <Siren_Off>:

void Siren_Off(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
    GPIO_WritePin(SIREN_GPIO_PORT, SIREN_GPIO_PIN, GPIO_PIN_SET);
 80036f8:	2201      	movs	r2, #1
 80036fa:	2108      	movs	r1, #8
 80036fc:	4802      	ldr	r0, [pc, #8]	@ (8003708 <Siren_Off+0x14>)
 80036fe:	f7fe fcb5 	bl	800206c <GPIO_WritePin>
}
 8003702:	bf00      	nop
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	40010800 	.word	0x40010800

0800370c <Siren_GetState>:
    Delay_ms(duration_ms);
    Siren_Off();
}

uint8_t Siren_GetState(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
    GPIO_PinState state = GPIO_ReadPin(SIREN_GPIO_PORT, SIREN_GPIO_PIN);
 8003712:	2108      	movs	r1, #8
 8003714:	4807      	ldr	r0, [pc, #28]	@ (8003734 <Siren_GetState+0x28>)
 8003716:	f7fe fcc0 	bl	800209a <GPIO_ReadPin>
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]

    // Ci ku khi pin  mc RESET (0)
    return (state == GPIO_PIN_RESET) ? 1 : 0;
 800371e:	79fb      	ldrb	r3, [r7, #7]
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
}
 800372a:	4618      	mov	r0, r3
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40010800 	.word	0x40010800

08003738 <UART_RxCpltCallback>:
static message_t message;

uint8_t buffer[FRAME_SIZE];

void UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08c      	sub	sp, #48	@ 0x30
 800373c:	af02      	add	r7, sp, #8
 800373e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a2b      	ldr	r2, [pc, #172]	@ (80037f4 <UART_RxCpltCallback+0xbc>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d14f      	bne.n	80037ea <UART_RxCpltCallback+0xb2>
    {
    	for(int i = 0;i<2;i++){
 800374a:	2300      	movs	r3, #0
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
 800374e:	e044      	b.n	80037da <UART_RxCpltCallback+0xa2>
            Fsm_Get_Message(uart_rx_buffer[i], buffer);
 8003750:	4a29      	ldr	r2, [pc, #164]	@ (80037f8 <UART_RxCpltCallback+0xc0>)
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	4413      	add	r3, r2
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	4928      	ldr	r1, [pc, #160]	@ (80037fc <UART_RxCpltCallback+0xc4>)
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff f970 	bl	8002a40 <Fsm_Get_Message>

            if (Check_Fsm_Flag_New_Message())
 8003760:	f7ff fa92 	bl	8002c88 <Check_Fsm_Flag_New_Message>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d034      	beq.n	80037d4 <UART_RxCpltCallback+0x9c>
            {

                if (Message_Decode(buffer, &message))
 800376a:	4925      	ldr	r1, [pc, #148]	@ (8003800 <UART_RxCpltCallback+0xc8>)
 800376c:	4823      	ldr	r0, [pc, #140]	@ (80037fc <UART_RxCpltCallback+0xc4>)
 800376e:	f000 f980 	bl	8003a72 <Message_Decode>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d019      	beq.n	80037ac <UART_RxCpltCallback+0x74>
                {


                    push(&g_uartQueue, message, FRAME_SIZE);
 8003778:	4b21      	ldr	r3, [pc, #132]	@ (8003800 <UART_RxCpltCallback+0xc8>)
 800377a:	220a      	movs	r2, #10
 800377c:	9200      	str	r2, [sp, #0]
 800377e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003780:	4820      	ldr	r0, [pc, #128]	@ (8003804 <UART_RxCpltCallback+0xcc>)
 8003782:	f000 fa13 	bl	8003bac <push>

                    // Gi ACK
                    uint8_t data[FRAME_SIZE];
                    uint8_t len = Create_Message_RESPONSE(UNKNOWN, RESPONSE_ACK, data);
 8003786:	f107 0318 	add.w	r3, r7, #24
 800378a:	461a      	mov	r2, r3
 800378c:	2101      	movs	r1, #1
 800378e:	20ff      	movs	r0, #255	@ 0xff
 8003790:	f000 f918 	bl	80039c4 <Create_Message_RESPONSE>
 8003794:	4603      	mov	r3, r0
 8003796:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                    USART1_Send_Data(data, len);
 800379a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800379e:	f107 0318 	add.w	r3, r7, #24
 80037a2:	4611      	mov	r1, r2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff fa9d 	bl	8002ce4 <USART1_Send_Data>
 80037aa:	e011      	b.n	80037d0 <UART_RxCpltCallback+0x98>
                }
                else
                {
                    // Gi NACK
                    uint8_t data[FRAME_SIZE];
                    uint8_t len = Create_Message_RESPONSE(UNKNOWN, RESPONSE_NACK, data);
 80037ac:	f107 030c 	add.w	r3, r7, #12
 80037b0:	461a      	mov	r2, r3
 80037b2:	2102      	movs	r1, #2
 80037b4:	20ff      	movs	r0, #255	@ 0xff
 80037b6:	f000 f905 	bl	80039c4 <Create_Message_RESPONSE>
 80037ba:	4603      	mov	r3, r0
 80037bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    USART1_Send_Data(data, len);
 80037c0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80037c4:	f107 030c 	add.w	r3, r7, #12
 80037c8:	4611      	mov	r1, r2
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff fa8a 	bl	8002ce4 <USART1_Send_Data>
                }

                Clear_All_State_Fsm(); // Reset  nhn frame mi
 80037d0:	f7ff f91c 	bl	8002a0c <Clear_All_State_Fsm>
    	for(int i = 0;i<2;i++){
 80037d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d6:	3301      	adds	r3, #1
 80037d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	2b01      	cmp	r3, #1
 80037de:	ddb7      	ble.n	8003750 <UART_RxCpltCallback+0x18>
            }
    	}

        // Nhn byte tip theo
        DUNGX_UART_Receive_IT(&huart1, uart_rx_buffer, 2);
 80037e0:	2202      	movs	r2, #2
 80037e2:	4905      	ldr	r1, [pc, #20]	@ (80037f8 <UART_RxCpltCallback+0xc0>)
 80037e4:	4808      	ldr	r0, [pc, #32]	@ (8003808 <UART_RxCpltCallback+0xd0>)
 80037e6:	f7ff faa3 	bl	8002d30 <DUNGX_UART_Receive_IT>
	}
}
 80037ea:	bf00      	nop
 80037ec:	3728      	adds	r7, #40	@ 0x28
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40013800 	.word	0x40013800
 80037f8:	200002f4 	.word	0x200002f4
 80037fc:	200003a0 	.word	0x200003a0
 8003800:	20000394 	.word	0x20000394
 8003804:	20000220 	.word	0x20000220
 8003808:	200001e4 	.word	0x200001e4

0800380c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800380c:	480d      	ldr	r0, [pc, #52]	@ (8003844 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800380e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003810:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003814:	480c      	ldr	r0, [pc, #48]	@ (8003848 <LoopForever+0x6>)
  ldr r1, =_edata
 8003816:	490d      	ldr	r1, [pc, #52]	@ (800384c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003818:	4a0d      	ldr	r2, [pc, #52]	@ (8003850 <LoopForever+0xe>)
  movs r3, #0
 800381a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800381c:	e002      	b.n	8003824 <LoopCopyDataInit>

0800381e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800381e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003820:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003822:	3304      	adds	r3, #4

08003824 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003824:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003826:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003828:	d3f9      	bcc.n	800381e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800382a:	4a0a      	ldr	r2, [pc, #40]	@ (8003854 <LoopForever+0x12>)
  ldr r4, =_ebss
 800382c:	4c0a      	ldr	r4, [pc, #40]	@ (8003858 <LoopForever+0x16>)
  movs r3, #0
 800382e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003830:	e001      	b.n	8003836 <LoopFillZerobss>

08003832 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003832:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003834:	3204      	adds	r2, #4

08003836 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003836:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003838:	d3fb      	bcc.n	8003832 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800383a:	f001 f8f3 	bl	8004a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800383e:	f7fe f815 	bl	800186c <main>

08003842 <LoopForever>:

LoopForever:
  b LoopForever
 8003842:	e7fe      	b.n	8003842 <LoopForever>
  ldr   r0, =_estack
 8003844:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8003848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800384c:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8003850:	08006b88 	.word	0x08006b88
  ldr r2, =_sbss
 8003854:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8003858:	20000518 	.word	0x20000518

0800385c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800385c:	e7fe      	b.n	800385c <ADC1_2_IRQHandler>
	...

08003860 <Convert_Float_To_Bytes>:
 * @brief: Chuyn i mt bin float sang dng mng byte (4 byte).
 * @param data: Bin kiu float cn chuyn i.
 * @return: Con tr tr n mng byte tng ng.
 */
uint8_t *Convert_Float_To_Bytes(float data)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
    static data_convert_float_and_bytes input;
    input.data_float = data;
 8003868:	4a04      	ldr	r2, [pc, #16]	@ (800387c <Convert_Float_To_Bytes+0x1c>)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6013      	str	r3, [r2, #0]
    return input.data_bytes;
 800386e:	4b03      	ldr	r3, [pc, #12]	@ (800387c <Convert_Float_To_Bytes+0x1c>)
}
 8003870:	4618      	mov	r0, r3
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	bc80      	pop	{r7}
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	200003ac 	.word	0x200003ac

08003880 <Convert_Bytes_To_Float>:
 * @param data3: Byte th ba.
 * @param data4: Byte th t.
 * @return: Bin float sau khi ghp.
 */
float Convert_Bytes_To_Float(uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4)
{
 8003880:	b490      	push	{r4, r7}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	4604      	mov	r4, r0
 8003888:	4608      	mov	r0, r1
 800388a:	4611      	mov	r1, r2
 800388c:	461a      	mov	r2, r3
 800388e:	4623      	mov	r3, r4
 8003890:	71fb      	strb	r3, [r7, #7]
 8003892:	4603      	mov	r3, r0
 8003894:	71bb      	strb	r3, [r7, #6]
 8003896:	460b      	mov	r3, r1
 8003898:	717b      	strb	r3, [r7, #5]
 800389a:	4613      	mov	r3, r2
 800389c:	713b      	strb	r3, [r7, #4]
    data_convert_float_and_bytes input;
    input.data_bytes[0] = data1;
 800389e:	79fb      	ldrb	r3, [r7, #7]
 80038a0:	733b      	strb	r3, [r7, #12]
    input.data_bytes[1] = data2;
 80038a2:	79bb      	ldrb	r3, [r7, #6]
 80038a4:	737b      	strb	r3, [r7, #13]
    input.data_bytes[2] = data3;
 80038a6:	797b      	ldrb	r3, [r7, #5]
 80038a8:	73bb      	strb	r3, [r7, #14]
    input.data_bytes[3] = data4;
 80038aa:	793b      	ldrb	r3, [r7, #4]
 80038ac:	73fb      	strb	r3, [r7, #15]
    return input.data_float;
 80038ae:	68fb      	ldr	r3, [r7, #12]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc90      	pop	{r4, r7}
 80038b8:	4770      	bx	lr

080038ba <Convert_Bytes_To_Uint16>:
 * @param data1: Byte th nht.
 * @param data2: Byte th hai.
 * @return: Bin uint16_t sau khi ghp t 2 byte.
 */
uint16_t Convert_Bytes_To_Uint16(uint8_t data1, uint8_t data2)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b085      	sub	sp, #20
 80038be:	af00      	add	r7, sp, #0
 80038c0:	4603      	mov	r3, r0
 80038c2:	460a      	mov	r2, r1
 80038c4:	71fb      	strb	r3, [r7, #7]
 80038c6:	4613      	mov	r3, r2
 80038c8:	71bb      	strb	r3, [r7, #6]
    data_convert_uint16_and_bytes input;
    input.data_bytes[0] = data1;
 80038ca:	79fb      	ldrb	r3, [r7, #7]
 80038cc:	733b      	strb	r3, [r7, #12]
    input.data_bytes[1] = data2;
 80038ce:	79bb      	ldrb	r3, [r7, #6]
 80038d0:	737b      	strb	r3, [r7, #13]
    return input.data_uint16;
 80038d2:	89bb      	ldrh	r3, [r7, #12]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	bc80      	pop	{r7}
 80038dc:	4770      	bx	lr

080038de <Message_Calculate_Checksum>:

/**
 * @brief Kim tra d liu
 */
uint16_t Message_Calculate_Checksum(const uint8_t *buf, uint8_t len)
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
 80038e6:	460b      	mov	r3, r1
 80038e8:	70fb      	strb	r3, [r7, #3]
    return 0xFFFF; // Todo: Implement checksum calculation
 80038ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <Create_Message_Notify>:

/**
 * @brief To frame bn tin NOTIFY (truyn d liu float t cm bin)
 */
uint8_t Create_Message_Notify(ID_t id, float value, uint8_t *dataout)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b088      	sub	sp, #32
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
 8003904:	73fb      	strb	r3, [r7, #15]
    if (dataout == NULL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d101      	bne.n	8003910 <Create_Message_Notify+0x18>
        return 0;
 800390c:	2300      	movs	r3, #0
 800390e:	e055      	b.n	80039bc <Create_Message_Notify+0xc4>

    uint8_t count = 0;
 8003910:	2300      	movs	r3, #0
 8003912:	77fb      	strb	r3, [r7, #31]

    dataout[count++] = START_BYTE;
 8003914:	7ffb      	ldrb	r3, [r7, #31]
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	77fa      	strb	r2, [r7, #31]
 800391a:	461a      	mov	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4413      	add	r3, r2
 8003920:	22aa      	movs	r2, #170	@ 0xaa
 8003922:	701a      	strb	r2, [r3, #0]
    dataout[count++] = NOTIFY; // Group: NOTIFY
 8003924:	7ffb      	ldrb	r3, [r7, #31]
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	77fa      	strb	r2, [r7, #31]
 800392a:	461a      	mov	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4413      	add	r3, r2
 8003930:	2203      	movs	r2, #3
 8003932:	701a      	strb	r2, [r3, #0]
    dataout[count++] = id;     // ID thit b cm bin (ty chnh nu cn)
 8003934:	7ffb      	ldrb	r3, [r7, #31]
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	77fa      	strb	r2, [r7, #31]
 800393a:	461a      	mov	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4413      	add	r3, r2
 8003940:	7bfa      	ldrb	r2, [r7, #15]
 8003942:	701a      	strb	r2, [r3, #0]
    dataout[count++] = 4;      // Payload: 4 byte float
 8003944:	7ffb      	ldrb	r3, [r7, #31]
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	77fa      	strb	r2, [r7, #31]
 800394a:	461a      	mov	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4413      	add	r3, r2
 8003950:	2204      	movs	r2, #4
 8003952:	701a      	strb	r2, [r3, #0]

    // Chuyn float thnh 4 byte Big-Endian
    uint8_t *pval = Convert_Float_To_Bytes(value);
 8003954:	68b8      	ldr	r0, [r7, #8]
 8003956:	f7ff ff83 	bl	8003860 <Convert_Float_To_Bytes>
 800395a:	6178      	str	r0, [r7, #20]
    // Reverse byte order for Big-Endian
    for (int i = 0; i <= 3; i++)
 800395c:	2300      	movs	r3, #0
 800395e:	61bb      	str	r3, [r7, #24]
 8003960:	e00d      	b.n	800397e <Create_Message_Notify+0x86>
    {
        dataout[count++] = pval[i];
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	441a      	add	r2, r3
 8003968:	7ffb      	ldrb	r3, [r7, #31]
 800396a:	1c59      	adds	r1, r3, #1
 800396c:	77f9      	strb	r1, [r7, #31]
 800396e:	4619      	mov	r1, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	440b      	add	r3, r1
 8003974:	7812      	ldrb	r2, [r2, #0]
 8003976:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i <= 3; i++)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	3301      	adds	r3, #1
 800397c:	61bb      	str	r3, [r7, #24]
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	2b03      	cmp	r3, #3
 8003982:	ddee      	ble.n	8003962 <Create_Message_Notify+0x6a>
    }

    // Calculate checksum
    uint16_t checksum = Message_Calculate_Checksum(dataout, count);
 8003984:	7ffb      	ldrb	r3, [r7, #31]
 8003986:	4619      	mov	r1, r3
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7ff ffa8 	bl	80038de <Message_Calculate_Checksum>
 800398e:	4603      	mov	r3, r0
 8003990:	827b      	strh	r3, [r7, #18]

    // Write checksum in Big-Endian
    dataout[count++] = (checksum >> 8) & 0xFF; // High byte
 8003992:	8a7b      	ldrh	r3, [r7, #18]
 8003994:	0a1b      	lsrs	r3, r3, #8
 8003996:	b29a      	uxth	r2, r3
 8003998:	7ffb      	ldrb	r3, [r7, #31]
 800399a:	1c59      	adds	r1, r3, #1
 800399c:	77f9      	strb	r1, [r7, #31]
 800399e:	4619      	mov	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	440b      	add	r3, r1
 80039a4:	b2d2      	uxtb	r2, r2
 80039a6:	701a      	strb	r2, [r3, #0]
    dataout[count++] = checksum & 0xFF;        // Low byte
 80039a8:	7ffb      	ldrb	r3, [r7, #31]
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	77fa      	strb	r2, [r7, #31]
 80039ae:	461a      	mov	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4413      	add	r3, r2
 80039b4:	8a7a      	ldrh	r2, [r7, #18]
 80039b6:	b2d2      	uxtb	r2, r2
 80039b8:	701a      	strb	r2, [r3, #0]

    return count; // Tr v  di ca Message
 80039ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3720      	adds	r7, #32
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <Create_Message_RESPONSE>:

/**
 * @brief To bn tin phn hi (RESPONSE)
 */
uint8_t Create_Message_RESPONSE(ID_t id, RESPONSE_t r, uint8_t *dataout)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	4603      	mov	r3, r0
 80039cc:	603a      	str	r2, [r7, #0]
 80039ce:	71fb      	strb	r3, [r7, #7]
 80039d0:	460b      	mov	r3, r1
 80039d2:	71bb      	strb	r3, [r7, #6]
    if (dataout == NULL)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <Create_Message_RESPONSE+0x1a>
        return 0;
 80039da:	2300      	movs	r3, #0
 80039dc:	e045      	b.n	8003a6a <Create_Message_RESPONSE+0xa6>

    uint8_t count = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	73fb      	strb	r3, [r7, #15]
    dataout[count++] = START_BYTE;
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	73fa      	strb	r2, [r7, #15]
 80039e8:	461a      	mov	r2, r3
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	4413      	add	r3, r2
 80039ee:	22aa      	movs	r2, #170	@ 0xaa
 80039f0:	701a      	strb	r2, [r3, #0]
    dataout[count++] = RESPONSE;   // Group: RESPONSE
 80039f2:	7bfb      	ldrb	r3, [r7, #15]
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	73fa      	strb	r2, [r7, #15]
 80039f8:	461a      	mov	r2, r3
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	4413      	add	r3, r2
 80039fe:	2202      	movs	r2, #2
 8003a00:	701a      	strb	r2, [r3, #0]
    dataout[count++] = id;         // ID thit b phn hi (ty chnh nu cn)
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	73fa      	strb	r2, [r7, #15]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	79fa      	ldrb	r2, [r7, #7]
 8003a10:	701a      	strb	r2, [r3, #0]
    dataout[count++] = 1;          // Payload ch 1 byte phn hi
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	73fa      	strb	r2, [r7, #15]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	2201      	movs	r2, #1
 8003a20:	701a      	strb	r2, [r3, #0]
    dataout[count++] = (uint8_t)r; // Phn hi
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
 8003a24:	1c5a      	adds	r2, r3, #1
 8003a26:	73fa      	strb	r2, [r7, #15]
 8003a28:	461a      	mov	r2, r3
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	79ba      	ldrb	r2, [r7, #6]
 8003a30:	701a      	strb	r2, [r3, #0]
    // Calculate checksum
    uint16_t checksum = Message_Calculate_Checksum(dataout, count);
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	4619      	mov	r1, r3
 8003a36:	6838      	ldr	r0, [r7, #0]
 8003a38:	f7ff ff51 	bl	80038de <Message_Calculate_Checksum>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	81bb      	strh	r3, [r7, #12]
    // Write checksum in Big-Endian
    dataout[count++] = (checksum >> 8) & 0xFF; // High byte
 8003a40:	89bb      	ldrh	r3, [r7, #12]
 8003a42:	0a1b      	lsrs	r3, r3, #8
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	1c59      	adds	r1, r3, #1
 8003a4a:	73f9      	strb	r1, [r7, #15]
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	440b      	add	r3, r1
 8003a52:	b2d2      	uxtb	r2, r2
 8003a54:	701a      	strb	r2, [r3, #0]
    dataout[count++] = checksum & 0xFF;        // Low byte
 8003a56:	7bfb      	ldrb	r3, [r7, #15]
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	73fa      	strb	r2, [r7, #15]
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	4413      	add	r3, r2
 8003a62:	89ba      	ldrh	r2, [r7, #12]
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	701a      	strb	r2, [r3, #0]
    return count;                              // Tr v  di ca Message
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <Message_Decode>:

/**
 * @brief Gii m frame nhn c
 */
bool Message_Decode(const uint8_t *buffer, message_t *frame_out)
{
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b086      	sub	sp, #24
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
 8003a7a:	6039      	str	r1, [r7, #0]
    if (buffer == NULL || frame_out == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d002      	beq.n	8003a88 <Message_Decode+0x16>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d101      	bne.n	8003a8c <Message_Decode+0x1a>
        return false;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	e052      	b.n	8003b32 <Message_Decode+0xc0>

    if (buffer[0] != START_BYTE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	2baa      	cmp	r3, #170	@ 0xaa
 8003a92:	d001      	beq.n	8003a98 <Message_Decode+0x26>
        return false;
 8003a94:	2300      	movs	r3, #0
 8003a96:	e04c      	b.n	8003b32 <Message_Decode+0xc0>

    frame_out->start = buffer[0];
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	781a      	ldrb	r2, [r3, #0]
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	701a      	strb	r2, [r3, #0]
    memcpy(frame_out->header, &buffer[1], HEADER_SIZE);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	1c58      	adds	r0, r3, #1
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	4619      	mov	r1, r3
 8003aac:	f000 ffef 	bl	8004a8e <memcpy>
    uint8_t payload_len = frame_out->header[2];
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	78db      	ldrb	r3, [r3, #3]
 8003ab4:	75fb      	strb	r3, [r7, #23]

    if (payload_len > PAYLOAD_SIZE)
 8003ab6:	7dfb      	ldrb	r3, [r7, #23]
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d901      	bls.n	8003ac0 <Message_Decode+0x4e>
        return false;
 8003abc:	2300      	movs	r3, #0
 8003abe:	e038      	b.n	8003b32 <Message_Decode+0xc0>

    memcpy(frame_out->payload, &buffer[1 + HEADER_SIZE], payload_len);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	1d18      	adds	r0, r3, #4
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	7dfa      	ldrb	r2, [r7, #23]
 8003aca:	4619      	mov	r1, r3
 8003acc:	f000 ffdf 	bl	8004a8e <memcpy>

    uint8_t temp[HEADER_SIZE + PAYLOAD_SIZE];
    memcpy(temp, frame_out->header, HEADER_SIZE);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	1c59      	adds	r1, r3, #1
 8003ad4:	f107 0308 	add.w	r3, r7, #8
 8003ad8:	2203      	movs	r2, #3
 8003ada:	4618      	mov	r0, r3
 8003adc:	f000 ffd7 	bl	8004a8e <memcpy>
    memcpy(temp + HEADER_SIZE, frame_out->payload, payload_len);
 8003ae0:	f107 0308 	add.w	r3, r7, #8
 8003ae4:	3303      	adds	r3, #3
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	1d11      	adds	r1, r2, #4
 8003aea:	7dfa      	ldrb	r2, [r7, #23]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 ffce 	bl	8004a8e <memcpy>

    uint16_t received_checksum = buffer[1 + HEADER_SIZE + payload_len] |
 8003af2:	7dfb      	ldrb	r3, [r7, #23]
 8003af4:	3304      	adds	r3, #4
 8003af6:	461a      	mov	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4413      	add	r3, r2
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	b21a      	sxth	r2, r3
                                 (buffer[1 + HEADER_SIZE + payload_len + 1] << 8);
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	3305      	adds	r3, #5
 8003b04:	6879      	ldr	r1, [r7, #4]
 8003b06:	440b      	add	r3, r1
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	021b      	lsls	r3, r3, #8
    uint16_t received_checksum = buffer[1 + HEADER_SIZE + payload_len] |
 8003b0c:	b21b      	sxth	r3, r3
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	b21b      	sxth	r3, r3
 8003b12:	82bb      	strh	r3, [r7, #20]
    uint16_t calc_checksum = Message_Calculate_Checksum(temp, HEADER_SIZE + payload_len);
 8003b14:	7dfb      	ldrb	r3, [r7, #23]
 8003b16:	3303      	adds	r3, #3
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	f107 0308 	add.w	r3, r7, #8
 8003b1e:	4611      	mov	r1, r2
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff fedc 	bl	80038de <Message_Calculate_Checksum>
 8003b26:	4603      	mov	r3, r0
 8003b28:	827b      	strh	r3, [r7, #18]

    // if (received_checksum != calc_checksum) return false;

    frame_out->checksum = received_checksum;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	8aba      	ldrh	r2, [r7, #20]
 8003b2e:	811a      	strh	r2, [r3, #8]
    return true;
 8003b30:	2301      	movs	r3, #1
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3718      	adds	r7, #24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <Queue_init>:
#include "queue.h"
#include <string.h>

void Queue_init(FrameQueue *q) {
 8003b3a:	b480      	push	{r7}
 8003b3c:	b083      	sub	sp, #12
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
    q->front = 0;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    q->rear = -1;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b50:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    q->size = 0;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr

08003b66 <empty>:

bool empty(const FrameQueue *q) {
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
    return q->size == 0;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bf0c      	ite	eq
 8003b78:	2301      	moveq	r3, #1
 8003b7a:	2300      	movne	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr

08003b88 <full>:

bool full(const FrameQueue *q) {
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
    return q->size == FRAME_QUEUE_CAPACITY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003b96:	2b14      	cmp	r3, #20
 8003b98:	bf0c      	ite	eq
 8003b9a:	2301      	moveq	r3, #1
 8003b9c:	2300      	movne	r3, #0
 8003b9e:	b2db      	uxtb	r3, r3
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bc80      	pop	{r7}
 8003ba8:	4770      	bx	lr
	...

08003bac <push>:

int size(const FrameQueue *q) {
    return q->size;
}

bool push(FrameQueue *q, const message_t f, uint8_t length) {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	4638      	mov	r0, r7
 8003bb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if (full(q)) return false;
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f7ff ffe4 	bl	8003b88 <full>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <push+0x1e>
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	e027      	b.n	8003c1a <push+0x6e>

    q->rear = (q->rear + 1) % FRAME_QUEUE_CAPACITY;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003bd0:	1c59      	adds	r1, r3, #1
 8003bd2:	4b14      	ldr	r3, [pc, #80]	@ (8003c24 <push+0x78>)
 8003bd4:	fb83 2301 	smull	r2, r3, r3, r1
 8003bd8:	10da      	asrs	r2, r3, #3
 8003bda:	17cb      	asrs	r3, r1, #31
 8003bdc:	1ad2      	subs	r2, r2, r3
 8003bde:	4613      	mov	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	1aca      	subs	r2, r1, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    memcpy(&q->buffer[q->rear], &f, length);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	4413      	add	r3, r2
 8003c00:	7e3a      	ldrb	r2, [r7, #24]
 8003c02:	4639      	mov	r1, r7
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 ff42 	bl	8004a8e <memcpy>
    q->size++;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    return true;
 8003c18:	2301      	movs	r3, #1
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	66666667 	.word	0x66666667

08003c28 <pop>:

bool pop(FrameQueue *q) {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
    if (empty(q)) return false;
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff ff98 	bl	8003b66 <empty>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <pop+0x18>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	e019      	b.n	8003c74 <pop+0x4c>

    q->front = (q->front + 1) % FRAME_QUEUE_CAPACITY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003c46:	1c59      	adds	r1, r3, #1
 8003c48:	4b0c      	ldr	r3, [pc, #48]	@ (8003c7c <pop+0x54>)
 8003c4a:	fb83 2301 	smull	r2, r3, r3, r1
 8003c4e:	10da      	asrs	r2, r3, #3
 8003c50:	17cb      	asrs	r3, r1, #31
 8003c52:	1ad2      	subs	r2, r2, r3
 8003c54:	4613      	mov	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	4413      	add	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	1aca      	subs	r2, r1, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    q->size--;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003c6a:	1e5a      	subs	r2, r3, #1
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    return true;
 8003c72:	2301      	movs	r3, #1
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	66666667 	.word	0x66666667

08003c80 <front>:

message_t* front(const FrameQueue *q) {
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
    if (empty(q)) return NULL;
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f7ff ff6c 	bl	8003b66 <empty>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <front+0x18>
 8003c94:	2300      	movs	r3, #0
 8003c96:	e008      	b.n	8003caa <front+0x2a>
    return (message_t*)&q->buffer[q->front];
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4413      	add	r3, r2
 8003ca4:	005b      	lsls	r3, r3, #1
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	4413      	add	r3, r2
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <__NVIC_EnableIRQ>:
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	db0b      	blt.n	8003cde <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cc6:	79fb      	ldrb	r3, [r7, #7]
 8003cc8:	f003 021f 	and.w	r2, r3, #31
 8003ccc:	4906      	ldr	r1, [pc, #24]	@ (8003ce8 <__NVIC_EnableIRQ+0x34>)
 8003cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd2:	095b      	lsrs	r3, r3, #5
 8003cd4:	2001      	movs	r0, #1
 8003cd6:	fa00 f202 	lsl.w	r2, r0, r2
 8003cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bc80      	pop	{r7}
 8003ce6:	4770      	bx	lr
 8003ce8:	e000e100 	.word	0xe000e100

08003cec <__NVIC_SetPriority>:
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	6039      	str	r1, [r7, #0]
 8003cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	db0a      	blt.n	8003d16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	490c      	ldr	r1, [pc, #48]	@ (8003d38 <__NVIC_SetPriority+0x4c>)
 8003d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0a:	0112      	lsls	r2, r2, #4
 8003d0c:	b2d2      	uxtb	r2, r2
 8003d0e:	440b      	add	r3, r1
 8003d10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003d14:	e00a      	b.n	8003d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	4908      	ldr	r1, [pc, #32]	@ (8003d3c <__NVIC_SetPriority+0x50>)
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	3b04      	subs	r3, #4
 8003d24:	0112      	lsls	r2, r2, #4
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	440b      	add	r3, r1
 8003d2a:	761a      	strb	r2, [r3, #24]
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bc80      	pop	{r7}
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	e000e100 	.word	0xe000e100
 8003d3c:	e000ed00 	.word	0xe000ed00

08003d40 <Timer_Init>:
static volatile uint32_t tick_ms = 0; // B m ms

static TIM_HandleTypeDef htim2;

void Timer_Init(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
	 RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8003d44:	4b19      	ldr	r3, [pc, #100]	@ (8003dac <Timer_Init+0x6c>)
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	4a18      	ldr	r2, [pc, #96]	@ (8003dac <Timer_Init+0x6c>)
 8003d4a:	f043 0301 	orr.w	r3, r3, #1
 8003d4e:	61d3      	str	r3, [r2, #28]

    // Cu hnh TIM2 cho 1ms (SystemCoreClock = 72MHz)
    htim2.Instance = TIM2;
 8003d50:	4b17      	ldr	r3, [pc, #92]	@ (8003db0 <Timer_Init+0x70>)
 8003d52:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003d56:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 72 - 1;     // 1 MHz (1 tick = 1us)
 8003d58:	4b15      	ldr	r3, [pc, #84]	@ (8003db0 <Timer_Init+0x70>)
 8003d5a:	2247      	movs	r2, #71	@ 0x47
 8003d5c:	605a      	str	r2, [r3, #4]
    htim2.Init.Period = 1000-1;      // 1000 ticks = 1ms
 8003d5e:	4b14      	ldr	r3, [pc, #80]	@ (8003db0 <Timer_Init+0x70>)
 8003d60:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003d64:	60da      	str	r2, [r3, #12]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d66:	4b12      	ldr	r3, [pc, #72]	@ (8003db0 <Timer_Init+0x70>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	609a      	str	r2, [r3, #8]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d6c:	4b10      	ldr	r3, [pc, #64]	@ (8003db0 <Timer_Init+0x70>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	611a      	str	r2, [r3, #16]

    TIM_Base_Init(&htim2);
 8003d72:	480f      	ldr	r0, [pc, #60]	@ (8003db0 <Timer_Init+0x70>)
 8003d74:	f7fe f9a6 	bl	80020c4 <TIM_Base_Init>

    // Bt update interrupt
    htim2.Instance->DIER |= TIM_DIER_UIE;
 8003d78:	4b0d      	ldr	r3, [pc, #52]	@ (8003db0 <Timer_Init+0x70>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68da      	ldr	r2, [r3, #12]
 8003d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003db0 <Timer_Init+0x70>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0201 	orr.w	r2, r2, #1
 8003d86:	60da      	str	r2, [r3, #12]

    // Bt timer
    TIM_ENABLE(&htim2);
 8003d88:	4b09      	ldr	r3, [pc, #36]	@ (8003db0 <Timer_Init+0x70>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	4b08      	ldr	r3, [pc, #32]	@ (8003db0 <Timer_Init+0x70>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0201 	orr.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]



    // Bt ngt TIM2 trong NVIC
    NVIC_SetPriority(TIM2_IRQn, 1);
 8003d98:	2101      	movs	r1, #1
 8003d9a:	201c      	movs	r0, #28
 8003d9c:	f7ff ffa6 	bl	8003cec <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);
 8003da0:	201c      	movs	r0, #28
 8003da2:	f7ff ff87 	bl	8003cb4 <__NVIC_EnableIRQ>
}
 8003da6:	bf00      	nop
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000
 8003db0:	200003b4 	.word	0x200003b4

08003db4 <IncTick>:

// Gi trong TIM2_IRQHandler
void IncTick(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
    tick_ms++;
 8003db8:	4b04      	ldr	r3, [pc, #16]	@ (8003dcc <IncTick+0x18>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	4a03      	ldr	r2, [pc, #12]	@ (8003dcc <IncTick+0x18>)
 8003dc0:	6013      	str	r3, [r2, #0]
}
 8003dc2:	bf00      	nop
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	200003b0 	.word	0x200003b0

08003dd0 <GetTick>:

uint32_t GetTick(void)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
    return tick_ms;
 8003dd4:	4b02      	ldr	r3, [pc, #8]	@ (8003de0 <GetTick+0x10>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr
 8003de0:	200003b0 	.word	0x200003b0

08003de4 <Delay_ms>:

void Delay_ms(uint32_t ms)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
    uint32_t start = GetTick();
 8003dec:	f7ff fff0 	bl	8003dd0 <GetTick>
 8003df0:	60f8      	str	r0, [r7, #12]
    while ((GetTick() - start) < ms);
 8003df2:	bf00      	nop
 8003df4:	f7ff ffec 	bl	8003dd0 <GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d8f7      	bhi.n	8003df4 <Delay_ms+0x10>
}
 8003e04:	bf00      	nop
 8003e06:	bf00      	nop
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
	...

08003e10 <Delay_us>:

void Delay_us(uint32_t us)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
	if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 8003e18:	4b18      	ldr	r3, [pc, #96]	@ (8003e7c <Delay_us+0x6c>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d105      	bne.n	8003e30 <Delay_us+0x20>
	        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8003e24:	4b15      	ldr	r3, [pc, #84]	@ (8003e7c <Delay_us+0x6c>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4a14      	ldr	r2, [pc, #80]	@ (8003e7c <Delay_us+0x6c>)
 8003e2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e2e:	60d3      	str	r3, [r2, #12]

	    if (!(DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk)) {
 8003e30:	4b13      	ldr	r3, [pc, #76]	@ (8003e80 <Delay_us+0x70>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d108      	bne.n	8003e4e <Delay_us+0x3e>
	        DWT->CYCCNT = 0;
 8003e3c:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <Delay_us+0x70>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	605a      	str	r2, [r3, #4]
	        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8003e42:	4b0f      	ldr	r3, [pc, #60]	@ (8003e80 <Delay_us+0x70>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a0e      	ldr	r2, [pc, #56]	@ (8003e80 <Delay_us+0x70>)
 8003e48:	f043 0301 	orr.w	r3, r3, #1
 8003e4c:	6013      	str	r3, [r2, #0]
	    }

	    uint32_t start = DWT->CYCCNT;
 8003e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e80 <Delay_us+0x70>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	60fb      	str	r3, [r7, #12]
	    uint32_t ticks = us * (SystemCoreClock / 1000000);
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	4613      	mov	r3, r2
 8003e58:	00db      	lsls	r3, r3, #3
 8003e5a:	4413      	add	r3, r2
 8003e5c:	00db      	lsls	r3, r3, #3
 8003e5e:	60bb      	str	r3, [r7, #8]
	    while ((DWT->CYCCNT - start) < ticks);
 8003e60:	bf00      	nop
 8003e62:	4b07      	ldr	r3, [pc, #28]	@ (8003e80 <Delay_us+0x70>)
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d8f8      	bhi.n	8003e62 <Delay_us+0x52>
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr
 8003e7c:	e000edf0 	.word	0xe000edf0
 8003e80:	e0001000 	.word	0xe0001000

08003e84 <TIM2_IRQHandler>:

// Handler gi t startup file
void TIM2_IRQHandler(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF)
 8003e88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d009      	beq.n	8003eaa <TIM2_IRQHandler+0x26>
    {
        TIM2->SR &= ~TIM_SR_UIF;
 8003e96:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ea0:	f023 0301 	bic.w	r3, r3, #1
 8003ea4:	6113      	str	r3, [r2, #16]
        IncTick();
 8003ea6:	f7ff ff85 	bl	8003db4 <IncTick>
    }
}
 8003eaa:	bf00      	nop
 8003eac:	bd80      	pop	{r7, pc}

08003eae <__cvt>:
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eb4:	461d      	mov	r5, r3
 8003eb6:	bfbb      	ittet	lt
 8003eb8:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003ebc:	461d      	movlt	r5, r3
 8003ebe:	2300      	movge	r3, #0
 8003ec0:	232d      	movlt	r3, #45	@ 0x2d
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	4614      	mov	r4, r2
 8003ec6:	bfb8      	it	lt
 8003ec8:	4614      	movlt	r4, r2
 8003eca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003ecc:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003ece:	7013      	strb	r3, [r2, #0]
 8003ed0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003ed2:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003ed6:	f023 0820 	bic.w	r8, r3, #32
 8003eda:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003ede:	d005      	beq.n	8003eec <__cvt+0x3e>
 8003ee0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003ee4:	d100      	bne.n	8003ee8 <__cvt+0x3a>
 8003ee6:	3601      	adds	r6, #1
 8003ee8:	2302      	movs	r3, #2
 8003eea:	e000      	b.n	8003eee <__cvt+0x40>
 8003eec:	2303      	movs	r3, #3
 8003eee:	aa07      	add	r2, sp, #28
 8003ef0:	9204      	str	r2, [sp, #16]
 8003ef2:	aa06      	add	r2, sp, #24
 8003ef4:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003ef8:	e9cd 3600 	strd	r3, r6, [sp]
 8003efc:	4622      	mov	r2, r4
 8003efe:	462b      	mov	r3, r5
 8003f00:	f000 fe5e 	bl	8004bc0 <_dtoa_r>
 8003f04:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003f08:	4607      	mov	r7, r0
 8003f0a:	d119      	bne.n	8003f40 <__cvt+0x92>
 8003f0c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003f0e:	07db      	lsls	r3, r3, #31
 8003f10:	d50e      	bpl.n	8003f30 <__cvt+0x82>
 8003f12:	eb00 0906 	add.w	r9, r0, r6
 8003f16:	2200      	movs	r2, #0
 8003f18:	2300      	movs	r3, #0
 8003f1a:	4620      	mov	r0, r4
 8003f1c:	4629      	mov	r1, r5
 8003f1e:	f7fc fd53 	bl	80009c8 <__aeabi_dcmpeq>
 8003f22:	b108      	cbz	r0, 8003f28 <__cvt+0x7a>
 8003f24:	f8cd 901c 	str.w	r9, [sp, #28]
 8003f28:	2230      	movs	r2, #48	@ 0x30
 8003f2a:	9b07      	ldr	r3, [sp, #28]
 8003f2c:	454b      	cmp	r3, r9
 8003f2e:	d31e      	bcc.n	8003f6e <__cvt+0xc0>
 8003f30:	4638      	mov	r0, r7
 8003f32:	9b07      	ldr	r3, [sp, #28]
 8003f34:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003f36:	1bdb      	subs	r3, r3, r7
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	b008      	add	sp, #32
 8003f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003f44:	eb00 0906 	add.w	r9, r0, r6
 8003f48:	d1e5      	bne.n	8003f16 <__cvt+0x68>
 8003f4a:	7803      	ldrb	r3, [r0, #0]
 8003f4c:	2b30      	cmp	r3, #48	@ 0x30
 8003f4e:	d10a      	bne.n	8003f66 <__cvt+0xb8>
 8003f50:	2200      	movs	r2, #0
 8003f52:	2300      	movs	r3, #0
 8003f54:	4620      	mov	r0, r4
 8003f56:	4629      	mov	r1, r5
 8003f58:	f7fc fd36 	bl	80009c8 <__aeabi_dcmpeq>
 8003f5c:	b918      	cbnz	r0, 8003f66 <__cvt+0xb8>
 8003f5e:	f1c6 0601 	rsb	r6, r6, #1
 8003f62:	f8ca 6000 	str.w	r6, [sl]
 8003f66:	f8da 3000 	ldr.w	r3, [sl]
 8003f6a:	4499      	add	r9, r3
 8003f6c:	e7d3      	b.n	8003f16 <__cvt+0x68>
 8003f6e:	1c59      	adds	r1, r3, #1
 8003f70:	9107      	str	r1, [sp, #28]
 8003f72:	701a      	strb	r2, [r3, #0]
 8003f74:	e7d9      	b.n	8003f2a <__cvt+0x7c>

08003f76 <__exponent>:
 8003f76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f78:	2900      	cmp	r1, #0
 8003f7a:	bfb6      	itet	lt
 8003f7c:	232d      	movlt	r3, #45	@ 0x2d
 8003f7e:	232b      	movge	r3, #43	@ 0x2b
 8003f80:	4249      	neglt	r1, r1
 8003f82:	2909      	cmp	r1, #9
 8003f84:	7002      	strb	r2, [r0, #0]
 8003f86:	7043      	strb	r3, [r0, #1]
 8003f88:	dd29      	ble.n	8003fde <__exponent+0x68>
 8003f8a:	f10d 0307 	add.w	r3, sp, #7
 8003f8e:	461d      	mov	r5, r3
 8003f90:	270a      	movs	r7, #10
 8003f92:	fbb1 f6f7 	udiv	r6, r1, r7
 8003f96:	461a      	mov	r2, r3
 8003f98:	fb07 1416 	mls	r4, r7, r6, r1
 8003f9c:	3430      	adds	r4, #48	@ 0x30
 8003f9e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003fa2:	460c      	mov	r4, r1
 8003fa4:	2c63      	cmp	r4, #99	@ 0x63
 8003fa6:	4631      	mov	r1, r6
 8003fa8:	f103 33ff 	add.w	r3, r3, #4294967295
 8003fac:	dcf1      	bgt.n	8003f92 <__exponent+0x1c>
 8003fae:	3130      	adds	r1, #48	@ 0x30
 8003fb0:	1e94      	subs	r4, r2, #2
 8003fb2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003fb6:	4623      	mov	r3, r4
 8003fb8:	1c41      	adds	r1, r0, #1
 8003fba:	42ab      	cmp	r3, r5
 8003fbc:	d30a      	bcc.n	8003fd4 <__exponent+0x5e>
 8003fbe:	f10d 0309 	add.w	r3, sp, #9
 8003fc2:	1a9b      	subs	r3, r3, r2
 8003fc4:	42ac      	cmp	r4, r5
 8003fc6:	bf88      	it	hi
 8003fc8:	2300      	movhi	r3, #0
 8003fca:	3302      	adds	r3, #2
 8003fcc:	4403      	add	r3, r0
 8003fce:	1a18      	subs	r0, r3, r0
 8003fd0:	b003      	add	sp, #12
 8003fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003fd8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003fdc:	e7ed      	b.n	8003fba <__exponent+0x44>
 8003fde:	2330      	movs	r3, #48	@ 0x30
 8003fe0:	3130      	adds	r1, #48	@ 0x30
 8003fe2:	7083      	strb	r3, [r0, #2]
 8003fe4:	70c1      	strb	r1, [r0, #3]
 8003fe6:	1d03      	adds	r3, r0, #4
 8003fe8:	e7f1      	b.n	8003fce <__exponent+0x58>
	...

08003fec <_printf_float>:
 8003fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ff0:	b091      	sub	sp, #68	@ 0x44
 8003ff2:	460c      	mov	r4, r1
 8003ff4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003ff8:	4616      	mov	r6, r2
 8003ffa:	461f      	mov	r7, r3
 8003ffc:	4605      	mov	r5, r0
 8003ffe:	f000 fcc1 	bl	8004984 <_localeconv_r>
 8004002:	6803      	ldr	r3, [r0, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	9308      	str	r3, [sp, #32]
 8004008:	f7fc f8b2 	bl	8000170 <strlen>
 800400c:	2300      	movs	r3, #0
 800400e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004010:	f8d8 3000 	ldr.w	r3, [r8]
 8004014:	9009      	str	r0, [sp, #36]	@ 0x24
 8004016:	3307      	adds	r3, #7
 8004018:	f023 0307 	bic.w	r3, r3, #7
 800401c:	f103 0208 	add.w	r2, r3, #8
 8004020:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004024:	f8d4 b000 	ldr.w	fp, [r4]
 8004028:	f8c8 2000 	str.w	r2, [r8]
 800402c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004030:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004034:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004036:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800403a:	f04f 32ff 	mov.w	r2, #4294967295
 800403e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004042:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004046:	4b9c      	ldr	r3, [pc, #624]	@ (80042b8 <_printf_float+0x2cc>)
 8004048:	f7fc fcf0 	bl	8000a2c <__aeabi_dcmpun>
 800404c:	bb70      	cbnz	r0, 80040ac <_printf_float+0xc0>
 800404e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004052:	f04f 32ff 	mov.w	r2, #4294967295
 8004056:	4b98      	ldr	r3, [pc, #608]	@ (80042b8 <_printf_float+0x2cc>)
 8004058:	f7fc fcca 	bl	80009f0 <__aeabi_dcmple>
 800405c:	bb30      	cbnz	r0, 80040ac <_printf_float+0xc0>
 800405e:	2200      	movs	r2, #0
 8004060:	2300      	movs	r3, #0
 8004062:	4640      	mov	r0, r8
 8004064:	4649      	mov	r1, r9
 8004066:	f7fc fcb9 	bl	80009dc <__aeabi_dcmplt>
 800406a:	b110      	cbz	r0, 8004072 <_printf_float+0x86>
 800406c:	232d      	movs	r3, #45	@ 0x2d
 800406e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004072:	4a92      	ldr	r2, [pc, #584]	@ (80042bc <_printf_float+0x2d0>)
 8004074:	4b92      	ldr	r3, [pc, #584]	@ (80042c0 <_printf_float+0x2d4>)
 8004076:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800407a:	bf94      	ite	ls
 800407c:	4690      	movls	r8, r2
 800407e:	4698      	movhi	r8, r3
 8004080:	2303      	movs	r3, #3
 8004082:	f04f 0900 	mov.w	r9, #0
 8004086:	6123      	str	r3, [r4, #16]
 8004088:	f02b 0304 	bic.w	r3, fp, #4
 800408c:	6023      	str	r3, [r4, #0]
 800408e:	4633      	mov	r3, r6
 8004090:	4621      	mov	r1, r4
 8004092:	4628      	mov	r0, r5
 8004094:	9700      	str	r7, [sp, #0]
 8004096:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004098:	f000 f9d4 	bl	8004444 <_printf_common>
 800409c:	3001      	adds	r0, #1
 800409e:	f040 8090 	bne.w	80041c2 <_printf_float+0x1d6>
 80040a2:	f04f 30ff 	mov.w	r0, #4294967295
 80040a6:	b011      	add	sp, #68	@ 0x44
 80040a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040ac:	4642      	mov	r2, r8
 80040ae:	464b      	mov	r3, r9
 80040b0:	4640      	mov	r0, r8
 80040b2:	4649      	mov	r1, r9
 80040b4:	f7fc fcba 	bl	8000a2c <__aeabi_dcmpun>
 80040b8:	b148      	cbz	r0, 80040ce <_printf_float+0xe2>
 80040ba:	464b      	mov	r3, r9
 80040bc:	2b00      	cmp	r3, #0
 80040be:	bfb8      	it	lt
 80040c0:	232d      	movlt	r3, #45	@ 0x2d
 80040c2:	4a80      	ldr	r2, [pc, #512]	@ (80042c4 <_printf_float+0x2d8>)
 80040c4:	bfb8      	it	lt
 80040c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80040ca:	4b7f      	ldr	r3, [pc, #508]	@ (80042c8 <_printf_float+0x2dc>)
 80040cc:	e7d3      	b.n	8004076 <_printf_float+0x8a>
 80040ce:	6863      	ldr	r3, [r4, #4]
 80040d0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80040d4:	1c5a      	adds	r2, r3, #1
 80040d6:	d13f      	bne.n	8004158 <_printf_float+0x16c>
 80040d8:	2306      	movs	r3, #6
 80040da:	6063      	str	r3, [r4, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	9206      	str	r2, [sp, #24]
 80040e6:	aa0e      	add	r2, sp, #56	@ 0x38
 80040e8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80040ec:	aa0d      	add	r2, sp, #52	@ 0x34
 80040ee:	9203      	str	r2, [sp, #12]
 80040f0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80040f4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80040f8:	6863      	ldr	r3, [r4, #4]
 80040fa:	4642      	mov	r2, r8
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	4628      	mov	r0, r5
 8004100:	464b      	mov	r3, r9
 8004102:	910a      	str	r1, [sp, #40]	@ 0x28
 8004104:	f7ff fed3 	bl	8003eae <__cvt>
 8004108:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800410a:	4680      	mov	r8, r0
 800410c:	2947      	cmp	r1, #71	@ 0x47
 800410e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004110:	d128      	bne.n	8004164 <_printf_float+0x178>
 8004112:	1cc8      	adds	r0, r1, #3
 8004114:	db02      	blt.n	800411c <_printf_float+0x130>
 8004116:	6863      	ldr	r3, [r4, #4]
 8004118:	4299      	cmp	r1, r3
 800411a:	dd40      	ble.n	800419e <_printf_float+0x1b2>
 800411c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004120:	fa5f fa8a 	uxtb.w	sl, sl
 8004124:	4652      	mov	r2, sl
 8004126:	3901      	subs	r1, #1
 8004128:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800412c:	910d      	str	r1, [sp, #52]	@ 0x34
 800412e:	f7ff ff22 	bl	8003f76 <__exponent>
 8004132:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004134:	4681      	mov	r9, r0
 8004136:	1813      	adds	r3, r2, r0
 8004138:	2a01      	cmp	r2, #1
 800413a:	6123      	str	r3, [r4, #16]
 800413c:	dc02      	bgt.n	8004144 <_printf_float+0x158>
 800413e:	6822      	ldr	r2, [r4, #0]
 8004140:	07d2      	lsls	r2, r2, #31
 8004142:	d501      	bpl.n	8004148 <_printf_float+0x15c>
 8004144:	3301      	adds	r3, #1
 8004146:	6123      	str	r3, [r4, #16]
 8004148:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800414c:	2b00      	cmp	r3, #0
 800414e:	d09e      	beq.n	800408e <_printf_float+0xa2>
 8004150:	232d      	movs	r3, #45	@ 0x2d
 8004152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004156:	e79a      	b.n	800408e <_printf_float+0xa2>
 8004158:	2947      	cmp	r1, #71	@ 0x47
 800415a:	d1bf      	bne.n	80040dc <_printf_float+0xf0>
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1bd      	bne.n	80040dc <_printf_float+0xf0>
 8004160:	2301      	movs	r3, #1
 8004162:	e7ba      	b.n	80040da <_printf_float+0xee>
 8004164:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004168:	d9dc      	bls.n	8004124 <_printf_float+0x138>
 800416a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800416e:	d118      	bne.n	80041a2 <_printf_float+0x1b6>
 8004170:	2900      	cmp	r1, #0
 8004172:	6863      	ldr	r3, [r4, #4]
 8004174:	dd0b      	ble.n	800418e <_printf_float+0x1a2>
 8004176:	6121      	str	r1, [r4, #16]
 8004178:	b913      	cbnz	r3, 8004180 <_printf_float+0x194>
 800417a:	6822      	ldr	r2, [r4, #0]
 800417c:	07d0      	lsls	r0, r2, #31
 800417e:	d502      	bpl.n	8004186 <_printf_float+0x19a>
 8004180:	3301      	adds	r3, #1
 8004182:	440b      	add	r3, r1
 8004184:	6123      	str	r3, [r4, #16]
 8004186:	f04f 0900 	mov.w	r9, #0
 800418a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800418c:	e7dc      	b.n	8004148 <_printf_float+0x15c>
 800418e:	b913      	cbnz	r3, 8004196 <_printf_float+0x1aa>
 8004190:	6822      	ldr	r2, [r4, #0]
 8004192:	07d2      	lsls	r2, r2, #31
 8004194:	d501      	bpl.n	800419a <_printf_float+0x1ae>
 8004196:	3302      	adds	r3, #2
 8004198:	e7f4      	b.n	8004184 <_printf_float+0x198>
 800419a:	2301      	movs	r3, #1
 800419c:	e7f2      	b.n	8004184 <_printf_float+0x198>
 800419e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80041a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80041a4:	4299      	cmp	r1, r3
 80041a6:	db05      	blt.n	80041b4 <_printf_float+0x1c8>
 80041a8:	6823      	ldr	r3, [r4, #0]
 80041aa:	6121      	str	r1, [r4, #16]
 80041ac:	07d8      	lsls	r0, r3, #31
 80041ae:	d5ea      	bpl.n	8004186 <_printf_float+0x19a>
 80041b0:	1c4b      	adds	r3, r1, #1
 80041b2:	e7e7      	b.n	8004184 <_printf_float+0x198>
 80041b4:	2900      	cmp	r1, #0
 80041b6:	bfcc      	ite	gt
 80041b8:	2201      	movgt	r2, #1
 80041ba:	f1c1 0202 	rsble	r2, r1, #2
 80041be:	4413      	add	r3, r2
 80041c0:	e7e0      	b.n	8004184 <_printf_float+0x198>
 80041c2:	6823      	ldr	r3, [r4, #0]
 80041c4:	055a      	lsls	r2, r3, #21
 80041c6:	d407      	bmi.n	80041d8 <_printf_float+0x1ec>
 80041c8:	6923      	ldr	r3, [r4, #16]
 80041ca:	4642      	mov	r2, r8
 80041cc:	4631      	mov	r1, r6
 80041ce:	4628      	mov	r0, r5
 80041d0:	47b8      	blx	r7
 80041d2:	3001      	adds	r0, #1
 80041d4:	d12b      	bne.n	800422e <_printf_float+0x242>
 80041d6:	e764      	b.n	80040a2 <_printf_float+0xb6>
 80041d8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80041dc:	f240 80dc 	bls.w	8004398 <_printf_float+0x3ac>
 80041e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80041e4:	2200      	movs	r2, #0
 80041e6:	2300      	movs	r3, #0
 80041e8:	f7fc fbee 	bl	80009c8 <__aeabi_dcmpeq>
 80041ec:	2800      	cmp	r0, #0
 80041ee:	d033      	beq.n	8004258 <_printf_float+0x26c>
 80041f0:	2301      	movs	r3, #1
 80041f2:	4631      	mov	r1, r6
 80041f4:	4628      	mov	r0, r5
 80041f6:	4a35      	ldr	r2, [pc, #212]	@ (80042cc <_printf_float+0x2e0>)
 80041f8:	47b8      	blx	r7
 80041fa:	3001      	adds	r0, #1
 80041fc:	f43f af51 	beq.w	80040a2 <_printf_float+0xb6>
 8004200:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004204:	4543      	cmp	r3, r8
 8004206:	db02      	blt.n	800420e <_printf_float+0x222>
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	07d8      	lsls	r0, r3, #31
 800420c:	d50f      	bpl.n	800422e <_printf_float+0x242>
 800420e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004212:	4631      	mov	r1, r6
 8004214:	4628      	mov	r0, r5
 8004216:	47b8      	blx	r7
 8004218:	3001      	adds	r0, #1
 800421a:	f43f af42 	beq.w	80040a2 <_printf_float+0xb6>
 800421e:	f04f 0900 	mov.w	r9, #0
 8004222:	f108 38ff 	add.w	r8, r8, #4294967295
 8004226:	f104 0a1a 	add.w	sl, r4, #26
 800422a:	45c8      	cmp	r8, r9
 800422c:	dc09      	bgt.n	8004242 <_printf_float+0x256>
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	079b      	lsls	r3, r3, #30
 8004232:	f100 8102 	bmi.w	800443a <_printf_float+0x44e>
 8004236:	68e0      	ldr	r0, [r4, #12]
 8004238:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800423a:	4298      	cmp	r0, r3
 800423c:	bfb8      	it	lt
 800423e:	4618      	movlt	r0, r3
 8004240:	e731      	b.n	80040a6 <_printf_float+0xba>
 8004242:	2301      	movs	r3, #1
 8004244:	4652      	mov	r2, sl
 8004246:	4631      	mov	r1, r6
 8004248:	4628      	mov	r0, r5
 800424a:	47b8      	blx	r7
 800424c:	3001      	adds	r0, #1
 800424e:	f43f af28 	beq.w	80040a2 <_printf_float+0xb6>
 8004252:	f109 0901 	add.w	r9, r9, #1
 8004256:	e7e8      	b.n	800422a <_printf_float+0x23e>
 8004258:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800425a:	2b00      	cmp	r3, #0
 800425c:	dc38      	bgt.n	80042d0 <_printf_float+0x2e4>
 800425e:	2301      	movs	r3, #1
 8004260:	4631      	mov	r1, r6
 8004262:	4628      	mov	r0, r5
 8004264:	4a19      	ldr	r2, [pc, #100]	@ (80042cc <_printf_float+0x2e0>)
 8004266:	47b8      	blx	r7
 8004268:	3001      	adds	r0, #1
 800426a:	f43f af1a 	beq.w	80040a2 <_printf_float+0xb6>
 800426e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004272:	ea59 0303 	orrs.w	r3, r9, r3
 8004276:	d102      	bne.n	800427e <_printf_float+0x292>
 8004278:	6823      	ldr	r3, [r4, #0]
 800427a:	07d9      	lsls	r1, r3, #31
 800427c:	d5d7      	bpl.n	800422e <_printf_float+0x242>
 800427e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004282:	4631      	mov	r1, r6
 8004284:	4628      	mov	r0, r5
 8004286:	47b8      	blx	r7
 8004288:	3001      	adds	r0, #1
 800428a:	f43f af0a 	beq.w	80040a2 <_printf_float+0xb6>
 800428e:	f04f 0a00 	mov.w	sl, #0
 8004292:	f104 0b1a 	add.w	fp, r4, #26
 8004296:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004298:	425b      	negs	r3, r3
 800429a:	4553      	cmp	r3, sl
 800429c:	dc01      	bgt.n	80042a2 <_printf_float+0x2b6>
 800429e:	464b      	mov	r3, r9
 80042a0:	e793      	b.n	80041ca <_printf_float+0x1de>
 80042a2:	2301      	movs	r3, #1
 80042a4:	465a      	mov	r2, fp
 80042a6:	4631      	mov	r1, r6
 80042a8:	4628      	mov	r0, r5
 80042aa:	47b8      	blx	r7
 80042ac:	3001      	adds	r0, #1
 80042ae:	f43f aef8 	beq.w	80040a2 <_printf_float+0xb6>
 80042b2:	f10a 0a01 	add.w	sl, sl, #1
 80042b6:	e7ee      	b.n	8004296 <_printf_float+0x2aa>
 80042b8:	7fefffff 	.word	0x7fefffff
 80042bc:	08006807 	.word	0x08006807
 80042c0:	0800680b 	.word	0x0800680b
 80042c4:	0800680f 	.word	0x0800680f
 80042c8:	08006813 	.word	0x08006813
 80042cc:	08006817 	.word	0x08006817
 80042d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80042d2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80042d6:	4553      	cmp	r3, sl
 80042d8:	bfa8      	it	ge
 80042da:	4653      	movge	r3, sl
 80042dc:	2b00      	cmp	r3, #0
 80042de:	4699      	mov	r9, r3
 80042e0:	dc36      	bgt.n	8004350 <_printf_float+0x364>
 80042e2:	f04f 0b00 	mov.w	fp, #0
 80042e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042ea:	f104 021a 	add.w	r2, r4, #26
 80042ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80042f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80042f2:	eba3 0309 	sub.w	r3, r3, r9
 80042f6:	455b      	cmp	r3, fp
 80042f8:	dc31      	bgt.n	800435e <_printf_float+0x372>
 80042fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80042fc:	459a      	cmp	sl, r3
 80042fe:	dc3a      	bgt.n	8004376 <_printf_float+0x38a>
 8004300:	6823      	ldr	r3, [r4, #0]
 8004302:	07da      	lsls	r2, r3, #31
 8004304:	d437      	bmi.n	8004376 <_printf_float+0x38a>
 8004306:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004308:	ebaa 0903 	sub.w	r9, sl, r3
 800430c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800430e:	ebaa 0303 	sub.w	r3, sl, r3
 8004312:	4599      	cmp	r9, r3
 8004314:	bfa8      	it	ge
 8004316:	4699      	movge	r9, r3
 8004318:	f1b9 0f00 	cmp.w	r9, #0
 800431c:	dc33      	bgt.n	8004386 <_printf_float+0x39a>
 800431e:	f04f 0800 	mov.w	r8, #0
 8004322:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004326:	f104 0b1a 	add.w	fp, r4, #26
 800432a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800432c:	ebaa 0303 	sub.w	r3, sl, r3
 8004330:	eba3 0309 	sub.w	r3, r3, r9
 8004334:	4543      	cmp	r3, r8
 8004336:	f77f af7a 	ble.w	800422e <_printf_float+0x242>
 800433a:	2301      	movs	r3, #1
 800433c:	465a      	mov	r2, fp
 800433e:	4631      	mov	r1, r6
 8004340:	4628      	mov	r0, r5
 8004342:	47b8      	blx	r7
 8004344:	3001      	adds	r0, #1
 8004346:	f43f aeac 	beq.w	80040a2 <_printf_float+0xb6>
 800434a:	f108 0801 	add.w	r8, r8, #1
 800434e:	e7ec      	b.n	800432a <_printf_float+0x33e>
 8004350:	4642      	mov	r2, r8
 8004352:	4631      	mov	r1, r6
 8004354:	4628      	mov	r0, r5
 8004356:	47b8      	blx	r7
 8004358:	3001      	adds	r0, #1
 800435a:	d1c2      	bne.n	80042e2 <_printf_float+0x2f6>
 800435c:	e6a1      	b.n	80040a2 <_printf_float+0xb6>
 800435e:	2301      	movs	r3, #1
 8004360:	4631      	mov	r1, r6
 8004362:	4628      	mov	r0, r5
 8004364:	920a      	str	r2, [sp, #40]	@ 0x28
 8004366:	47b8      	blx	r7
 8004368:	3001      	adds	r0, #1
 800436a:	f43f ae9a 	beq.w	80040a2 <_printf_float+0xb6>
 800436e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004370:	f10b 0b01 	add.w	fp, fp, #1
 8004374:	e7bb      	b.n	80042ee <_printf_float+0x302>
 8004376:	4631      	mov	r1, r6
 8004378:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800437c:	4628      	mov	r0, r5
 800437e:	47b8      	blx	r7
 8004380:	3001      	adds	r0, #1
 8004382:	d1c0      	bne.n	8004306 <_printf_float+0x31a>
 8004384:	e68d      	b.n	80040a2 <_printf_float+0xb6>
 8004386:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004388:	464b      	mov	r3, r9
 800438a:	4631      	mov	r1, r6
 800438c:	4628      	mov	r0, r5
 800438e:	4442      	add	r2, r8
 8004390:	47b8      	blx	r7
 8004392:	3001      	adds	r0, #1
 8004394:	d1c3      	bne.n	800431e <_printf_float+0x332>
 8004396:	e684      	b.n	80040a2 <_printf_float+0xb6>
 8004398:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800439c:	f1ba 0f01 	cmp.w	sl, #1
 80043a0:	dc01      	bgt.n	80043a6 <_printf_float+0x3ba>
 80043a2:	07db      	lsls	r3, r3, #31
 80043a4:	d536      	bpl.n	8004414 <_printf_float+0x428>
 80043a6:	2301      	movs	r3, #1
 80043a8:	4642      	mov	r2, r8
 80043aa:	4631      	mov	r1, r6
 80043ac:	4628      	mov	r0, r5
 80043ae:	47b8      	blx	r7
 80043b0:	3001      	adds	r0, #1
 80043b2:	f43f ae76 	beq.w	80040a2 <_printf_float+0xb6>
 80043b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80043ba:	4631      	mov	r1, r6
 80043bc:	4628      	mov	r0, r5
 80043be:	47b8      	blx	r7
 80043c0:	3001      	adds	r0, #1
 80043c2:	f43f ae6e 	beq.w	80040a2 <_printf_float+0xb6>
 80043c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80043ca:	2200      	movs	r2, #0
 80043cc:	2300      	movs	r3, #0
 80043ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80043d2:	f7fc faf9 	bl	80009c8 <__aeabi_dcmpeq>
 80043d6:	b9c0      	cbnz	r0, 800440a <_printf_float+0x41e>
 80043d8:	4653      	mov	r3, sl
 80043da:	f108 0201 	add.w	r2, r8, #1
 80043de:	4631      	mov	r1, r6
 80043e0:	4628      	mov	r0, r5
 80043e2:	47b8      	blx	r7
 80043e4:	3001      	adds	r0, #1
 80043e6:	d10c      	bne.n	8004402 <_printf_float+0x416>
 80043e8:	e65b      	b.n	80040a2 <_printf_float+0xb6>
 80043ea:	2301      	movs	r3, #1
 80043ec:	465a      	mov	r2, fp
 80043ee:	4631      	mov	r1, r6
 80043f0:	4628      	mov	r0, r5
 80043f2:	47b8      	blx	r7
 80043f4:	3001      	adds	r0, #1
 80043f6:	f43f ae54 	beq.w	80040a2 <_printf_float+0xb6>
 80043fa:	f108 0801 	add.w	r8, r8, #1
 80043fe:	45d0      	cmp	r8, sl
 8004400:	dbf3      	blt.n	80043ea <_printf_float+0x3fe>
 8004402:	464b      	mov	r3, r9
 8004404:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004408:	e6e0      	b.n	80041cc <_printf_float+0x1e0>
 800440a:	f04f 0800 	mov.w	r8, #0
 800440e:	f104 0b1a 	add.w	fp, r4, #26
 8004412:	e7f4      	b.n	80043fe <_printf_float+0x412>
 8004414:	2301      	movs	r3, #1
 8004416:	4642      	mov	r2, r8
 8004418:	e7e1      	b.n	80043de <_printf_float+0x3f2>
 800441a:	2301      	movs	r3, #1
 800441c:	464a      	mov	r2, r9
 800441e:	4631      	mov	r1, r6
 8004420:	4628      	mov	r0, r5
 8004422:	47b8      	blx	r7
 8004424:	3001      	adds	r0, #1
 8004426:	f43f ae3c 	beq.w	80040a2 <_printf_float+0xb6>
 800442a:	f108 0801 	add.w	r8, r8, #1
 800442e:	68e3      	ldr	r3, [r4, #12]
 8004430:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004432:	1a5b      	subs	r3, r3, r1
 8004434:	4543      	cmp	r3, r8
 8004436:	dcf0      	bgt.n	800441a <_printf_float+0x42e>
 8004438:	e6fd      	b.n	8004236 <_printf_float+0x24a>
 800443a:	f04f 0800 	mov.w	r8, #0
 800443e:	f104 0919 	add.w	r9, r4, #25
 8004442:	e7f4      	b.n	800442e <_printf_float+0x442>

08004444 <_printf_common>:
 8004444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004448:	4616      	mov	r6, r2
 800444a:	4698      	mov	r8, r3
 800444c:	688a      	ldr	r2, [r1, #8]
 800444e:	690b      	ldr	r3, [r1, #16]
 8004450:	4607      	mov	r7, r0
 8004452:	4293      	cmp	r3, r2
 8004454:	bfb8      	it	lt
 8004456:	4613      	movlt	r3, r2
 8004458:	6033      	str	r3, [r6, #0]
 800445a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800445e:	460c      	mov	r4, r1
 8004460:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004464:	b10a      	cbz	r2, 800446a <_printf_common+0x26>
 8004466:	3301      	adds	r3, #1
 8004468:	6033      	str	r3, [r6, #0]
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	0699      	lsls	r1, r3, #26
 800446e:	bf42      	ittt	mi
 8004470:	6833      	ldrmi	r3, [r6, #0]
 8004472:	3302      	addmi	r3, #2
 8004474:	6033      	strmi	r3, [r6, #0]
 8004476:	6825      	ldr	r5, [r4, #0]
 8004478:	f015 0506 	ands.w	r5, r5, #6
 800447c:	d106      	bne.n	800448c <_printf_common+0x48>
 800447e:	f104 0a19 	add.w	sl, r4, #25
 8004482:	68e3      	ldr	r3, [r4, #12]
 8004484:	6832      	ldr	r2, [r6, #0]
 8004486:	1a9b      	subs	r3, r3, r2
 8004488:	42ab      	cmp	r3, r5
 800448a:	dc2b      	bgt.n	80044e4 <_printf_common+0xa0>
 800448c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004490:	6822      	ldr	r2, [r4, #0]
 8004492:	3b00      	subs	r3, #0
 8004494:	bf18      	it	ne
 8004496:	2301      	movne	r3, #1
 8004498:	0692      	lsls	r2, r2, #26
 800449a:	d430      	bmi.n	80044fe <_printf_common+0xba>
 800449c:	4641      	mov	r1, r8
 800449e:	4638      	mov	r0, r7
 80044a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044a4:	47c8      	blx	r9
 80044a6:	3001      	adds	r0, #1
 80044a8:	d023      	beq.n	80044f2 <_printf_common+0xae>
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	6922      	ldr	r2, [r4, #16]
 80044ae:	f003 0306 	and.w	r3, r3, #6
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	bf14      	ite	ne
 80044b6:	2500      	movne	r5, #0
 80044b8:	6833      	ldreq	r3, [r6, #0]
 80044ba:	f04f 0600 	mov.w	r6, #0
 80044be:	bf08      	it	eq
 80044c0:	68e5      	ldreq	r5, [r4, #12]
 80044c2:	f104 041a 	add.w	r4, r4, #26
 80044c6:	bf08      	it	eq
 80044c8:	1aed      	subeq	r5, r5, r3
 80044ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80044ce:	bf08      	it	eq
 80044d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044d4:	4293      	cmp	r3, r2
 80044d6:	bfc4      	itt	gt
 80044d8:	1a9b      	subgt	r3, r3, r2
 80044da:	18ed      	addgt	r5, r5, r3
 80044dc:	42b5      	cmp	r5, r6
 80044de:	d11a      	bne.n	8004516 <_printf_common+0xd2>
 80044e0:	2000      	movs	r0, #0
 80044e2:	e008      	b.n	80044f6 <_printf_common+0xb2>
 80044e4:	2301      	movs	r3, #1
 80044e6:	4652      	mov	r2, sl
 80044e8:	4641      	mov	r1, r8
 80044ea:	4638      	mov	r0, r7
 80044ec:	47c8      	blx	r9
 80044ee:	3001      	adds	r0, #1
 80044f0:	d103      	bne.n	80044fa <_printf_common+0xb6>
 80044f2:	f04f 30ff 	mov.w	r0, #4294967295
 80044f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044fa:	3501      	adds	r5, #1
 80044fc:	e7c1      	b.n	8004482 <_printf_common+0x3e>
 80044fe:	2030      	movs	r0, #48	@ 0x30
 8004500:	18e1      	adds	r1, r4, r3
 8004502:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004506:	1c5a      	adds	r2, r3, #1
 8004508:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800450c:	4422      	add	r2, r4
 800450e:	3302      	adds	r3, #2
 8004510:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004514:	e7c2      	b.n	800449c <_printf_common+0x58>
 8004516:	2301      	movs	r3, #1
 8004518:	4622      	mov	r2, r4
 800451a:	4641      	mov	r1, r8
 800451c:	4638      	mov	r0, r7
 800451e:	47c8      	blx	r9
 8004520:	3001      	adds	r0, #1
 8004522:	d0e6      	beq.n	80044f2 <_printf_common+0xae>
 8004524:	3601      	adds	r6, #1
 8004526:	e7d9      	b.n	80044dc <_printf_common+0x98>

08004528 <_printf_i>:
 8004528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800452c:	7e0f      	ldrb	r7, [r1, #24]
 800452e:	4691      	mov	r9, r2
 8004530:	2f78      	cmp	r7, #120	@ 0x78
 8004532:	4680      	mov	r8, r0
 8004534:	460c      	mov	r4, r1
 8004536:	469a      	mov	sl, r3
 8004538:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800453a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800453e:	d807      	bhi.n	8004550 <_printf_i+0x28>
 8004540:	2f62      	cmp	r7, #98	@ 0x62
 8004542:	d80a      	bhi.n	800455a <_printf_i+0x32>
 8004544:	2f00      	cmp	r7, #0
 8004546:	f000 80d3 	beq.w	80046f0 <_printf_i+0x1c8>
 800454a:	2f58      	cmp	r7, #88	@ 0x58
 800454c:	f000 80ba 	beq.w	80046c4 <_printf_i+0x19c>
 8004550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004554:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004558:	e03a      	b.n	80045d0 <_printf_i+0xa8>
 800455a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800455e:	2b15      	cmp	r3, #21
 8004560:	d8f6      	bhi.n	8004550 <_printf_i+0x28>
 8004562:	a101      	add	r1, pc, #4	@ (adr r1, 8004568 <_printf_i+0x40>)
 8004564:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004568:	080045c1 	.word	0x080045c1
 800456c:	080045d5 	.word	0x080045d5
 8004570:	08004551 	.word	0x08004551
 8004574:	08004551 	.word	0x08004551
 8004578:	08004551 	.word	0x08004551
 800457c:	08004551 	.word	0x08004551
 8004580:	080045d5 	.word	0x080045d5
 8004584:	08004551 	.word	0x08004551
 8004588:	08004551 	.word	0x08004551
 800458c:	08004551 	.word	0x08004551
 8004590:	08004551 	.word	0x08004551
 8004594:	080046d7 	.word	0x080046d7
 8004598:	080045ff 	.word	0x080045ff
 800459c:	08004691 	.word	0x08004691
 80045a0:	08004551 	.word	0x08004551
 80045a4:	08004551 	.word	0x08004551
 80045a8:	080046f9 	.word	0x080046f9
 80045ac:	08004551 	.word	0x08004551
 80045b0:	080045ff 	.word	0x080045ff
 80045b4:	08004551 	.word	0x08004551
 80045b8:	08004551 	.word	0x08004551
 80045bc:	08004699 	.word	0x08004699
 80045c0:	6833      	ldr	r3, [r6, #0]
 80045c2:	1d1a      	adds	r2, r3, #4
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	6032      	str	r2, [r6, #0]
 80045c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80045d0:	2301      	movs	r3, #1
 80045d2:	e09e      	b.n	8004712 <_printf_i+0x1ea>
 80045d4:	6833      	ldr	r3, [r6, #0]
 80045d6:	6820      	ldr	r0, [r4, #0]
 80045d8:	1d19      	adds	r1, r3, #4
 80045da:	6031      	str	r1, [r6, #0]
 80045dc:	0606      	lsls	r6, r0, #24
 80045de:	d501      	bpl.n	80045e4 <_printf_i+0xbc>
 80045e0:	681d      	ldr	r5, [r3, #0]
 80045e2:	e003      	b.n	80045ec <_printf_i+0xc4>
 80045e4:	0645      	lsls	r5, r0, #25
 80045e6:	d5fb      	bpl.n	80045e0 <_printf_i+0xb8>
 80045e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80045ec:	2d00      	cmp	r5, #0
 80045ee:	da03      	bge.n	80045f8 <_printf_i+0xd0>
 80045f0:	232d      	movs	r3, #45	@ 0x2d
 80045f2:	426d      	negs	r5, r5
 80045f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045f8:	230a      	movs	r3, #10
 80045fa:	4859      	ldr	r0, [pc, #356]	@ (8004760 <_printf_i+0x238>)
 80045fc:	e011      	b.n	8004622 <_printf_i+0xfa>
 80045fe:	6821      	ldr	r1, [r4, #0]
 8004600:	6833      	ldr	r3, [r6, #0]
 8004602:	0608      	lsls	r0, r1, #24
 8004604:	f853 5b04 	ldr.w	r5, [r3], #4
 8004608:	d402      	bmi.n	8004610 <_printf_i+0xe8>
 800460a:	0649      	lsls	r1, r1, #25
 800460c:	bf48      	it	mi
 800460e:	b2ad      	uxthmi	r5, r5
 8004610:	2f6f      	cmp	r7, #111	@ 0x6f
 8004612:	6033      	str	r3, [r6, #0]
 8004614:	bf14      	ite	ne
 8004616:	230a      	movne	r3, #10
 8004618:	2308      	moveq	r3, #8
 800461a:	4851      	ldr	r0, [pc, #324]	@ (8004760 <_printf_i+0x238>)
 800461c:	2100      	movs	r1, #0
 800461e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004622:	6866      	ldr	r6, [r4, #4]
 8004624:	2e00      	cmp	r6, #0
 8004626:	bfa8      	it	ge
 8004628:	6821      	ldrge	r1, [r4, #0]
 800462a:	60a6      	str	r6, [r4, #8]
 800462c:	bfa4      	itt	ge
 800462e:	f021 0104 	bicge.w	r1, r1, #4
 8004632:	6021      	strge	r1, [r4, #0]
 8004634:	b90d      	cbnz	r5, 800463a <_printf_i+0x112>
 8004636:	2e00      	cmp	r6, #0
 8004638:	d04b      	beq.n	80046d2 <_printf_i+0x1aa>
 800463a:	4616      	mov	r6, r2
 800463c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004640:	fb03 5711 	mls	r7, r3, r1, r5
 8004644:	5dc7      	ldrb	r7, [r0, r7]
 8004646:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800464a:	462f      	mov	r7, r5
 800464c:	42bb      	cmp	r3, r7
 800464e:	460d      	mov	r5, r1
 8004650:	d9f4      	bls.n	800463c <_printf_i+0x114>
 8004652:	2b08      	cmp	r3, #8
 8004654:	d10b      	bne.n	800466e <_printf_i+0x146>
 8004656:	6823      	ldr	r3, [r4, #0]
 8004658:	07df      	lsls	r7, r3, #31
 800465a:	d508      	bpl.n	800466e <_printf_i+0x146>
 800465c:	6923      	ldr	r3, [r4, #16]
 800465e:	6861      	ldr	r1, [r4, #4]
 8004660:	4299      	cmp	r1, r3
 8004662:	bfde      	ittt	le
 8004664:	2330      	movle	r3, #48	@ 0x30
 8004666:	f806 3c01 	strble.w	r3, [r6, #-1]
 800466a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800466e:	1b92      	subs	r2, r2, r6
 8004670:	6122      	str	r2, [r4, #16]
 8004672:	464b      	mov	r3, r9
 8004674:	4621      	mov	r1, r4
 8004676:	4640      	mov	r0, r8
 8004678:	f8cd a000 	str.w	sl, [sp]
 800467c:	aa03      	add	r2, sp, #12
 800467e:	f7ff fee1 	bl	8004444 <_printf_common>
 8004682:	3001      	adds	r0, #1
 8004684:	d14a      	bne.n	800471c <_printf_i+0x1f4>
 8004686:	f04f 30ff 	mov.w	r0, #4294967295
 800468a:	b004      	add	sp, #16
 800468c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	f043 0320 	orr.w	r3, r3, #32
 8004696:	6023      	str	r3, [r4, #0]
 8004698:	2778      	movs	r7, #120	@ 0x78
 800469a:	4832      	ldr	r0, [pc, #200]	@ (8004764 <_printf_i+0x23c>)
 800469c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046a0:	6823      	ldr	r3, [r4, #0]
 80046a2:	6831      	ldr	r1, [r6, #0]
 80046a4:	061f      	lsls	r7, r3, #24
 80046a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80046aa:	d402      	bmi.n	80046b2 <_printf_i+0x18a>
 80046ac:	065f      	lsls	r7, r3, #25
 80046ae:	bf48      	it	mi
 80046b0:	b2ad      	uxthmi	r5, r5
 80046b2:	6031      	str	r1, [r6, #0]
 80046b4:	07d9      	lsls	r1, r3, #31
 80046b6:	bf44      	itt	mi
 80046b8:	f043 0320 	orrmi.w	r3, r3, #32
 80046bc:	6023      	strmi	r3, [r4, #0]
 80046be:	b11d      	cbz	r5, 80046c8 <_printf_i+0x1a0>
 80046c0:	2310      	movs	r3, #16
 80046c2:	e7ab      	b.n	800461c <_printf_i+0xf4>
 80046c4:	4826      	ldr	r0, [pc, #152]	@ (8004760 <_printf_i+0x238>)
 80046c6:	e7e9      	b.n	800469c <_printf_i+0x174>
 80046c8:	6823      	ldr	r3, [r4, #0]
 80046ca:	f023 0320 	bic.w	r3, r3, #32
 80046ce:	6023      	str	r3, [r4, #0]
 80046d0:	e7f6      	b.n	80046c0 <_printf_i+0x198>
 80046d2:	4616      	mov	r6, r2
 80046d4:	e7bd      	b.n	8004652 <_printf_i+0x12a>
 80046d6:	6833      	ldr	r3, [r6, #0]
 80046d8:	6825      	ldr	r5, [r4, #0]
 80046da:	1d18      	adds	r0, r3, #4
 80046dc:	6961      	ldr	r1, [r4, #20]
 80046de:	6030      	str	r0, [r6, #0]
 80046e0:	062e      	lsls	r6, r5, #24
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	d501      	bpl.n	80046ea <_printf_i+0x1c2>
 80046e6:	6019      	str	r1, [r3, #0]
 80046e8:	e002      	b.n	80046f0 <_printf_i+0x1c8>
 80046ea:	0668      	lsls	r0, r5, #25
 80046ec:	d5fb      	bpl.n	80046e6 <_printf_i+0x1be>
 80046ee:	8019      	strh	r1, [r3, #0]
 80046f0:	2300      	movs	r3, #0
 80046f2:	4616      	mov	r6, r2
 80046f4:	6123      	str	r3, [r4, #16]
 80046f6:	e7bc      	b.n	8004672 <_printf_i+0x14a>
 80046f8:	6833      	ldr	r3, [r6, #0]
 80046fa:	2100      	movs	r1, #0
 80046fc:	1d1a      	adds	r2, r3, #4
 80046fe:	6032      	str	r2, [r6, #0]
 8004700:	681e      	ldr	r6, [r3, #0]
 8004702:	6862      	ldr	r2, [r4, #4]
 8004704:	4630      	mov	r0, r6
 8004706:	f000 f9b4 	bl	8004a72 <memchr>
 800470a:	b108      	cbz	r0, 8004710 <_printf_i+0x1e8>
 800470c:	1b80      	subs	r0, r0, r6
 800470e:	6060      	str	r0, [r4, #4]
 8004710:	6863      	ldr	r3, [r4, #4]
 8004712:	6123      	str	r3, [r4, #16]
 8004714:	2300      	movs	r3, #0
 8004716:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800471a:	e7aa      	b.n	8004672 <_printf_i+0x14a>
 800471c:	4632      	mov	r2, r6
 800471e:	4649      	mov	r1, r9
 8004720:	4640      	mov	r0, r8
 8004722:	6923      	ldr	r3, [r4, #16]
 8004724:	47d0      	blx	sl
 8004726:	3001      	adds	r0, #1
 8004728:	d0ad      	beq.n	8004686 <_printf_i+0x15e>
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	079b      	lsls	r3, r3, #30
 800472e:	d413      	bmi.n	8004758 <_printf_i+0x230>
 8004730:	68e0      	ldr	r0, [r4, #12]
 8004732:	9b03      	ldr	r3, [sp, #12]
 8004734:	4298      	cmp	r0, r3
 8004736:	bfb8      	it	lt
 8004738:	4618      	movlt	r0, r3
 800473a:	e7a6      	b.n	800468a <_printf_i+0x162>
 800473c:	2301      	movs	r3, #1
 800473e:	4632      	mov	r2, r6
 8004740:	4649      	mov	r1, r9
 8004742:	4640      	mov	r0, r8
 8004744:	47d0      	blx	sl
 8004746:	3001      	adds	r0, #1
 8004748:	d09d      	beq.n	8004686 <_printf_i+0x15e>
 800474a:	3501      	adds	r5, #1
 800474c:	68e3      	ldr	r3, [r4, #12]
 800474e:	9903      	ldr	r1, [sp, #12]
 8004750:	1a5b      	subs	r3, r3, r1
 8004752:	42ab      	cmp	r3, r5
 8004754:	dcf2      	bgt.n	800473c <_printf_i+0x214>
 8004756:	e7eb      	b.n	8004730 <_printf_i+0x208>
 8004758:	2500      	movs	r5, #0
 800475a:	f104 0619 	add.w	r6, r4, #25
 800475e:	e7f5      	b.n	800474c <_printf_i+0x224>
 8004760:	08006819 	.word	0x08006819
 8004764:	0800682a 	.word	0x0800682a

08004768 <std>:
 8004768:	2300      	movs	r3, #0
 800476a:	b510      	push	{r4, lr}
 800476c:	4604      	mov	r4, r0
 800476e:	e9c0 3300 	strd	r3, r3, [r0]
 8004772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004776:	6083      	str	r3, [r0, #8]
 8004778:	8181      	strh	r1, [r0, #12]
 800477a:	6643      	str	r3, [r0, #100]	@ 0x64
 800477c:	81c2      	strh	r2, [r0, #14]
 800477e:	6183      	str	r3, [r0, #24]
 8004780:	4619      	mov	r1, r3
 8004782:	2208      	movs	r2, #8
 8004784:	305c      	adds	r0, #92	@ 0x5c
 8004786:	f000 f8f4 	bl	8004972 <memset>
 800478a:	4b0d      	ldr	r3, [pc, #52]	@ (80047c0 <std+0x58>)
 800478c:	6224      	str	r4, [r4, #32]
 800478e:	6263      	str	r3, [r4, #36]	@ 0x24
 8004790:	4b0c      	ldr	r3, [pc, #48]	@ (80047c4 <std+0x5c>)
 8004792:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004794:	4b0c      	ldr	r3, [pc, #48]	@ (80047c8 <std+0x60>)
 8004796:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004798:	4b0c      	ldr	r3, [pc, #48]	@ (80047cc <std+0x64>)
 800479a:	6323      	str	r3, [r4, #48]	@ 0x30
 800479c:	4b0c      	ldr	r3, [pc, #48]	@ (80047d0 <std+0x68>)
 800479e:	429c      	cmp	r4, r3
 80047a0:	d006      	beq.n	80047b0 <std+0x48>
 80047a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80047a6:	4294      	cmp	r4, r2
 80047a8:	d002      	beq.n	80047b0 <std+0x48>
 80047aa:	33d0      	adds	r3, #208	@ 0xd0
 80047ac:	429c      	cmp	r4, r3
 80047ae:	d105      	bne.n	80047bc <std+0x54>
 80047b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80047b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b8:	f000 b958 	b.w	8004a6c <__retarget_lock_init_recursive>
 80047bc:	bd10      	pop	{r4, pc}
 80047be:	bf00      	nop
 80047c0:	080048ed 	.word	0x080048ed
 80047c4:	0800490f 	.word	0x0800490f
 80047c8:	08004947 	.word	0x08004947
 80047cc:	0800496b 	.word	0x0800496b
 80047d0:	200003cc 	.word	0x200003cc

080047d4 <stdio_exit_handler>:
 80047d4:	4a02      	ldr	r2, [pc, #8]	@ (80047e0 <stdio_exit_handler+0xc>)
 80047d6:	4903      	ldr	r1, [pc, #12]	@ (80047e4 <stdio_exit_handler+0x10>)
 80047d8:	4803      	ldr	r0, [pc, #12]	@ (80047e8 <stdio_exit_handler+0x14>)
 80047da:	f000 b869 	b.w	80048b0 <_fwalk_sglue>
 80047de:	bf00      	nop
 80047e0:	20000000 	.word	0x20000000
 80047e4:	0800614d 	.word	0x0800614d
 80047e8:	20000010 	.word	0x20000010

080047ec <cleanup_stdio>:
 80047ec:	6841      	ldr	r1, [r0, #4]
 80047ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004820 <cleanup_stdio+0x34>)
 80047f0:	b510      	push	{r4, lr}
 80047f2:	4299      	cmp	r1, r3
 80047f4:	4604      	mov	r4, r0
 80047f6:	d001      	beq.n	80047fc <cleanup_stdio+0x10>
 80047f8:	f001 fca8 	bl	800614c <_fflush_r>
 80047fc:	68a1      	ldr	r1, [r4, #8]
 80047fe:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <cleanup_stdio+0x38>)
 8004800:	4299      	cmp	r1, r3
 8004802:	d002      	beq.n	800480a <cleanup_stdio+0x1e>
 8004804:	4620      	mov	r0, r4
 8004806:	f001 fca1 	bl	800614c <_fflush_r>
 800480a:	68e1      	ldr	r1, [r4, #12]
 800480c:	4b06      	ldr	r3, [pc, #24]	@ (8004828 <cleanup_stdio+0x3c>)
 800480e:	4299      	cmp	r1, r3
 8004810:	d004      	beq.n	800481c <cleanup_stdio+0x30>
 8004812:	4620      	mov	r0, r4
 8004814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004818:	f001 bc98 	b.w	800614c <_fflush_r>
 800481c:	bd10      	pop	{r4, pc}
 800481e:	bf00      	nop
 8004820:	200003cc 	.word	0x200003cc
 8004824:	20000434 	.word	0x20000434
 8004828:	2000049c 	.word	0x2000049c

0800482c <global_stdio_init.part.0>:
 800482c:	b510      	push	{r4, lr}
 800482e:	4b0b      	ldr	r3, [pc, #44]	@ (800485c <global_stdio_init.part.0+0x30>)
 8004830:	4c0b      	ldr	r4, [pc, #44]	@ (8004860 <global_stdio_init.part.0+0x34>)
 8004832:	4a0c      	ldr	r2, [pc, #48]	@ (8004864 <global_stdio_init.part.0+0x38>)
 8004834:	4620      	mov	r0, r4
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	2104      	movs	r1, #4
 800483a:	2200      	movs	r2, #0
 800483c:	f7ff ff94 	bl	8004768 <std>
 8004840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004844:	2201      	movs	r2, #1
 8004846:	2109      	movs	r1, #9
 8004848:	f7ff ff8e 	bl	8004768 <std>
 800484c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004850:	2202      	movs	r2, #2
 8004852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004856:	2112      	movs	r1, #18
 8004858:	f7ff bf86 	b.w	8004768 <std>
 800485c:	20000504 	.word	0x20000504
 8004860:	200003cc 	.word	0x200003cc
 8004864:	080047d5 	.word	0x080047d5

08004868 <__sfp_lock_acquire>:
 8004868:	4801      	ldr	r0, [pc, #4]	@ (8004870 <__sfp_lock_acquire+0x8>)
 800486a:	f000 b900 	b.w	8004a6e <__retarget_lock_acquire_recursive>
 800486e:	bf00      	nop
 8004870:	2000050d 	.word	0x2000050d

08004874 <__sfp_lock_release>:
 8004874:	4801      	ldr	r0, [pc, #4]	@ (800487c <__sfp_lock_release+0x8>)
 8004876:	f000 b8fb 	b.w	8004a70 <__retarget_lock_release_recursive>
 800487a:	bf00      	nop
 800487c:	2000050d 	.word	0x2000050d

08004880 <__sinit>:
 8004880:	b510      	push	{r4, lr}
 8004882:	4604      	mov	r4, r0
 8004884:	f7ff fff0 	bl	8004868 <__sfp_lock_acquire>
 8004888:	6a23      	ldr	r3, [r4, #32]
 800488a:	b11b      	cbz	r3, 8004894 <__sinit+0x14>
 800488c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004890:	f7ff bff0 	b.w	8004874 <__sfp_lock_release>
 8004894:	4b04      	ldr	r3, [pc, #16]	@ (80048a8 <__sinit+0x28>)
 8004896:	6223      	str	r3, [r4, #32]
 8004898:	4b04      	ldr	r3, [pc, #16]	@ (80048ac <__sinit+0x2c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1f5      	bne.n	800488c <__sinit+0xc>
 80048a0:	f7ff ffc4 	bl	800482c <global_stdio_init.part.0>
 80048a4:	e7f2      	b.n	800488c <__sinit+0xc>
 80048a6:	bf00      	nop
 80048a8:	080047ed 	.word	0x080047ed
 80048ac:	20000504 	.word	0x20000504

080048b0 <_fwalk_sglue>:
 80048b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048b4:	4607      	mov	r7, r0
 80048b6:	4688      	mov	r8, r1
 80048b8:	4614      	mov	r4, r2
 80048ba:	2600      	movs	r6, #0
 80048bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80048c0:	f1b9 0901 	subs.w	r9, r9, #1
 80048c4:	d505      	bpl.n	80048d2 <_fwalk_sglue+0x22>
 80048c6:	6824      	ldr	r4, [r4, #0]
 80048c8:	2c00      	cmp	r4, #0
 80048ca:	d1f7      	bne.n	80048bc <_fwalk_sglue+0xc>
 80048cc:	4630      	mov	r0, r6
 80048ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048d2:	89ab      	ldrh	r3, [r5, #12]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d907      	bls.n	80048e8 <_fwalk_sglue+0x38>
 80048d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048dc:	3301      	adds	r3, #1
 80048de:	d003      	beq.n	80048e8 <_fwalk_sglue+0x38>
 80048e0:	4629      	mov	r1, r5
 80048e2:	4638      	mov	r0, r7
 80048e4:	47c0      	blx	r8
 80048e6:	4306      	orrs	r6, r0
 80048e8:	3568      	adds	r5, #104	@ 0x68
 80048ea:	e7e9      	b.n	80048c0 <_fwalk_sglue+0x10>

080048ec <__sread>:
 80048ec:	b510      	push	{r4, lr}
 80048ee:	460c      	mov	r4, r1
 80048f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f4:	f000 f86c 	bl	80049d0 <_read_r>
 80048f8:	2800      	cmp	r0, #0
 80048fa:	bfab      	itete	ge
 80048fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80048fe:	89a3      	ldrhlt	r3, [r4, #12]
 8004900:	181b      	addge	r3, r3, r0
 8004902:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004906:	bfac      	ite	ge
 8004908:	6563      	strge	r3, [r4, #84]	@ 0x54
 800490a:	81a3      	strhlt	r3, [r4, #12]
 800490c:	bd10      	pop	{r4, pc}

0800490e <__swrite>:
 800490e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004912:	461f      	mov	r7, r3
 8004914:	898b      	ldrh	r3, [r1, #12]
 8004916:	4605      	mov	r5, r0
 8004918:	05db      	lsls	r3, r3, #23
 800491a:	460c      	mov	r4, r1
 800491c:	4616      	mov	r6, r2
 800491e:	d505      	bpl.n	800492c <__swrite+0x1e>
 8004920:	2302      	movs	r3, #2
 8004922:	2200      	movs	r2, #0
 8004924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004928:	f000 f840 	bl	80049ac <_lseek_r>
 800492c:	89a3      	ldrh	r3, [r4, #12]
 800492e:	4632      	mov	r2, r6
 8004930:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004934:	81a3      	strh	r3, [r4, #12]
 8004936:	4628      	mov	r0, r5
 8004938:	463b      	mov	r3, r7
 800493a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800493e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004942:	f000 b857 	b.w	80049f4 <_write_r>

08004946 <__sseek>:
 8004946:	b510      	push	{r4, lr}
 8004948:	460c      	mov	r4, r1
 800494a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800494e:	f000 f82d 	bl	80049ac <_lseek_r>
 8004952:	1c43      	adds	r3, r0, #1
 8004954:	89a3      	ldrh	r3, [r4, #12]
 8004956:	bf15      	itete	ne
 8004958:	6560      	strne	r0, [r4, #84]	@ 0x54
 800495a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800495e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004962:	81a3      	strheq	r3, [r4, #12]
 8004964:	bf18      	it	ne
 8004966:	81a3      	strhne	r3, [r4, #12]
 8004968:	bd10      	pop	{r4, pc}

0800496a <__sclose>:
 800496a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800496e:	f000 b80d 	b.w	800498c <_close_r>

08004972 <memset>:
 8004972:	4603      	mov	r3, r0
 8004974:	4402      	add	r2, r0
 8004976:	4293      	cmp	r3, r2
 8004978:	d100      	bne.n	800497c <memset+0xa>
 800497a:	4770      	bx	lr
 800497c:	f803 1b01 	strb.w	r1, [r3], #1
 8004980:	e7f9      	b.n	8004976 <memset+0x4>
	...

08004984 <_localeconv_r>:
 8004984:	4800      	ldr	r0, [pc, #0]	@ (8004988 <_localeconv_r+0x4>)
 8004986:	4770      	bx	lr
 8004988:	2000014c 	.word	0x2000014c

0800498c <_close_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	2300      	movs	r3, #0
 8004990:	4d05      	ldr	r5, [pc, #20]	@ (80049a8 <_close_r+0x1c>)
 8004992:	4604      	mov	r4, r0
 8004994:	4608      	mov	r0, r1
 8004996:	602b      	str	r3, [r5, #0]
 8004998:	f7fc ffca 	bl	8001930 <_close>
 800499c:	1c43      	adds	r3, r0, #1
 800499e:	d102      	bne.n	80049a6 <_close_r+0x1a>
 80049a0:	682b      	ldr	r3, [r5, #0]
 80049a2:	b103      	cbz	r3, 80049a6 <_close_r+0x1a>
 80049a4:	6023      	str	r3, [r4, #0]
 80049a6:	bd38      	pop	{r3, r4, r5, pc}
 80049a8:	20000508 	.word	0x20000508

080049ac <_lseek_r>:
 80049ac:	b538      	push	{r3, r4, r5, lr}
 80049ae:	4604      	mov	r4, r0
 80049b0:	4608      	mov	r0, r1
 80049b2:	4611      	mov	r1, r2
 80049b4:	2200      	movs	r2, #0
 80049b6:	4d05      	ldr	r5, [pc, #20]	@ (80049cc <_lseek_r+0x20>)
 80049b8:	602a      	str	r2, [r5, #0]
 80049ba:	461a      	mov	r2, r3
 80049bc:	f7fc ffdc 	bl	8001978 <_lseek>
 80049c0:	1c43      	adds	r3, r0, #1
 80049c2:	d102      	bne.n	80049ca <_lseek_r+0x1e>
 80049c4:	682b      	ldr	r3, [r5, #0]
 80049c6:	b103      	cbz	r3, 80049ca <_lseek_r+0x1e>
 80049c8:	6023      	str	r3, [r4, #0]
 80049ca:	bd38      	pop	{r3, r4, r5, pc}
 80049cc:	20000508 	.word	0x20000508

080049d0 <_read_r>:
 80049d0:	b538      	push	{r3, r4, r5, lr}
 80049d2:	4604      	mov	r4, r0
 80049d4:	4608      	mov	r0, r1
 80049d6:	4611      	mov	r1, r2
 80049d8:	2200      	movs	r2, #0
 80049da:	4d05      	ldr	r5, [pc, #20]	@ (80049f0 <_read_r+0x20>)
 80049dc:	602a      	str	r2, [r5, #0]
 80049de:	461a      	mov	r2, r3
 80049e0:	f7fc ff6d 	bl	80018be <_read>
 80049e4:	1c43      	adds	r3, r0, #1
 80049e6:	d102      	bne.n	80049ee <_read_r+0x1e>
 80049e8:	682b      	ldr	r3, [r5, #0]
 80049ea:	b103      	cbz	r3, 80049ee <_read_r+0x1e>
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	bd38      	pop	{r3, r4, r5, pc}
 80049f0:	20000508 	.word	0x20000508

080049f4 <_write_r>:
 80049f4:	b538      	push	{r3, r4, r5, lr}
 80049f6:	4604      	mov	r4, r0
 80049f8:	4608      	mov	r0, r1
 80049fa:	4611      	mov	r1, r2
 80049fc:	2200      	movs	r2, #0
 80049fe:	4d05      	ldr	r5, [pc, #20]	@ (8004a14 <_write_r+0x20>)
 8004a00:	602a      	str	r2, [r5, #0]
 8004a02:	461a      	mov	r2, r3
 8004a04:	f7fc ff78 	bl	80018f8 <_write>
 8004a08:	1c43      	adds	r3, r0, #1
 8004a0a:	d102      	bne.n	8004a12 <_write_r+0x1e>
 8004a0c:	682b      	ldr	r3, [r5, #0]
 8004a0e:	b103      	cbz	r3, 8004a12 <_write_r+0x1e>
 8004a10:	6023      	str	r3, [r4, #0]
 8004a12:	bd38      	pop	{r3, r4, r5, pc}
 8004a14:	20000508 	.word	0x20000508

08004a18 <__errno>:
 8004a18:	4b01      	ldr	r3, [pc, #4]	@ (8004a20 <__errno+0x8>)
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	2000000c 	.word	0x2000000c

08004a24 <__libc_init_array>:
 8004a24:	b570      	push	{r4, r5, r6, lr}
 8004a26:	2600      	movs	r6, #0
 8004a28:	4d0c      	ldr	r5, [pc, #48]	@ (8004a5c <__libc_init_array+0x38>)
 8004a2a:	4c0d      	ldr	r4, [pc, #52]	@ (8004a60 <__libc_init_array+0x3c>)
 8004a2c:	1b64      	subs	r4, r4, r5
 8004a2e:	10a4      	asrs	r4, r4, #2
 8004a30:	42a6      	cmp	r6, r4
 8004a32:	d109      	bne.n	8004a48 <__libc_init_array+0x24>
 8004a34:	f001 fec8 	bl	80067c8 <_init>
 8004a38:	2600      	movs	r6, #0
 8004a3a:	4d0a      	ldr	r5, [pc, #40]	@ (8004a64 <__libc_init_array+0x40>)
 8004a3c:	4c0a      	ldr	r4, [pc, #40]	@ (8004a68 <__libc_init_array+0x44>)
 8004a3e:	1b64      	subs	r4, r4, r5
 8004a40:	10a4      	asrs	r4, r4, #2
 8004a42:	42a6      	cmp	r6, r4
 8004a44:	d105      	bne.n	8004a52 <__libc_init_array+0x2e>
 8004a46:	bd70      	pop	{r4, r5, r6, pc}
 8004a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a4c:	4798      	blx	r3
 8004a4e:	3601      	adds	r6, #1
 8004a50:	e7ee      	b.n	8004a30 <__libc_init_array+0xc>
 8004a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a56:	4798      	blx	r3
 8004a58:	3601      	adds	r6, #1
 8004a5a:	e7f2      	b.n	8004a42 <__libc_init_array+0x1e>
 8004a5c:	08006b80 	.word	0x08006b80
 8004a60:	08006b80 	.word	0x08006b80
 8004a64:	08006b80 	.word	0x08006b80
 8004a68:	08006b84 	.word	0x08006b84

08004a6c <__retarget_lock_init_recursive>:
 8004a6c:	4770      	bx	lr

08004a6e <__retarget_lock_acquire_recursive>:
 8004a6e:	4770      	bx	lr

08004a70 <__retarget_lock_release_recursive>:
 8004a70:	4770      	bx	lr

08004a72 <memchr>:
 8004a72:	4603      	mov	r3, r0
 8004a74:	b510      	push	{r4, lr}
 8004a76:	b2c9      	uxtb	r1, r1
 8004a78:	4402      	add	r2, r0
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	d101      	bne.n	8004a84 <memchr+0x12>
 8004a80:	2000      	movs	r0, #0
 8004a82:	e003      	b.n	8004a8c <memchr+0x1a>
 8004a84:	7804      	ldrb	r4, [r0, #0]
 8004a86:	3301      	adds	r3, #1
 8004a88:	428c      	cmp	r4, r1
 8004a8a:	d1f6      	bne.n	8004a7a <memchr+0x8>
 8004a8c:	bd10      	pop	{r4, pc}

08004a8e <memcpy>:
 8004a8e:	440a      	add	r2, r1
 8004a90:	4291      	cmp	r1, r2
 8004a92:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a96:	d100      	bne.n	8004a9a <memcpy+0xc>
 8004a98:	4770      	bx	lr
 8004a9a:	b510      	push	{r4, lr}
 8004a9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004aa0:	4291      	cmp	r1, r2
 8004aa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004aa6:	d1f9      	bne.n	8004a9c <memcpy+0xe>
 8004aa8:	bd10      	pop	{r4, pc}

08004aaa <quorem>:
 8004aaa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aae:	6903      	ldr	r3, [r0, #16]
 8004ab0:	690c      	ldr	r4, [r1, #16]
 8004ab2:	4607      	mov	r7, r0
 8004ab4:	42a3      	cmp	r3, r4
 8004ab6:	db7e      	blt.n	8004bb6 <quorem+0x10c>
 8004ab8:	3c01      	subs	r4, #1
 8004aba:	00a3      	lsls	r3, r4, #2
 8004abc:	f100 0514 	add.w	r5, r0, #20
 8004ac0:	f101 0814 	add.w	r8, r1, #20
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004aca:	9301      	str	r3, [sp, #4]
 8004acc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ad0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	fbb2 f6f3 	udiv	r6, r2, r3
 8004adc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004ae0:	d32e      	bcc.n	8004b40 <quorem+0x96>
 8004ae2:	f04f 0a00 	mov.w	sl, #0
 8004ae6:	46c4      	mov	ip, r8
 8004ae8:	46ae      	mov	lr, r5
 8004aea:	46d3      	mov	fp, sl
 8004aec:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004af0:	b298      	uxth	r0, r3
 8004af2:	fb06 a000 	mla	r0, r6, r0, sl
 8004af6:	0c1b      	lsrs	r3, r3, #16
 8004af8:	0c02      	lsrs	r2, r0, #16
 8004afa:	fb06 2303 	mla	r3, r6, r3, r2
 8004afe:	f8de 2000 	ldr.w	r2, [lr]
 8004b02:	b280      	uxth	r0, r0
 8004b04:	b292      	uxth	r2, r2
 8004b06:	1a12      	subs	r2, r2, r0
 8004b08:	445a      	add	r2, fp
 8004b0a:	f8de 0000 	ldr.w	r0, [lr]
 8004b0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004b18:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004b1c:	b292      	uxth	r2, r2
 8004b1e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004b22:	45e1      	cmp	r9, ip
 8004b24:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004b28:	f84e 2b04 	str.w	r2, [lr], #4
 8004b2c:	d2de      	bcs.n	8004aec <quorem+0x42>
 8004b2e:	9b00      	ldr	r3, [sp, #0]
 8004b30:	58eb      	ldr	r3, [r5, r3]
 8004b32:	b92b      	cbnz	r3, 8004b40 <quorem+0x96>
 8004b34:	9b01      	ldr	r3, [sp, #4]
 8004b36:	3b04      	subs	r3, #4
 8004b38:	429d      	cmp	r5, r3
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	d32f      	bcc.n	8004b9e <quorem+0xf4>
 8004b3e:	613c      	str	r4, [r7, #16]
 8004b40:	4638      	mov	r0, r7
 8004b42:	f001 f97b 	bl	8005e3c <__mcmp>
 8004b46:	2800      	cmp	r0, #0
 8004b48:	db25      	blt.n	8004b96 <quorem+0xec>
 8004b4a:	4629      	mov	r1, r5
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b52:	f8d1 c000 	ldr.w	ip, [r1]
 8004b56:	fa1f fe82 	uxth.w	lr, r2
 8004b5a:	fa1f f38c 	uxth.w	r3, ip
 8004b5e:	eba3 030e 	sub.w	r3, r3, lr
 8004b62:	4403      	add	r3, r0
 8004b64:	0c12      	lsrs	r2, r2, #16
 8004b66:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004b6a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b74:	45c1      	cmp	r9, r8
 8004b76:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b7a:	f841 3b04 	str.w	r3, [r1], #4
 8004b7e:	d2e6      	bcs.n	8004b4e <quorem+0xa4>
 8004b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b88:	b922      	cbnz	r2, 8004b94 <quorem+0xea>
 8004b8a:	3b04      	subs	r3, #4
 8004b8c:	429d      	cmp	r5, r3
 8004b8e:	461a      	mov	r2, r3
 8004b90:	d30b      	bcc.n	8004baa <quorem+0x100>
 8004b92:	613c      	str	r4, [r7, #16]
 8004b94:	3601      	adds	r6, #1
 8004b96:	4630      	mov	r0, r6
 8004b98:	b003      	add	sp, #12
 8004b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b9e:	6812      	ldr	r2, [r2, #0]
 8004ba0:	3b04      	subs	r3, #4
 8004ba2:	2a00      	cmp	r2, #0
 8004ba4:	d1cb      	bne.n	8004b3e <quorem+0x94>
 8004ba6:	3c01      	subs	r4, #1
 8004ba8:	e7c6      	b.n	8004b38 <quorem+0x8e>
 8004baa:	6812      	ldr	r2, [r2, #0]
 8004bac:	3b04      	subs	r3, #4
 8004bae:	2a00      	cmp	r2, #0
 8004bb0:	d1ef      	bne.n	8004b92 <quorem+0xe8>
 8004bb2:	3c01      	subs	r4, #1
 8004bb4:	e7ea      	b.n	8004b8c <quorem+0xe2>
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	e7ee      	b.n	8004b98 <quorem+0xee>
 8004bba:	0000      	movs	r0, r0
 8004bbc:	0000      	movs	r0, r0
	...

08004bc0 <_dtoa_r>:
 8004bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc4:	4614      	mov	r4, r2
 8004bc6:	461d      	mov	r5, r3
 8004bc8:	69c7      	ldr	r7, [r0, #28]
 8004bca:	b097      	sub	sp, #92	@ 0x5c
 8004bcc:	4683      	mov	fp, r0
 8004bce:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004bd2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004bd4:	b97f      	cbnz	r7, 8004bf6 <_dtoa_r+0x36>
 8004bd6:	2010      	movs	r0, #16
 8004bd8:	f000 fe02 	bl	80057e0 <malloc>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	f8cb 001c 	str.w	r0, [fp, #28]
 8004be2:	b920      	cbnz	r0, 8004bee <_dtoa_r+0x2e>
 8004be4:	21ef      	movs	r1, #239	@ 0xef
 8004be6:	4ba8      	ldr	r3, [pc, #672]	@ (8004e88 <_dtoa_r+0x2c8>)
 8004be8:	48a8      	ldr	r0, [pc, #672]	@ (8004e8c <_dtoa_r+0x2cc>)
 8004bea:	f001 fae7 	bl	80061bc <__assert_func>
 8004bee:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004bf2:	6007      	str	r7, [r0, #0]
 8004bf4:	60c7      	str	r7, [r0, #12]
 8004bf6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004bfa:	6819      	ldr	r1, [r3, #0]
 8004bfc:	b159      	cbz	r1, 8004c16 <_dtoa_r+0x56>
 8004bfe:	685a      	ldr	r2, [r3, #4]
 8004c00:	2301      	movs	r3, #1
 8004c02:	4093      	lsls	r3, r2
 8004c04:	604a      	str	r2, [r1, #4]
 8004c06:	608b      	str	r3, [r1, #8]
 8004c08:	4658      	mov	r0, fp
 8004c0a:	f000 fedf 	bl	80059cc <_Bfree>
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	1e2b      	subs	r3, r5, #0
 8004c18:	bfaf      	iteee	ge
 8004c1a:	2300      	movge	r3, #0
 8004c1c:	2201      	movlt	r2, #1
 8004c1e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004c22:	9303      	strlt	r3, [sp, #12]
 8004c24:	bfa8      	it	ge
 8004c26:	6033      	strge	r3, [r6, #0]
 8004c28:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004c2c:	4b98      	ldr	r3, [pc, #608]	@ (8004e90 <_dtoa_r+0x2d0>)
 8004c2e:	bfb8      	it	lt
 8004c30:	6032      	strlt	r2, [r6, #0]
 8004c32:	ea33 0308 	bics.w	r3, r3, r8
 8004c36:	d112      	bne.n	8004c5e <_dtoa_r+0x9e>
 8004c38:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004c3c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004c44:	4323      	orrs	r3, r4
 8004c46:	f000 8550 	beq.w	80056ea <_dtoa_r+0xb2a>
 8004c4a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004c4c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004e94 <_dtoa_r+0x2d4>
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 8552 	beq.w	80056fa <_dtoa_r+0xb3a>
 8004c56:	f10a 0303 	add.w	r3, sl, #3
 8004c5a:	f000 bd4c 	b.w	80056f6 <_dtoa_r+0xb36>
 8004c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c62:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004c66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	f7fb feab 	bl	80009c8 <__aeabi_dcmpeq>
 8004c72:	4607      	mov	r7, r0
 8004c74:	b158      	cbz	r0, 8004c8e <_dtoa_r+0xce>
 8004c76:	2301      	movs	r3, #1
 8004c78:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004c7a:	6013      	str	r3, [r2, #0]
 8004c7c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004c7e:	b113      	cbz	r3, 8004c86 <_dtoa_r+0xc6>
 8004c80:	4b85      	ldr	r3, [pc, #532]	@ (8004e98 <_dtoa_r+0x2d8>)
 8004c82:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004c84:	6013      	str	r3, [r2, #0]
 8004c86:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004e9c <_dtoa_r+0x2dc>
 8004c8a:	f000 bd36 	b.w	80056fa <_dtoa_r+0xb3a>
 8004c8e:	ab14      	add	r3, sp, #80	@ 0x50
 8004c90:	9301      	str	r3, [sp, #4]
 8004c92:	ab15      	add	r3, sp, #84	@ 0x54
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	4658      	mov	r0, fp
 8004c98:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004c9c:	f001 f97e 	bl	8005f9c <__d2b>
 8004ca0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004ca4:	4681      	mov	r9, r0
 8004ca6:	2e00      	cmp	r6, #0
 8004ca8:	d077      	beq.n	8004d9a <_dtoa_r+0x1da>
 8004caa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004cb0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004cb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cb8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004cbc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004cc0:	9712      	str	r7, [sp, #72]	@ 0x48
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	4b76      	ldr	r3, [pc, #472]	@ (8004ea0 <_dtoa_r+0x2e0>)
 8004cc8:	f7fb fa5e 	bl	8000188 <__aeabi_dsub>
 8004ccc:	a368      	add	r3, pc, #416	@ (adr r3, 8004e70 <_dtoa_r+0x2b0>)
 8004cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd2:	f7fb fc11 	bl	80004f8 <__aeabi_dmul>
 8004cd6:	a368      	add	r3, pc, #416	@ (adr r3, 8004e78 <_dtoa_r+0x2b8>)
 8004cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cdc:	f7fb fa56 	bl	800018c <__adddf3>
 8004ce0:	4604      	mov	r4, r0
 8004ce2:	4630      	mov	r0, r6
 8004ce4:	460d      	mov	r5, r1
 8004ce6:	f7fb fb9d 	bl	8000424 <__aeabi_i2d>
 8004cea:	a365      	add	r3, pc, #404	@ (adr r3, 8004e80 <_dtoa_r+0x2c0>)
 8004cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf0:	f7fb fc02 	bl	80004f8 <__aeabi_dmul>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f7fb fa46 	bl	800018c <__adddf3>
 8004d00:	4604      	mov	r4, r0
 8004d02:	460d      	mov	r5, r1
 8004d04:	f7fb fea8 	bl	8000a58 <__aeabi_d2iz>
 8004d08:	2200      	movs	r2, #0
 8004d0a:	4607      	mov	r7, r0
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4620      	mov	r0, r4
 8004d10:	4629      	mov	r1, r5
 8004d12:	f7fb fe63 	bl	80009dc <__aeabi_dcmplt>
 8004d16:	b140      	cbz	r0, 8004d2a <_dtoa_r+0x16a>
 8004d18:	4638      	mov	r0, r7
 8004d1a:	f7fb fb83 	bl	8000424 <__aeabi_i2d>
 8004d1e:	4622      	mov	r2, r4
 8004d20:	462b      	mov	r3, r5
 8004d22:	f7fb fe51 	bl	80009c8 <__aeabi_dcmpeq>
 8004d26:	b900      	cbnz	r0, 8004d2a <_dtoa_r+0x16a>
 8004d28:	3f01      	subs	r7, #1
 8004d2a:	2f16      	cmp	r7, #22
 8004d2c:	d853      	bhi.n	8004dd6 <_dtoa_r+0x216>
 8004d2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d32:	4b5c      	ldr	r3, [pc, #368]	@ (8004ea4 <_dtoa_r+0x2e4>)
 8004d34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3c:	f7fb fe4e 	bl	80009dc <__aeabi_dcmplt>
 8004d40:	2800      	cmp	r0, #0
 8004d42:	d04a      	beq.n	8004dda <_dtoa_r+0x21a>
 8004d44:	2300      	movs	r3, #0
 8004d46:	3f01      	subs	r7, #1
 8004d48:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004d4a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004d4c:	1b9b      	subs	r3, r3, r6
 8004d4e:	1e5a      	subs	r2, r3, #1
 8004d50:	bf46      	itte	mi
 8004d52:	f1c3 0801 	rsbmi	r8, r3, #1
 8004d56:	2300      	movmi	r3, #0
 8004d58:	f04f 0800 	movpl.w	r8, #0
 8004d5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d5e:	bf48      	it	mi
 8004d60:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004d62:	2f00      	cmp	r7, #0
 8004d64:	db3b      	blt.n	8004dde <_dtoa_r+0x21e>
 8004d66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d68:	970e      	str	r7, [sp, #56]	@ 0x38
 8004d6a:	443b      	add	r3, r7
 8004d6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d6e:	2300      	movs	r3, #0
 8004d70:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d72:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004d74:	2b09      	cmp	r3, #9
 8004d76:	d866      	bhi.n	8004e46 <_dtoa_r+0x286>
 8004d78:	2b05      	cmp	r3, #5
 8004d7a:	bfc4      	itt	gt
 8004d7c:	3b04      	subgt	r3, #4
 8004d7e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004d80:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004d82:	bfc8      	it	gt
 8004d84:	2400      	movgt	r4, #0
 8004d86:	f1a3 0302 	sub.w	r3, r3, #2
 8004d8a:	bfd8      	it	le
 8004d8c:	2401      	movle	r4, #1
 8004d8e:	2b03      	cmp	r3, #3
 8004d90:	d864      	bhi.n	8004e5c <_dtoa_r+0x29c>
 8004d92:	e8df f003 	tbb	[pc, r3]
 8004d96:	382b      	.short	0x382b
 8004d98:	5636      	.short	0x5636
 8004d9a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004d9e:	441e      	add	r6, r3
 8004da0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004da4:	2b20      	cmp	r3, #32
 8004da6:	bfc1      	itttt	gt
 8004da8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004dac:	fa08 f803 	lslgt.w	r8, r8, r3
 8004db0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004db4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004db8:	bfd6      	itet	le
 8004dba:	f1c3 0320 	rsble	r3, r3, #32
 8004dbe:	ea48 0003 	orrgt.w	r0, r8, r3
 8004dc2:	fa04 f003 	lslle.w	r0, r4, r3
 8004dc6:	f7fb fb1d 	bl	8000404 <__aeabi_ui2d>
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004dd0:	3e01      	subs	r6, #1
 8004dd2:	9212      	str	r2, [sp, #72]	@ 0x48
 8004dd4:	e775      	b.n	8004cc2 <_dtoa_r+0x102>
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e7b6      	b.n	8004d48 <_dtoa_r+0x188>
 8004dda:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004ddc:	e7b5      	b.n	8004d4a <_dtoa_r+0x18a>
 8004dde:	427b      	negs	r3, r7
 8004de0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004de2:	2300      	movs	r3, #0
 8004de4:	eba8 0807 	sub.w	r8, r8, r7
 8004de8:	930e      	str	r3, [sp, #56]	@ 0x38
 8004dea:	e7c2      	b.n	8004d72 <_dtoa_r+0x1b2>
 8004dec:	2300      	movs	r3, #0
 8004dee:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004df0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	dc35      	bgt.n	8004e62 <_dtoa_r+0x2a2>
 8004df6:	2301      	movs	r3, #1
 8004df8:	461a      	mov	r2, r3
 8004dfa:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004dfe:	9221      	str	r2, [sp, #132]	@ 0x84
 8004e00:	e00b      	b.n	8004e1a <_dtoa_r+0x25a>
 8004e02:	2301      	movs	r3, #1
 8004e04:	e7f3      	b.n	8004dee <_dtoa_r+0x22e>
 8004e06:	2300      	movs	r3, #0
 8004e08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e0c:	18fb      	adds	r3, r7, r3
 8004e0e:	9308      	str	r3, [sp, #32]
 8004e10:	3301      	adds	r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	9307      	str	r3, [sp, #28]
 8004e16:	bfb8      	it	lt
 8004e18:	2301      	movlt	r3, #1
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	2204      	movs	r2, #4
 8004e1e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004e22:	f102 0514 	add.w	r5, r2, #20
 8004e26:	429d      	cmp	r5, r3
 8004e28:	d91f      	bls.n	8004e6a <_dtoa_r+0x2aa>
 8004e2a:	6041      	str	r1, [r0, #4]
 8004e2c:	4658      	mov	r0, fp
 8004e2e:	f000 fd8d 	bl	800594c <_Balloc>
 8004e32:	4682      	mov	sl, r0
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d139      	bne.n	8004eac <_dtoa_r+0x2ec>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	f240 11af 	movw	r1, #431	@ 0x1af
 8004e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ea8 <_dtoa_r+0x2e8>)
 8004e40:	e6d2      	b.n	8004be8 <_dtoa_r+0x28>
 8004e42:	2301      	movs	r3, #1
 8004e44:	e7e0      	b.n	8004e08 <_dtoa_r+0x248>
 8004e46:	2401      	movs	r4, #1
 8004e48:	2300      	movs	r3, #0
 8004e4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004e4c:	9320      	str	r3, [sp, #128]	@ 0x80
 8004e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e52:	2200      	movs	r2, #0
 8004e54:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004e58:	2312      	movs	r3, #18
 8004e5a:	e7d0      	b.n	8004dfe <_dtoa_r+0x23e>
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e60:	e7f5      	b.n	8004e4e <_dtoa_r+0x28e>
 8004e62:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e64:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004e68:	e7d7      	b.n	8004e1a <_dtoa_r+0x25a>
 8004e6a:	3101      	adds	r1, #1
 8004e6c:	0052      	lsls	r2, r2, #1
 8004e6e:	e7d8      	b.n	8004e22 <_dtoa_r+0x262>
 8004e70:	636f4361 	.word	0x636f4361
 8004e74:	3fd287a7 	.word	0x3fd287a7
 8004e78:	8b60c8b3 	.word	0x8b60c8b3
 8004e7c:	3fc68a28 	.word	0x3fc68a28
 8004e80:	509f79fb 	.word	0x509f79fb
 8004e84:	3fd34413 	.word	0x3fd34413
 8004e88:	08006848 	.word	0x08006848
 8004e8c:	0800685f 	.word	0x0800685f
 8004e90:	7ff00000 	.word	0x7ff00000
 8004e94:	08006844 	.word	0x08006844
 8004e98:	08006818 	.word	0x08006818
 8004e9c:	08006817 	.word	0x08006817
 8004ea0:	3ff80000 	.word	0x3ff80000
 8004ea4:	08006958 	.word	0x08006958
 8004ea8:	080068b7 	.word	0x080068b7
 8004eac:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004eb0:	6018      	str	r0, [r3, #0]
 8004eb2:	9b07      	ldr	r3, [sp, #28]
 8004eb4:	2b0e      	cmp	r3, #14
 8004eb6:	f200 80a4 	bhi.w	8005002 <_dtoa_r+0x442>
 8004eba:	2c00      	cmp	r4, #0
 8004ebc:	f000 80a1 	beq.w	8005002 <_dtoa_r+0x442>
 8004ec0:	2f00      	cmp	r7, #0
 8004ec2:	dd33      	ble.n	8004f2c <_dtoa_r+0x36c>
 8004ec4:	4b86      	ldr	r3, [pc, #536]	@ (80050e0 <_dtoa_r+0x520>)
 8004ec6:	f007 020f 	and.w	r2, r7, #15
 8004eca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ece:	05f8      	lsls	r0, r7, #23
 8004ed0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004ed4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004ed8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004edc:	d516      	bpl.n	8004f0c <_dtoa_r+0x34c>
 8004ede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ee2:	4b80      	ldr	r3, [pc, #512]	@ (80050e4 <_dtoa_r+0x524>)
 8004ee4:	2603      	movs	r6, #3
 8004ee6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004eea:	f7fb fc2f 	bl	800074c <__aeabi_ddiv>
 8004eee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ef2:	f004 040f 	and.w	r4, r4, #15
 8004ef6:	4d7b      	ldr	r5, [pc, #492]	@ (80050e4 <_dtoa_r+0x524>)
 8004ef8:	b954      	cbnz	r4, 8004f10 <_dtoa_r+0x350>
 8004efa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004efe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f02:	f7fb fc23 	bl	800074c <__aeabi_ddiv>
 8004f06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f0a:	e028      	b.n	8004f5e <_dtoa_r+0x39e>
 8004f0c:	2602      	movs	r6, #2
 8004f0e:	e7f2      	b.n	8004ef6 <_dtoa_r+0x336>
 8004f10:	07e1      	lsls	r1, r4, #31
 8004f12:	d508      	bpl.n	8004f26 <_dtoa_r+0x366>
 8004f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f1c:	f7fb faec 	bl	80004f8 <__aeabi_dmul>
 8004f20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f24:	3601      	adds	r6, #1
 8004f26:	1064      	asrs	r4, r4, #1
 8004f28:	3508      	adds	r5, #8
 8004f2a:	e7e5      	b.n	8004ef8 <_dtoa_r+0x338>
 8004f2c:	f000 80d2 	beq.w	80050d4 <_dtoa_r+0x514>
 8004f30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f34:	427c      	negs	r4, r7
 8004f36:	4b6a      	ldr	r3, [pc, #424]	@ (80050e0 <_dtoa_r+0x520>)
 8004f38:	f004 020f 	and.w	r2, r4, #15
 8004f3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	f7fb fad8 	bl	80004f8 <__aeabi_dmul>
 8004f48:	2602      	movs	r6, #2
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f50:	4d64      	ldr	r5, [pc, #400]	@ (80050e4 <_dtoa_r+0x524>)
 8004f52:	1124      	asrs	r4, r4, #4
 8004f54:	2c00      	cmp	r4, #0
 8004f56:	f040 80b2 	bne.w	80050be <_dtoa_r+0x4fe>
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1d3      	bne.n	8004f06 <_dtoa_r+0x346>
 8004f5e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004f62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 80b7 	beq.w	80050d8 <_dtoa_r+0x518>
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	4620      	mov	r0, r4
 8004f6e:	4629      	mov	r1, r5
 8004f70:	4b5d      	ldr	r3, [pc, #372]	@ (80050e8 <_dtoa_r+0x528>)
 8004f72:	f7fb fd33 	bl	80009dc <__aeabi_dcmplt>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	f000 80ae 	beq.w	80050d8 <_dtoa_r+0x518>
 8004f7c:	9b07      	ldr	r3, [sp, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f000 80aa 	beq.w	80050d8 <_dtoa_r+0x518>
 8004f84:	9b08      	ldr	r3, [sp, #32]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	dd37      	ble.n	8004ffa <_dtoa_r+0x43a>
 8004f8a:	1e7b      	subs	r3, r7, #1
 8004f8c:	4620      	mov	r0, r4
 8004f8e:	9304      	str	r3, [sp, #16]
 8004f90:	2200      	movs	r2, #0
 8004f92:	4629      	mov	r1, r5
 8004f94:	4b55      	ldr	r3, [pc, #340]	@ (80050ec <_dtoa_r+0x52c>)
 8004f96:	f7fb faaf 	bl	80004f8 <__aeabi_dmul>
 8004f9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f9e:	9c08      	ldr	r4, [sp, #32]
 8004fa0:	3601      	adds	r6, #1
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	f7fb fa3e 	bl	8000424 <__aeabi_i2d>
 8004fa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fac:	f7fb faa4 	bl	80004f8 <__aeabi_dmul>
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	4b4f      	ldr	r3, [pc, #316]	@ (80050f0 <_dtoa_r+0x530>)
 8004fb4:	f7fb f8ea 	bl	800018c <__adddf3>
 8004fb8:	4605      	mov	r5, r0
 8004fba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004fbe:	2c00      	cmp	r4, #0
 8004fc0:	f040 809a 	bne.w	80050f8 <_dtoa_r+0x538>
 8004fc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	4b4a      	ldr	r3, [pc, #296]	@ (80050f4 <_dtoa_r+0x534>)
 8004fcc:	f7fb f8dc 	bl	8000188 <__aeabi_dsub>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004fd8:	462a      	mov	r2, r5
 8004fda:	4633      	mov	r3, r6
 8004fdc:	f7fb fd1c 	bl	8000a18 <__aeabi_dcmpgt>
 8004fe0:	2800      	cmp	r0, #0
 8004fe2:	f040 828e 	bne.w	8005502 <_dtoa_r+0x942>
 8004fe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fea:	462a      	mov	r2, r5
 8004fec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004ff0:	f7fb fcf4 	bl	80009dc <__aeabi_dcmplt>
 8004ff4:	2800      	cmp	r0, #0
 8004ff6:	f040 8127 	bne.w	8005248 <_dtoa_r+0x688>
 8004ffa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004ffe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005002:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005004:	2b00      	cmp	r3, #0
 8005006:	f2c0 8163 	blt.w	80052d0 <_dtoa_r+0x710>
 800500a:	2f0e      	cmp	r7, #14
 800500c:	f300 8160 	bgt.w	80052d0 <_dtoa_r+0x710>
 8005010:	4b33      	ldr	r3, [pc, #204]	@ (80050e0 <_dtoa_r+0x520>)
 8005012:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005016:	e9d3 3400 	ldrd	r3, r4, [r3]
 800501a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800501e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005020:	2b00      	cmp	r3, #0
 8005022:	da03      	bge.n	800502c <_dtoa_r+0x46c>
 8005024:	9b07      	ldr	r3, [sp, #28]
 8005026:	2b00      	cmp	r3, #0
 8005028:	f340 8100 	ble.w	800522c <_dtoa_r+0x66c>
 800502c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005030:	4656      	mov	r6, sl
 8005032:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005036:	4620      	mov	r0, r4
 8005038:	4629      	mov	r1, r5
 800503a:	f7fb fb87 	bl	800074c <__aeabi_ddiv>
 800503e:	f7fb fd0b 	bl	8000a58 <__aeabi_d2iz>
 8005042:	4680      	mov	r8, r0
 8005044:	f7fb f9ee 	bl	8000424 <__aeabi_i2d>
 8005048:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800504c:	f7fb fa54 	bl	80004f8 <__aeabi_dmul>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4620      	mov	r0, r4
 8005056:	4629      	mov	r1, r5
 8005058:	f7fb f896 	bl	8000188 <__aeabi_dsub>
 800505c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005060:	9d07      	ldr	r5, [sp, #28]
 8005062:	f806 4b01 	strb.w	r4, [r6], #1
 8005066:	eba6 040a 	sub.w	r4, r6, sl
 800506a:	42a5      	cmp	r5, r4
 800506c:	4602      	mov	r2, r0
 800506e:	460b      	mov	r3, r1
 8005070:	f040 8116 	bne.w	80052a0 <_dtoa_r+0x6e0>
 8005074:	f7fb f88a 	bl	800018c <__adddf3>
 8005078:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800507c:	4604      	mov	r4, r0
 800507e:	460d      	mov	r5, r1
 8005080:	f7fb fcca 	bl	8000a18 <__aeabi_dcmpgt>
 8005084:	2800      	cmp	r0, #0
 8005086:	f040 80f8 	bne.w	800527a <_dtoa_r+0x6ba>
 800508a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800508e:	4620      	mov	r0, r4
 8005090:	4629      	mov	r1, r5
 8005092:	f7fb fc99 	bl	80009c8 <__aeabi_dcmpeq>
 8005096:	b118      	cbz	r0, 80050a0 <_dtoa_r+0x4e0>
 8005098:	f018 0f01 	tst.w	r8, #1
 800509c:	f040 80ed 	bne.w	800527a <_dtoa_r+0x6ba>
 80050a0:	4649      	mov	r1, r9
 80050a2:	4658      	mov	r0, fp
 80050a4:	f000 fc92 	bl	80059cc <_Bfree>
 80050a8:	2300      	movs	r3, #0
 80050aa:	7033      	strb	r3, [r6, #0]
 80050ac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80050ae:	3701      	adds	r7, #1
 80050b0:	601f      	str	r7, [r3, #0]
 80050b2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f000 8320 	beq.w	80056fa <_dtoa_r+0xb3a>
 80050ba:	601e      	str	r6, [r3, #0]
 80050bc:	e31d      	b.n	80056fa <_dtoa_r+0xb3a>
 80050be:	07e2      	lsls	r2, r4, #31
 80050c0:	d505      	bpl.n	80050ce <_dtoa_r+0x50e>
 80050c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050c6:	f7fb fa17 	bl	80004f8 <__aeabi_dmul>
 80050ca:	2301      	movs	r3, #1
 80050cc:	3601      	adds	r6, #1
 80050ce:	1064      	asrs	r4, r4, #1
 80050d0:	3508      	adds	r5, #8
 80050d2:	e73f      	b.n	8004f54 <_dtoa_r+0x394>
 80050d4:	2602      	movs	r6, #2
 80050d6:	e742      	b.n	8004f5e <_dtoa_r+0x39e>
 80050d8:	9c07      	ldr	r4, [sp, #28]
 80050da:	9704      	str	r7, [sp, #16]
 80050dc:	e761      	b.n	8004fa2 <_dtoa_r+0x3e2>
 80050de:	bf00      	nop
 80050e0:	08006958 	.word	0x08006958
 80050e4:	08006930 	.word	0x08006930
 80050e8:	3ff00000 	.word	0x3ff00000
 80050ec:	40240000 	.word	0x40240000
 80050f0:	401c0000 	.word	0x401c0000
 80050f4:	40140000 	.word	0x40140000
 80050f8:	4b70      	ldr	r3, [pc, #448]	@ (80052bc <_dtoa_r+0x6fc>)
 80050fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80050fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005100:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005104:	4454      	add	r4, sl
 8005106:	2900      	cmp	r1, #0
 8005108:	d045      	beq.n	8005196 <_dtoa_r+0x5d6>
 800510a:	2000      	movs	r0, #0
 800510c:	496c      	ldr	r1, [pc, #432]	@ (80052c0 <_dtoa_r+0x700>)
 800510e:	f7fb fb1d 	bl	800074c <__aeabi_ddiv>
 8005112:	4633      	mov	r3, r6
 8005114:	462a      	mov	r2, r5
 8005116:	f7fb f837 	bl	8000188 <__aeabi_dsub>
 800511a:	4656      	mov	r6, sl
 800511c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005124:	f7fb fc98 	bl	8000a58 <__aeabi_d2iz>
 8005128:	4605      	mov	r5, r0
 800512a:	f7fb f97b 	bl	8000424 <__aeabi_i2d>
 800512e:	4602      	mov	r2, r0
 8005130:	460b      	mov	r3, r1
 8005132:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005136:	f7fb f827 	bl	8000188 <__aeabi_dsub>
 800513a:	4602      	mov	r2, r0
 800513c:	460b      	mov	r3, r1
 800513e:	3530      	adds	r5, #48	@ 0x30
 8005140:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005144:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005148:	f806 5b01 	strb.w	r5, [r6], #1
 800514c:	f7fb fc46 	bl	80009dc <__aeabi_dcmplt>
 8005150:	2800      	cmp	r0, #0
 8005152:	d163      	bne.n	800521c <_dtoa_r+0x65c>
 8005154:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005158:	2000      	movs	r0, #0
 800515a:	495a      	ldr	r1, [pc, #360]	@ (80052c4 <_dtoa_r+0x704>)
 800515c:	f7fb f814 	bl	8000188 <__aeabi_dsub>
 8005160:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005164:	f7fb fc3a 	bl	80009dc <__aeabi_dcmplt>
 8005168:	2800      	cmp	r0, #0
 800516a:	f040 8087 	bne.w	800527c <_dtoa_r+0x6bc>
 800516e:	42a6      	cmp	r6, r4
 8005170:	f43f af43 	beq.w	8004ffa <_dtoa_r+0x43a>
 8005174:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005178:	2200      	movs	r2, #0
 800517a:	4b53      	ldr	r3, [pc, #332]	@ (80052c8 <_dtoa_r+0x708>)
 800517c:	f7fb f9bc 	bl	80004f8 <__aeabi_dmul>
 8005180:	2200      	movs	r2, #0
 8005182:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800518a:	4b4f      	ldr	r3, [pc, #316]	@ (80052c8 <_dtoa_r+0x708>)
 800518c:	f7fb f9b4 	bl	80004f8 <__aeabi_dmul>
 8005190:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005194:	e7c4      	b.n	8005120 <_dtoa_r+0x560>
 8005196:	4631      	mov	r1, r6
 8005198:	4628      	mov	r0, r5
 800519a:	f7fb f9ad 	bl	80004f8 <__aeabi_dmul>
 800519e:	4656      	mov	r6, sl
 80051a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80051a4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80051a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051aa:	f7fb fc55 	bl	8000a58 <__aeabi_d2iz>
 80051ae:	4605      	mov	r5, r0
 80051b0:	f7fb f938 	bl	8000424 <__aeabi_i2d>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051bc:	f7fa ffe4 	bl	8000188 <__aeabi_dsub>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	3530      	adds	r5, #48	@ 0x30
 80051c6:	f806 5b01 	strb.w	r5, [r6], #1
 80051ca:	42a6      	cmp	r6, r4
 80051cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80051d0:	f04f 0200 	mov.w	r2, #0
 80051d4:	d124      	bne.n	8005220 <_dtoa_r+0x660>
 80051d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80051da:	4b39      	ldr	r3, [pc, #228]	@ (80052c0 <_dtoa_r+0x700>)
 80051dc:	f7fa ffd6 	bl	800018c <__adddf3>
 80051e0:	4602      	mov	r2, r0
 80051e2:	460b      	mov	r3, r1
 80051e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051e8:	f7fb fc16 	bl	8000a18 <__aeabi_dcmpgt>
 80051ec:	2800      	cmp	r0, #0
 80051ee:	d145      	bne.n	800527c <_dtoa_r+0x6bc>
 80051f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051f4:	2000      	movs	r0, #0
 80051f6:	4932      	ldr	r1, [pc, #200]	@ (80052c0 <_dtoa_r+0x700>)
 80051f8:	f7fa ffc6 	bl	8000188 <__aeabi_dsub>
 80051fc:	4602      	mov	r2, r0
 80051fe:	460b      	mov	r3, r1
 8005200:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005204:	f7fb fbea 	bl	80009dc <__aeabi_dcmplt>
 8005208:	2800      	cmp	r0, #0
 800520a:	f43f aef6 	beq.w	8004ffa <_dtoa_r+0x43a>
 800520e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005210:	1e73      	subs	r3, r6, #1
 8005212:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005214:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005218:	2b30      	cmp	r3, #48	@ 0x30
 800521a:	d0f8      	beq.n	800520e <_dtoa_r+0x64e>
 800521c:	9f04      	ldr	r7, [sp, #16]
 800521e:	e73f      	b.n	80050a0 <_dtoa_r+0x4e0>
 8005220:	4b29      	ldr	r3, [pc, #164]	@ (80052c8 <_dtoa_r+0x708>)
 8005222:	f7fb f969 	bl	80004f8 <__aeabi_dmul>
 8005226:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800522a:	e7bc      	b.n	80051a6 <_dtoa_r+0x5e6>
 800522c:	d10c      	bne.n	8005248 <_dtoa_r+0x688>
 800522e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005232:	2200      	movs	r2, #0
 8005234:	4b25      	ldr	r3, [pc, #148]	@ (80052cc <_dtoa_r+0x70c>)
 8005236:	f7fb f95f 	bl	80004f8 <__aeabi_dmul>
 800523a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800523e:	f7fb fbe1 	bl	8000a04 <__aeabi_dcmpge>
 8005242:	2800      	cmp	r0, #0
 8005244:	f000 815b 	beq.w	80054fe <_dtoa_r+0x93e>
 8005248:	2400      	movs	r4, #0
 800524a:	4625      	mov	r5, r4
 800524c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800524e:	4656      	mov	r6, sl
 8005250:	43db      	mvns	r3, r3
 8005252:	9304      	str	r3, [sp, #16]
 8005254:	2700      	movs	r7, #0
 8005256:	4621      	mov	r1, r4
 8005258:	4658      	mov	r0, fp
 800525a:	f000 fbb7 	bl	80059cc <_Bfree>
 800525e:	2d00      	cmp	r5, #0
 8005260:	d0dc      	beq.n	800521c <_dtoa_r+0x65c>
 8005262:	b12f      	cbz	r7, 8005270 <_dtoa_r+0x6b0>
 8005264:	42af      	cmp	r7, r5
 8005266:	d003      	beq.n	8005270 <_dtoa_r+0x6b0>
 8005268:	4639      	mov	r1, r7
 800526a:	4658      	mov	r0, fp
 800526c:	f000 fbae 	bl	80059cc <_Bfree>
 8005270:	4629      	mov	r1, r5
 8005272:	4658      	mov	r0, fp
 8005274:	f000 fbaa 	bl	80059cc <_Bfree>
 8005278:	e7d0      	b.n	800521c <_dtoa_r+0x65c>
 800527a:	9704      	str	r7, [sp, #16]
 800527c:	4633      	mov	r3, r6
 800527e:	461e      	mov	r6, r3
 8005280:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005284:	2a39      	cmp	r2, #57	@ 0x39
 8005286:	d107      	bne.n	8005298 <_dtoa_r+0x6d8>
 8005288:	459a      	cmp	sl, r3
 800528a:	d1f8      	bne.n	800527e <_dtoa_r+0x6be>
 800528c:	9a04      	ldr	r2, [sp, #16]
 800528e:	3201      	adds	r2, #1
 8005290:	9204      	str	r2, [sp, #16]
 8005292:	2230      	movs	r2, #48	@ 0x30
 8005294:	f88a 2000 	strb.w	r2, [sl]
 8005298:	781a      	ldrb	r2, [r3, #0]
 800529a:	3201      	adds	r2, #1
 800529c:	701a      	strb	r2, [r3, #0]
 800529e:	e7bd      	b.n	800521c <_dtoa_r+0x65c>
 80052a0:	2200      	movs	r2, #0
 80052a2:	4b09      	ldr	r3, [pc, #36]	@ (80052c8 <_dtoa_r+0x708>)
 80052a4:	f7fb f928 	bl	80004f8 <__aeabi_dmul>
 80052a8:	2200      	movs	r2, #0
 80052aa:	2300      	movs	r3, #0
 80052ac:	4604      	mov	r4, r0
 80052ae:	460d      	mov	r5, r1
 80052b0:	f7fb fb8a 	bl	80009c8 <__aeabi_dcmpeq>
 80052b4:	2800      	cmp	r0, #0
 80052b6:	f43f aebc 	beq.w	8005032 <_dtoa_r+0x472>
 80052ba:	e6f1      	b.n	80050a0 <_dtoa_r+0x4e0>
 80052bc:	08006958 	.word	0x08006958
 80052c0:	3fe00000 	.word	0x3fe00000
 80052c4:	3ff00000 	.word	0x3ff00000
 80052c8:	40240000 	.word	0x40240000
 80052cc:	40140000 	.word	0x40140000
 80052d0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80052d2:	2a00      	cmp	r2, #0
 80052d4:	f000 80db 	beq.w	800548e <_dtoa_r+0x8ce>
 80052d8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80052da:	2a01      	cmp	r2, #1
 80052dc:	f300 80bf 	bgt.w	800545e <_dtoa_r+0x89e>
 80052e0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80052e2:	2a00      	cmp	r2, #0
 80052e4:	f000 80b7 	beq.w	8005456 <_dtoa_r+0x896>
 80052e8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80052ec:	4646      	mov	r6, r8
 80052ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80052f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052f2:	2101      	movs	r1, #1
 80052f4:	441a      	add	r2, r3
 80052f6:	4658      	mov	r0, fp
 80052f8:	4498      	add	r8, r3
 80052fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80052fc:	f000 fc1a 	bl	8005b34 <__i2b>
 8005300:	4605      	mov	r5, r0
 8005302:	b15e      	cbz	r6, 800531c <_dtoa_r+0x75c>
 8005304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005306:	2b00      	cmp	r3, #0
 8005308:	dd08      	ble.n	800531c <_dtoa_r+0x75c>
 800530a:	42b3      	cmp	r3, r6
 800530c:	bfa8      	it	ge
 800530e:	4633      	movge	r3, r6
 8005310:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005312:	eba8 0803 	sub.w	r8, r8, r3
 8005316:	1af6      	subs	r6, r6, r3
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	9309      	str	r3, [sp, #36]	@ 0x24
 800531c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800531e:	b1f3      	cbz	r3, 800535e <_dtoa_r+0x79e>
 8005320:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005322:	2b00      	cmp	r3, #0
 8005324:	f000 80b7 	beq.w	8005496 <_dtoa_r+0x8d6>
 8005328:	b18c      	cbz	r4, 800534e <_dtoa_r+0x78e>
 800532a:	4629      	mov	r1, r5
 800532c:	4622      	mov	r2, r4
 800532e:	4658      	mov	r0, fp
 8005330:	f000 fcbe 	bl	8005cb0 <__pow5mult>
 8005334:	464a      	mov	r2, r9
 8005336:	4601      	mov	r1, r0
 8005338:	4605      	mov	r5, r0
 800533a:	4658      	mov	r0, fp
 800533c:	f000 fc10 	bl	8005b60 <__multiply>
 8005340:	4649      	mov	r1, r9
 8005342:	9004      	str	r0, [sp, #16]
 8005344:	4658      	mov	r0, fp
 8005346:	f000 fb41 	bl	80059cc <_Bfree>
 800534a:	9b04      	ldr	r3, [sp, #16]
 800534c:	4699      	mov	r9, r3
 800534e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005350:	1b1a      	subs	r2, r3, r4
 8005352:	d004      	beq.n	800535e <_dtoa_r+0x79e>
 8005354:	4649      	mov	r1, r9
 8005356:	4658      	mov	r0, fp
 8005358:	f000 fcaa 	bl	8005cb0 <__pow5mult>
 800535c:	4681      	mov	r9, r0
 800535e:	2101      	movs	r1, #1
 8005360:	4658      	mov	r0, fp
 8005362:	f000 fbe7 	bl	8005b34 <__i2b>
 8005366:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005368:	4604      	mov	r4, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	f000 81c9 	beq.w	8005702 <_dtoa_r+0xb42>
 8005370:	461a      	mov	r2, r3
 8005372:	4601      	mov	r1, r0
 8005374:	4658      	mov	r0, fp
 8005376:	f000 fc9b 	bl	8005cb0 <__pow5mult>
 800537a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800537c:	4604      	mov	r4, r0
 800537e:	2b01      	cmp	r3, #1
 8005380:	f300 808f 	bgt.w	80054a2 <_dtoa_r+0x8e2>
 8005384:	9b02      	ldr	r3, [sp, #8]
 8005386:	2b00      	cmp	r3, #0
 8005388:	f040 8087 	bne.w	800549a <_dtoa_r+0x8da>
 800538c:	9b03      	ldr	r3, [sp, #12]
 800538e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005392:	2b00      	cmp	r3, #0
 8005394:	f040 8083 	bne.w	800549e <_dtoa_r+0x8de>
 8005398:	9b03      	ldr	r3, [sp, #12]
 800539a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800539e:	0d1b      	lsrs	r3, r3, #20
 80053a0:	051b      	lsls	r3, r3, #20
 80053a2:	b12b      	cbz	r3, 80053b0 <_dtoa_r+0x7f0>
 80053a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053a6:	f108 0801 	add.w	r8, r8, #1
 80053aa:	3301      	adds	r3, #1
 80053ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80053ae:	2301      	movs	r3, #1
 80053b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80053b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f000 81aa 	beq.w	800570e <_dtoa_r+0xb4e>
 80053ba:	6923      	ldr	r3, [r4, #16]
 80053bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80053c0:	6918      	ldr	r0, [r3, #16]
 80053c2:	f000 fb6b 	bl	8005a9c <__hi0bits>
 80053c6:	f1c0 0020 	rsb	r0, r0, #32
 80053ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053cc:	4418      	add	r0, r3
 80053ce:	f010 001f 	ands.w	r0, r0, #31
 80053d2:	d071      	beq.n	80054b8 <_dtoa_r+0x8f8>
 80053d4:	f1c0 0320 	rsb	r3, r0, #32
 80053d8:	2b04      	cmp	r3, #4
 80053da:	dd65      	ble.n	80054a8 <_dtoa_r+0x8e8>
 80053dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053de:	f1c0 001c 	rsb	r0, r0, #28
 80053e2:	4403      	add	r3, r0
 80053e4:	4480      	add	r8, r0
 80053e6:	4406      	add	r6, r0
 80053e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80053ea:	f1b8 0f00 	cmp.w	r8, #0
 80053ee:	dd05      	ble.n	80053fc <_dtoa_r+0x83c>
 80053f0:	4649      	mov	r1, r9
 80053f2:	4642      	mov	r2, r8
 80053f4:	4658      	mov	r0, fp
 80053f6:	f000 fcb5 	bl	8005d64 <__lshift>
 80053fa:	4681      	mov	r9, r0
 80053fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053fe:	2b00      	cmp	r3, #0
 8005400:	dd05      	ble.n	800540e <_dtoa_r+0x84e>
 8005402:	4621      	mov	r1, r4
 8005404:	461a      	mov	r2, r3
 8005406:	4658      	mov	r0, fp
 8005408:	f000 fcac 	bl	8005d64 <__lshift>
 800540c:	4604      	mov	r4, r0
 800540e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005410:	2b00      	cmp	r3, #0
 8005412:	d053      	beq.n	80054bc <_dtoa_r+0x8fc>
 8005414:	4621      	mov	r1, r4
 8005416:	4648      	mov	r0, r9
 8005418:	f000 fd10 	bl	8005e3c <__mcmp>
 800541c:	2800      	cmp	r0, #0
 800541e:	da4d      	bge.n	80054bc <_dtoa_r+0x8fc>
 8005420:	1e7b      	subs	r3, r7, #1
 8005422:	4649      	mov	r1, r9
 8005424:	9304      	str	r3, [sp, #16]
 8005426:	220a      	movs	r2, #10
 8005428:	2300      	movs	r3, #0
 800542a:	4658      	mov	r0, fp
 800542c:	f000 faf0 	bl	8005a10 <__multadd>
 8005430:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005432:	4681      	mov	r9, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 816c 	beq.w	8005712 <_dtoa_r+0xb52>
 800543a:	2300      	movs	r3, #0
 800543c:	4629      	mov	r1, r5
 800543e:	220a      	movs	r2, #10
 8005440:	4658      	mov	r0, fp
 8005442:	f000 fae5 	bl	8005a10 <__multadd>
 8005446:	9b08      	ldr	r3, [sp, #32]
 8005448:	4605      	mov	r5, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	dc61      	bgt.n	8005512 <_dtoa_r+0x952>
 800544e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005450:	2b02      	cmp	r3, #2
 8005452:	dc3b      	bgt.n	80054cc <_dtoa_r+0x90c>
 8005454:	e05d      	b.n	8005512 <_dtoa_r+0x952>
 8005456:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005458:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800545c:	e746      	b.n	80052ec <_dtoa_r+0x72c>
 800545e:	9b07      	ldr	r3, [sp, #28]
 8005460:	1e5c      	subs	r4, r3, #1
 8005462:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005464:	42a3      	cmp	r3, r4
 8005466:	bfbf      	itttt	lt
 8005468:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800546a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800546c:	1ae3      	sublt	r3, r4, r3
 800546e:	18d2      	addlt	r2, r2, r3
 8005470:	bfa8      	it	ge
 8005472:	1b1c      	subge	r4, r3, r4
 8005474:	9b07      	ldr	r3, [sp, #28]
 8005476:	bfbe      	ittt	lt
 8005478:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800547a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800547c:	2400      	movlt	r4, #0
 800547e:	2b00      	cmp	r3, #0
 8005480:	bfb5      	itete	lt
 8005482:	eba8 0603 	sublt.w	r6, r8, r3
 8005486:	4646      	movge	r6, r8
 8005488:	2300      	movlt	r3, #0
 800548a:	9b07      	ldrge	r3, [sp, #28]
 800548c:	e730      	b.n	80052f0 <_dtoa_r+0x730>
 800548e:	4646      	mov	r6, r8
 8005490:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005492:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005494:	e735      	b.n	8005302 <_dtoa_r+0x742>
 8005496:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005498:	e75c      	b.n	8005354 <_dtoa_r+0x794>
 800549a:	2300      	movs	r3, #0
 800549c:	e788      	b.n	80053b0 <_dtoa_r+0x7f0>
 800549e:	9b02      	ldr	r3, [sp, #8]
 80054a0:	e786      	b.n	80053b0 <_dtoa_r+0x7f0>
 80054a2:	2300      	movs	r3, #0
 80054a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80054a6:	e788      	b.n	80053ba <_dtoa_r+0x7fa>
 80054a8:	d09f      	beq.n	80053ea <_dtoa_r+0x82a>
 80054aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80054ac:	331c      	adds	r3, #28
 80054ae:	441a      	add	r2, r3
 80054b0:	4498      	add	r8, r3
 80054b2:	441e      	add	r6, r3
 80054b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80054b6:	e798      	b.n	80053ea <_dtoa_r+0x82a>
 80054b8:	4603      	mov	r3, r0
 80054ba:	e7f6      	b.n	80054aa <_dtoa_r+0x8ea>
 80054bc:	9b07      	ldr	r3, [sp, #28]
 80054be:	9704      	str	r7, [sp, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	dc20      	bgt.n	8005506 <_dtoa_r+0x946>
 80054c4:	9308      	str	r3, [sp, #32]
 80054c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	dd1e      	ble.n	800550a <_dtoa_r+0x94a>
 80054cc:	9b08      	ldr	r3, [sp, #32]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f47f aebc 	bne.w	800524c <_dtoa_r+0x68c>
 80054d4:	4621      	mov	r1, r4
 80054d6:	2205      	movs	r2, #5
 80054d8:	4658      	mov	r0, fp
 80054da:	f000 fa99 	bl	8005a10 <__multadd>
 80054de:	4601      	mov	r1, r0
 80054e0:	4604      	mov	r4, r0
 80054e2:	4648      	mov	r0, r9
 80054e4:	f000 fcaa 	bl	8005e3c <__mcmp>
 80054e8:	2800      	cmp	r0, #0
 80054ea:	f77f aeaf 	ble.w	800524c <_dtoa_r+0x68c>
 80054ee:	2331      	movs	r3, #49	@ 0x31
 80054f0:	4656      	mov	r6, sl
 80054f2:	f806 3b01 	strb.w	r3, [r6], #1
 80054f6:	9b04      	ldr	r3, [sp, #16]
 80054f8:	3301      	adds	r3, #1
 80054fa:	9304      	str	r3, [sp, #16]
 80054fc:	e6aa      	b.n	8005254 <_dtoa_r+0x694>
 80054fe:	9c07      	ldr	r4, [sp, #28]
 8005500:	9704      	str	r7, [sp, #16]
 8005502:	4625      	mov	r5, r4
 8005504:	e7f3      	b.n	80054ee <_dtoa_r+0x92e>
 8005506:	9b07      	ldr	r3, [sp, #28]
 8005508:	9308      	str	r3, [sp, #32]
 800550a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800550c:	2b00      	cmp	r3, #0
 800550e:	f000 8104 	beq.w	800571a <_dtoa_r+0xb5a>
 8005512:	2e00      	cmp	r6, #0
 8005514:	dd05      	ble.n	8005522 <_dtoa_r+0x962>
 8005516:	4629      	mov	r1, r5
 8005518:	4632      	mov	r2, r6
 800551a:	4658      	mov	r0, fp
 800551c:	f000 fc22 	bl	8005d64 <__lshift>
 8005520:	4605      	mov	r5, r0
 8005522:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005524:	2b00      	cmp	r3, #0
 8005526:	d05a      	beq.n	80055de <_dtoa_r+0xa1e>
 8005528:	4658      	mov	r0, fp
 800552a:	6869      	ldr	r1, [r5, #4]
 800552c:	f000 fa0e 	bl	800594c <_Balloc>
 8005530:	4606      	mov	r6, r0
 8005532:	b928      	cbnz	r0, 8005540 <_dtoa_r+0x980>
 8005534:	4602      	mov	r2, r0
 8005536:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800553a:	4b83      	ldr	r3, [pc, #524]	@ (8005748 <_dtoa_r+0xb88>)
 800553c:	f7ff bb54 	b.w	8004be8 <_dtoa_r+0x28>
 8005540:	692a      	ldr	r2, [r5, #16]
 8005542:	f105 010c 	add.w	r1, r5, #12
 8005546:	3202      	adds	r2, #2
 8005548:	0092      	lsls	r2, r2, #2
 800554a:	300c      	adds	r0, #12
 800554c:	f7ff fa9f 	bl	8004a8e <memcpy>
 8005550:	2201      	movs	r2, #1
 8005552:	4631      	mov	r1, r6
 8005554:	4658      	mov	r0, fp
 8005556:	f000 fc05 	bl	8005d64 <__lshift>
 800555a:	462f      	mov	r7, r5
 800555c:	4605      	mov	r5, r0
 800555e:	f10a 0301 	add.w	r3, sl, #1
 8005562:	9307      	str	r3, [sp, #28]
 8005564:	9b08      	ldr	r3, [sp, #32]
 8005566:	4453      	add	r3, sl
 8005568:	930b      	str	r3, [sp, #44]	@ 0x2c
 800556a:	9b02      	ldr	r3, [sp, #8]
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	930a      	str	r3, [sp, #40]	@ 0x28
 8005572:	9b07      	ldr	r3, [sp, #28]
 8005574:	4621      	mov	r1, r4
 8005576:	3b01      	subs	r3, #1
 8005578:	4648      	mov	r0, r9
 800557a:	9302      	str	r3, [sp, #8]
 800557c:	f7ff fa95 	bl	8004aaa <quorem>
 8005580:	4639      	mov	r1, r7
 8005582:	9008      	str	r0, [sp, #32]
 8005584:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005588:	4648      	mov	r0, r9
 800558a:	f000 fc57 	bl	8005e3c <__mcmp>
 800558e:	462a      	mov	r2, r5
 8005590:	9009      	str	r0, [sp, #36]	@ 0x24
 8005592:	4621      	mov	r1, r4
 8005594:	4658      	mov	r0, fp
 8005596:	f000 fc6d 	bl	8005e74 <__mdiff>
 800559a:	68c2      	ldr	r2, [r0, #12]
 800559c:	4606      	mov	r6, r0
 800559e:	bb02      	cbnz	r2, 80055e2 <_dtoa_r+0xa22>
 80055a0:	4601      	mov	r1, r0
 80055a2:	4648      	mov	r0, r9
 80055a4:	f000 fc4a 	bl	8005e3c <__mcmp>
 80055a8:	4602      	mov	r2, r0
 80055aa:	4631      	mov	r1, r6
 80055ac:	4658      	mov	r0, fp
 80055ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80055b0:	f000 fa0c 	bl	80059cc <_Bfree>
 80055b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80055b6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80055b8:	9e07      	ldr	r6, [sp, #28]
 80055ba:	ea43 0102 	orr.w	r1, r3, r2
 80055be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055c0:	4319      	orrs	r1, r3
 80055c2:	d110      	bne.n	80055e6 <_dtoa_r+0xa26>
 80055c4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80055c8:	d029      	beq.n	800561e <_dtoa_r+0xa5e>
 80055ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	dd02      	ble.n	80055d6 <_dtoa_r+0xa16>
 80055d0:	9b08      	ldr	r3, [sp, #32]
 80055d2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80055d6:	9b02      	ldr	r3, [sp, #8]
 80055d8:	f883 8000 	strb.w	r8, [r3]
 80055dc:	e63b      	b.n	8005256 <_dtoa_r+0x696>
 80055de:	4628      	mov	r0, r5
 80055e0:	e7bb      	b.n	800555a <_dtoa_r+0x99a>
 80055e2:	2201      	movs	r2, #1
 80055e4:	e7e1      	b.n	80055aa <_dtoa_r+0x9ea>
 80055e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	db04      	blt.n	80055f6 <_dtoa_r+0xa36>
 80055ec:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80055ee:	430b      	orrs	r3, r1
 80055f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80055f2:	430b      	orrs	r3, r1
 80055f4:	d120      	bne.n	8005638 <_dtoa_r+0xa78>
 80055f6:	2a00      	cmp	r2, #0
 80055f8:	dded      	ble.n	80055d6 <_dtoa_r+0xa16>
 80055fa:	4649      	mov	r1, r9
 80055fc:	2201      	movs	r2, #1
 80055fe:	4658      	mov	r0, fp
 8005600:	f000 fbb0 	bl	8005d64 <__lshift>
 8005604:	4621      	mov	r1, r4
 8005606:	4681      	mov	r9, r0
 8005608:	f000 fc18 	bl	8005e3c <__mcmp>
 800560c:	2800      	cmp	r0, #0
 800560e:	dc03      	bgt.n	8005618 <_dtoa_r+0xa58>
 8005610:	d1e1      	bne.n	80055d6 <_dtoa_r+0xa16>
 8005612:	f018 0f01 	tst.w	r8, #1
 8005616:	d0de      	beq.n	80055d6 <_dtoa_r+0xa16>
 8005618:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800561c:	d1d8      	bne.n	80055d0 <_dtoa_r+0xa10>
 800561e:	2339      	movs	r3, #57	@ 0x39
 8005620:	9a02      	ldr	r2, [sp, #8]
 8005622:	7013      	strb	r3, [r2, #0]
 8005624:	4633      	mov	r3, r6
 8005626:	461e      	mov	r6, r3
 8005628:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800562c:	3b01      	subs	r3, #1
 800562e:	2a39      	cmp	r2, #57	@ 0x39
 8005630:	d052      	beq.n	80056d8 <_dtoa_r+0xb18>
 8005632:	3201      	adds	r2, #1
 8005634:	701a      	strb	r2, [r3, #0]
 8005636:	e60e      	b.n	8005256 <_dtoa_r+0x696>
 8005638:	2a00      	cmp	r2, #0
 800563a:	dd07      	ble.n	800564c <_dtoa_r+0xa8c>
 800563c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005640:	d0ed      	beq.n	800561e <_dtoa_r+0xa5e>
 8005642:	9a02      	ldr	r2, [sp, #8]
 8005644:	f108 0301 	add.w	r3, r8, #1
 8005648:	7013      	strb	r3, [r2, #0]
 800564a:	e604      	b.n	8005256 <_dtoa_r+0x696>
 800564c:	9b07      	ldr	r3, [sp, #28]
 800564e:	9a07      	ldr	r2, [sp, #28]
 8005650:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005654:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005656:	4293      	cmp	r3, r2
 8005658:	d028      	beq.n	80056ac <_dtoa_r+0xaec>
 800565a:	4649      	mov	r1, r9
 800565c:	2300      	movs	r3, #0
 800565e:	220a      	movs	r2, #10
 8005660:	4658      	mov	r0, fp
 8005662:	f000 f9d5 	bl	8005a10 <__multadd>
 8005666:	42af      	cmp	r7, r5
 8005668:	4681      	mov	r9, r0
 800566a:	f04f 0300 	mov.w	r3, #0
 800566e:	f04f 020a 	mov.w	r2, #10
 8005672:	4639      	mov	r1, r7
 8005674:	4658      	mov	r0, fp
 8005676:	d107      	bne.n	8005688 <_dtoa_r+0xac8>
 8005678:	f000 f9ca 	bl	8005a10 <__multadd>
 800567c:	4607      	mov	r7, r0
 800567e:	4605      	mov	r5, r0
 8005680:	9b07      	ldr	r3, [sp, #28]
 8005682:	3301      	adds	r3, #1
 8005684:	9307      	str	r3, [sp, #28]
 8005686:	e774      	b.n	8005572 <_dtoa_r+0x9b2>
 8005688:	f000 f9c2 	bl	8005a10 <__multadd>
 800568c:	4629      	mov	r1, r5
 800568e:	4607      	mov	r7, r0
 8005690:	2300      	movs	r3, #0
 8005692:	220a      	movs	r2, #10
 8005694:	4658      	mov	r0, fp
 8005696:	f000 f9bb 	bl	8005a10 <__multadd>
 800569a:	4605      	mov	r5, r0
 800569c:	e7f0      	b.n	8005680 <_dtoa_r+0xac0>
 800569e:	9b08      	ldr	r3, [sp, #32]
 80056a0:	2700      	movs	r7, #0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	bfcc      	ite	gt
 80056a6:	461e      	movgt	r6, r3
 80056a8:	2601      	movle	r6, #1
 80056aa:	4456      	add	r6, sl
 80056ac:	4649      	mov	r1, r9
 80056ae:	2201      	movs	r2, #1
 80056b0:	4658      	mov	r0, fp
 80056b2:	f000 fb57 	bl	8005d64 <__lshift>
 80056b6:	4621      	mov	r1, r4
 80056b8:	4681      	mov	r9, r0
 80056ba:	f000 fbbf 	bl	8005e3c <__mcmp>
 80056be:	2800      	cmp	r0, #0
 80056c0:	dcb0      	bgt.n	8005624 <_dtoa_r+0xa64>
 80056c2:	d102      	bne.n	80056ca <_dtoa_r+0xb0a>
 80056c4:	f018 0f01 	tst.w	r8, #1
 80056c8:	d1ac      	bne.n	8005624 <_dtoa_r+0xa64>
 80056ca:	4633      	mov	r3, r6
 80056cc:	461e      	mov	r6, r3
 80056ce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056d2:	2a30      	cmp	r2, #48	@ 0x30
 80056d4:	d0fa      	beq.n	80056cc <_dtoa_r+0xb0c>
 80056d6:	e5be      	b.n	8005256 <_dtoa_r+0x696>
 80056d8:	459a      	cmp	sl, r3
 80056da:	d1a4      	bne.n	8005626 <_dtoa_r+0xa66>
 80056dc:	9b04      	ldr	r3, [sp, #16]
 80056de:	3301      	adds	r3, #1
 80056e0:	9304      	str	r3, [sp, #16]
 80056e2:	2331      	movs	r3, #49	@ 0x31
 80056e4:	f88a 3000 	strb.w	r3, [sl]
 80056e8:	e5b5      	b.n	8005256 <_dtoa_r+0x696>
 80056ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80056ec:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800574c <_dtoa_r+0xb8c>
 80056f0:	b11b      	cbz	r3, 80056fa <_dtoa_r+0xb3a>
 80056f2:	f10a 0308 	add.w	r3, sl, #8
 80056f6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80056f8:	6013      	str	r3, [r2, #0]
 80056fa:	4650      	mov	r0, sl
 80056fc:	b017      	add	sp, #92	@ 0x5c
 80056fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005702:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005704:	2b01      	cmp	r3, #1
 8005706:	f77f ae3d 	ble.w	8005384 <_dtoa_r+0x7c4>
 800570a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800570c:	930a      	str	r3, [sp, #40]	@ 0x28
 800570e:	2001      	movs	r0, #1
 8005710:	e65b      	b.n	80053ca <_dtoa_r+0x80a>
 8005712:	9b08      	ldr	r3, [sp, #32]
 8005714:	2b00      	cmp	r3, #0
 8005716:	f77f aed6 	ble.w	80054c6 <_dtoa_r+0x906>
 800571a:	4656      	mov	r6, sl
 800571c:	4621      	mov	r1, r4
 800571e:	4648      	mov	r0, r9
 8005720:	f7ff f9c3 	bl	8004aaa <quorem>
 8005724:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005728:	9b08      	ldr	r3, [sp, #32]
 800572a:	f806 8b01 	strb.w	r8, [r6], #1
 800572e:	eba6 020a 	sub.w	r2, r6, sl
 8005732:	4293      	cmp	r3, r2
 8005734:	ddb3      	ble.n	800569e <_dtoa_r+0xade>
 8005736:	4649      	mov	r1, r9
 8005738:	2300      	movs	r3, #0
 800573a:	220a      	movs	r2, #10
 800573c:	4658      	mov	r0, fp
 800573e:	f000 f967 	bl	8005a10 <__multadd>
 8005742:	4681      	mov	r9, r0
 8005744:	e7ea      	b.n	800571c <_dtoa_r+0xb5c>
 8005746:	bf00      	nop
 8005748:	080068b7 	.word	0x080068b7
 800574c:	0800683b 	.word	0x0800683b

08005750 <_free_r>:
 8005750:	b538      	push	{r3, r4, r5, lr}
 8005752:	4605      	mov	r5, r0
 8005754:	2900      	cmp	r1, #0
 8005756:	d040      	beq.n	80057da <_free_r+0x8a>
 8005758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800575c:	1f0c      	subs	r4, r1, #4
 800575e:	2b00      	cmp	r3, #0
 8005760:	bfb8      	it	lt
 8005762:	18e4      	addlt	r4, r4, r3
 8005764:	f000 f8e6 	bl	8005934 <__malloc_lock>
 8005768:	4a1c      	ldr	r2, [pc, #112]	@ (80057dc <_free_r+0x8c>)
 800576a:	6813      	ldr	r3, [r2, #0]
 800576c:	b933      	cbnz	r3, 800577c <_free_r+0x2c>
 800576e:	6063      	str	r3, [r4, #4]
 8005770:	6014      	str	r4, [r2, #0]
 8005772:	4628      	mov	r0, r5
 8005774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005778:	f000 b8e2 	b.w	8005940 <__malloc_unlock>
 800577c:	42a3      	cmp	r3, r4
 800577e:	d908      	bls.n	8005792 <_free_r+0x42>
 8005780:	6820      	ldr	r0, [r4, #0]
 8005782:	1821      	adds	r1, r4, r0
 8005784:	428b      	cmp	r3, r1
 8005786:	bf01      	itttt	eq
 8005788:	6819      	ldreq	r1, [r3, #0]
 800578a:	685b      	ldreq	r3, [r3, #4]
 800578c:	1809      	addeq	r1, r1, r0
 800578e:	6021      	streq	r1, [r4, #0]
 8005790:	e7ed      	b.n	800576e <_free_r+0x1e>
 8005792:	461a      	mov	r2, r3
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	b10b      	cbz	r3, 800579c <_free_r+0x4c>
 8005798:	42a3      	cmp	r3, r4
 800579a:	d9fa      	bls.n	8005792 <_free_r+0x42>
 800579c:	6811      	ldr	r1, [r2, #0]
 800579e:	1850      	adds	r0, r2, r1
 80057a0:	42a0      	cmp	r0, r4
 80057a2:	d10b      	bne.n	80057bc <_free_r+0x6c>
 80057a4:	6820      	ldr	r0, [r4, #0]
 80057a6:	4401      	add	r1, r0
 80057a8:	1850      	adds	r0, r2, r1
 80057aa:	4283      	cmp	r3, r0
 80057ac:	6011      	str	r1, [r2, #0]
 80057ae:	d1e0      	bne.n	8005772 <_free_r+0x22>
 80057b0:	6818      	ldr	r0, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	4408      	add	r0, r1
 80057b6:	6010      	str	r0, [r2, #0]
 80057b8:	6053      	str	r3, [r2, #4]
 80057ba:	e7da      	b.n	8005772 <_free_r+0x22>
 80057bc:	d902      	bls.n	80057c4 <_free_r+0x74>
 80057be:	230c      	movs	r3, #12
 80057c0:	602b      	str	r3, [r5, #0]
 80057c2:	e7d6      	b.n	8005772 <_free_r+0x22>
 80057c4:	6820      	ldr	r0, [r4, #0]
 80057c6:	1821      	adds	r1, r4, r0
 80057c8:	428b      	cmp	r3, r1
 80057ca:	bf01      	itttt	eq
 80057cc:	6819      	ldreq	r1, [r3, #0]
 80057ce:	685b      	ldreq	r3, [r3, #4]
 80057d0:	1809      	addeq	r1, r1, r0
 80057d2:	6021      	streq	r1, [r4, #0]
 80057d4:	6063      	str	r3, [r4, #4]
 80057d6:	6054      	str	r4, [r2, #4]
 80057d8:	e7cb      	b.n	8005772 <_free_r+0x22>
 80057da:	bd38      	pop	{r3, r4, r5, pc}
 80057dc:	20000514 	.word	0x20000514

080057e0 <malloc>:
 80057e0:	4b02      	ldr	r3, [pc, #8]	@ (80057ec <malloc+0xc>)
 80057e2:	4601      	mov	r1, r0
 80057e4:	6818      	ldr	r0, [r3, #0]
 80057e6:	f000 b825 	b.w	8005834 <_malloc_r>
 80057ea:	bf00      	nop
 80057ec:	2000000c 	.word	0x2000000c

080057f0 <sbrk_aligned>:
 80057f0:	b570      	push	{r4, r5, r6, lr}
 80057f2:	4e0f      	ldr	r6, [pc, #60]	@ (8005830 <sbrk_aligned+0x40>)
 80057f4:	460c      	mov	r4, r1
 80057f6:	6831      	ldr	r1, [r6, #0]
 80057f8:	4605      	mov	r5, r0
 80057fa:	b911      	cbnz	r1, 8005802 <sbrk_aligned+0x12>
 80057fc:	f000 fcce 	bl	800619c <_sbrk_r>
 8005800:	6030      	str	r0, [r6, #0]
 8005802:	4621      	mov	r1, r4
 8005804:	4628      	mov	r0, r5
 8005806:	f000 fcc9 	bl	800619c <_sbrk_r>
 800580a:	1c43      	adds	r3, r0, #1
 800580c:	d103      	bne.n	8005816 <sbrk_aligned+0x26>
 800580e:	f04f 34ff 	mov.w	r4, #4294967295
 8005812:	4620      	mov	r0, r4
 8005814:	bd70      	pop	{r4, r5, r6, pc}
 8005816:	1cc4      	adds	r4, r0, #3
 8005818:	f024 0403 	bic.w	r4, r4, #3
 800581c:	42a0      	cmp	r0, r4
 800581e:	d0f8      	beq.n	8005812 <sbrk_aligned+0x22>
 8005820:	1a21      	subs	r1, r4, r0
 8005822:	4628      	mov	r0, r5
 8005824:	f000 fcba 	bl	800619c <_sbrk_r>
 8005828:	3001      	adds	r0, #1
 800582a:	d1f2      	bne.n	8005812 <sbrk_aligned+0x22>
 800582c:	e7ef      	b.n	800580e <sbrk_aligned+0x1e>
 800582e:	bf00      	nop
 8005830:	20000510 	.word	0x20000510

08005834 <_malloc_r>:
 8005834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005838:	1ccd      	adds	r5, r1, #3
 800583a:	f025 0503 	bic.w	r5, r5, #3
 800583e:	3508      	adds	r5, #8
 8005840:	2d0c      	cmp	r5, #12
 8005842:	bf38      	it	cc
 8005844:	250c      	movcc	r5, #12
 8005846:	2d00      	cmp	r5, #0
 8005848:	4606      	mov	r6, r0
 800584a:	db01      	blt.n	8005850 <_malloc_r+0x1c>
 800584c:	42a9      	cmp	r1, r5
 800584e:	d904      	bls.n	800585a <_malloc_r+0x26>
 8005850:	230c      	movs	r3, #12
 8005852:	6033      	str	r3, [r6, #0]
 8005854:	2000      	movs	r0, #0
 8005856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800585a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005930 <_malloc_r+0xfc>
 800585e:	f000 f869 	bl	8005934 <__malloc_lock>
 8005862:	f8d8 3000 	ldr.w	r3, [r8]
 8005866:	461c      	mov	r4, r3
 8005868:	bb44      	cbnz	r4, 80058bc <_malloc_r+0x88>
 800586a:	4629      	mov	r1, r5
 800586c:	4630      	mov	r0, r6
 800586e:	f7ff ffbf 	bl	80057f0 <sbrk_aligned>
 8005872:	1c43      	adds	r3, r0, #1
 8005874:	4604      	mov	r4, r0
 8005876:	d158      	bne.n	800592a <_malloc_r+0xf6>
 8005878:	f8d8 4000 	ldr.w	r4, [r8]
 800587c:	4627      	mov	r7, r4
 800587e:	2f00      	cmp	r7, #0
 8005880:	d143      	bne.n	800590a <_malloc_r+0xd6>
 8005882:	2c00      	cmp	r4, #0
 8005884:	d04b      	beq.n	800591e <_malloc_r+0xea>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	4639      	mov	r1, r7
 800588a:	4630      	mov	r0, r6
 800588c:	eb04 0903 	add.w	r9, r4, r3
 8005890:	f000 fc84 	bl	800619c <_sbrk_r>
 8005894:	4581      	cmp	r9, r0
 8005896:	d142      	bne.n	800591e <_malloc_r+0xea>
 8005898:	6821      	ldr	r1, [r4, #0]
 800589a:	4630      	mov	r0, r6
 800589c:	1a6d      	subs	r5, r5, r1
 800589e:	4629      	mov	r1, r5
 80058a0:	f7ff ffa6 	bl	80057f0 <sbrk_aligned>
 80058a4:	3001      	adds	r0, #1
 80058a6:	d03a      	beq.n	800591e <_malloc_r+0xea>
 80058a8:	6823      	ldr	r3, [r4, #0]
 80058aa:	442b      	add	r3, r5
 80058ac:	6023      	str	r3, [r4, #0]
 80058ae:	f8d8 3000 	ldr.w	r3, [r8]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	bb62      	cbnz	r2, 8005910 <_malloc_r+0xdc>
 80058b6:	f8c8 7000 	str.w	r7, [r8]
 80058ba:	e00f      	b.n	80058dc <_malloc_r+0xa8>
 80058bc:	6822      	ldr	r2, [r4, #0]
 80058be:	1b52      	subs	r2, r2, r5
 80058c0:	d420      	bmi.n	8005904 <_malloc_r+0xd0>
 80058c2:	2a0b      	cmp	r2, #11
 80058c4:	d917      	bls.n	80058f6 <_malloc_r+0xc2>
 80058c6:	1961      	adds	r1, r4, r5
 80058c8:	42a3      	cmp	r3, r4
 80058ca:	6025      	str	r5, [r4, #0]
 80058cc:	bf18      	it	ne
 80058ce:	6059      	strne	r1, [r3, #4]
 80058d0:	6863      	ldr	r3, [r4, #4]
 80058d2:	bf08      	it	eq
 80058d4:	f8c8 1000 	streq.w	r1, [r8]
 80058d8:	5162      	str	r2, [r4, r5]
 80058da:	604b      	str	r3, [r1, #4]
 80058dc:	4630      	mov	r0, r6
 80058de:	f000 f82f 	bl	8005940 <__malloc_unlock>
 80058e2:	f104 000b 	add.w	r0, r4, #11
 80058e6:	1d23      	adds	r3, r4, #4
 80058e8:	f020 0007 	bic.w	r0, r0, #7
 80058ec:	1ac2      	subs	r2, r0, r3
 80058ee:	bf1c      	itt	ne
 80058f0:	1a1b      	subne	r3, r3, r0
 80058f2:	50a3      	strne	r3, [r4, r2]
 80058f4:	e7af      	b.n	8005856 <_malloc_r+0x22>
 80058f6:	6862      	ldr	r2, [r4, #4]
 80058f8:	42a3      	cmp	r3, r4
 80058fa:	bf0c      	ite	eq
 80058fc:	f8c8 2000 	streq.w	r2, [r8]
 8005900:	605a      	strne	r2, [r3, #4]
 8005902:	e7eb      	b.n	80058dc <_malloc_r+0xa8>
 8005904:	4623      	mov	r3, r4
 8005906:	6864      	ldr	r4, [r4, #4]
 8005908:	e7ae      	b.n	8005868 <_malloc_r+0x34>
 800590a:	463c      	mov	r4, r7
 800590c:	687f      	ldr	r7, [r7, #4]
 800590e:	e7b6      	b.n	800587e <_malloc_r+0x4a>
 8005910:	461a      	mov	r2, r3
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	42a3      	cmp	r3, r4
 8005916:	d1fb      	bne.n	8005910 <_malloc_r+0xdc>
 8005918:	2300      	movs	r3, #0
 800591a:	6053      	str	r3, [r2, #4]
 800591c:	e7de      	b.n	80058dc <_malloc_r+0xa8>
 800591e:	230c      	movs	r3, #12
 8005920:	4630      	mov	r0, r6
 8005922:	6033      	str	r3, [r6, #0]
 8005924:	f000 f80c 	bl	8005940 <__malloc_unlock>
 8005928:	e794      	b.n	8005854 <_malloc_r+0x20>
 800592a:	6005      	str	r5, [r0, #0]
 800592c:	e7d6      	b.n	80058dc <_malloc_r+0xa8>
 800592e:	bf00      	nop
 8005930:	20000514 	.word	0x20000514

08005934 <__malloc_lock>:
 8005934:	4801      	ldr	r0, [pc, #4]	@ (800593c <__malloc_lock+0x8>)
 8005936:	f7ff b89a 	b.w	8004a6e <__retarget_lock_acquire_recursive>
 800593a:	bf00      	nop
 800593c:	2000050c 	.word	0x2000050c

08005940 <__malloc_unlock>:
 8005940:	4801      	ldr	r0, [pc, #4]	@ (8005948 <__malloc_unlock+0x8>)
 8005942:	f7ff b895 	b.w	8004a70 <__retarget_lock_release_recursive>
 8005946:	bf00      	nop
 8005948:	2000050c 	.word	0x2000050c

0800594c <_Balloc>:
 800594c:	b570      	push	{r4, r5, r6, lr}
 800594e:	69c6      	ldr	r6, [r0, #28]
 8005950:	4604      	mov	r4, r0
 8005952:	460d      	mov	r5, r1
 8005954:	b976      	cbnz	r6, 8005974 <_Balloc+0x28>
 8005956:	2010      	movs	r0, #16
 8005958:	f7ff ff42 	bl	80057e0 <malloc>
 800595c:	4602      	mov	r2, r0
 800595e:	61e0      	str	r0, [r4, #28]
 8005960:	b920      	cbnz	r0, 800596c <_Balloc+0x20>
 8005962:	216b      	movs	r1, #107	@ 0x6b
 8005964:	4b17      	ldr	r3, [pc, #92]	@ (80059c4 <_Balloc+0x78>)
 8005966:	4818      	ldr	r0, [pc, #96]	@ (80059c8 <_Balloc+0x7c>)
 8005968:	f000 fc28 	bl	80061bc <__assert_func>
 800596c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005970:	6006      	str	r6, [r0, #0]
 8005972:	60c6      	str	r6, [r0, #12]
 8005974:	69e6      	ldr	r6, [r4, #28]
 8005976:	68f3      	ldr	r3, [r6, #12]
 8005978:	b183      	cbz	r3, 800599c <_Balloc+0x50>
 800597a:	69e3      	ldr	r3, [r4, #28]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005982:	b9b8      	cbnz	r0, 80059b4 <_Balloc+0x68>
 8005984:	2101      	movs	r1, #1
 8005986:	fa01 f605 	lsl.w	r6, r1, r5
 800598a:	1d72      	adds	r2, r6, #5
 800598c:	4620      	mov	r0, r4
 800598e:	0092      	lsls	r2, r2, #2
 8005990:	f000 fc32 	bl	80061f8 <_calloc_r>
 8005994:	b160      	cbz	r0, 80059b0 <_Balloc+0x64>
 8005996:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800599a:	e00e      	b.n	80059ba <_Balloc+0x6e>
 800599c:	2221      	movs	r2, #33	@ 0x21
 800599e:	2104      	movs	r1, #4
 80059a0:	4620      	mov	r0, r4
 80059a2:	f000 fc29 	bl	80061f8 <_calloc_r>
 80059a6:	69e3      	ldr	r3, [r4, #28]
 80059a8:	60f0      	str	r0, [r6, #12]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e4      	bne.n	800597a <_Balloc+0x2e>
 80059b0:	2000      	movs	r0, #0
 80059b2:	bd70      	pop	{r4, r5, r6, pc}
 80059b4:	6802      	ldr	r2, [r0, #0]
 80059b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80059ba:	2300      	movs	r3, #0
 80059bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059c0:	e7f7      	b.n	80059b2 <_Balloc+0x66>
 80059c2:	bf00      	nop
 80059c4:	08006848 	.word	0x08006848
 80059c8:	080068c8 	.word	0x080068c8

080059cc <_Bfree>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	69c6      	ldr	r6, [r0, #28]
 80059d0:	4605      	mov	r5, r0
 80059d2:	460c      	mov	r4, r1
 80059d4:	b976      	cbnz	r6, 80059f4 <_Bfree+0x28>
 80059d6:	2010      	movs	r0, #16
 80059d8:	f7ff ff02 	bl	80057e0 <malloc>
 80059dc:	4602      	mov	r2, r0
 80059de:	61e8      	str	r0, [r5, #28]
 80059e0:	b920      	cbnz	r0, 80059ec <_Bfree+0x20>
 80059e2:	218f      	movs	r1, #143	@ 0x8f
 80059e4:	4b08      	ldr	r3, [pc, #32]	@ (8005a08 <_Bfree+0x3c>)
 80059e6:	4809      	ldr	r0, [pc, #36]	@ (8005a0c <_Bfree+0x40>)
 80059e8:	f000 fbe8 	bl	80061bc <__assert_func>
 80059ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059f0:	6006      	str	r6, [r0, #0]
 80059f2:	60c6      	str	r6, [r0, #12]
 80059f4:	b13c      	cbz	r4, 8005a06 <_Bfree+0x3a>
 80059f6:	69eb      	ldr	r3, [r5, #28]
 80059f8:	6862      	ldr	r2, [r4, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a00:	6021      	str	r1, [r4, #0]
 8005a02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a06:	bd70      	pop	{r4, r5, r6, pc}
 8005a08:	08006848 	.word	0x08006848
 8005a0c:	080068c8 	.word	0x080068c8

08005a10 <__multadd>:
 8005a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a14:	4607      	mov	r7, r0
 8005a16:	460c      	mov	r4, r1
 8005a18:	461e      	mov	r6, r3
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	690d      	ldr	r5, [r1, #16]
 8005a1e:	f101 0c14 	add.w	ip, r1, #20
 8005a22:	f8dc 3000 	ldr.w	r3, [ip]
 8005a26:	3001      	adds	r0, #1
 8005a28:	b299      	uxth	r1, r3
 8005a2a:	fb02 6101 	mla	r1, r2, r1, r6
 8005a2e:	0c1e      	lsrs	r6, r3, #16
 8005a30:	0c0b      	lsrs	r3, r1, #16
 8005a32:	fb02 3306 	mla	r3, r2, r6, r3
 8005a36:	b289      	uxth	r1, r1
 8005a38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a3c:	4285      	cmp	r5, r0
 8005a3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a42:	f84c 1b04 	str.w	r1, [ip], #4
 8005a46:	dcec      	bgt.n	8005a22 <__multadd+0x12>
 8005a48:	b30e      	cbz	r6, 8005a8e <__multadd+0x7e>
 8005a4a:	68a3      	ldr	r3, [r4, #8]
 8005a4c:	42ab      	cmp	r3, r5
 8005a4e:	dc19      	bgt.n	8005a84 <__multadd+0x74>
 8005a50:	6861      	ldr	r1, [r4, #4]
 8005a52:	4638      	mov	r0, r7
 8005a54:	3101      	adds	r1, #1
 8005a56:	f7ff ff79 	bl	800594c <_Balloc>
 8005a5a:	4680      	mov	r8, r0
 8005a5c:	b928      	cbnz	r0, 8005a6a <__multadd+0x5a>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	21ba      	movs	r1, #186	@ 0xba
 8005a62:	4b0c      	ldr	r3, [pc, #48]	@ (8005a94 <__multadd+0x84>)
 8005a64:	480c      	ldr	r0, [pc, #48]	@ (8005a98 <__multadd+0x88>)
 8005a66:	f000 fba9 	bl	80061bc <__assert_func>
 8005a6a:	6922      	ldr	r2, [r4, #16]
 8005a6c:	f104 010c 	add.w	r1, r4, #12
 8005a70:	3202      	adds	r2, #2
 8005a72:	0092      	lsls	r2, r2, #2
 8005a74:	300c      	adds	r0, #12
 8005a76:	f7ff f80a 	bl	8004a8e <memcpy>
 8005a7a:	4621      	mov	r1, r4
 8005a7c:	4638      	mov	r0, r7
 8005a7e:	f7ff ffa5 	bl	80059cc <_Bfree>
 8005a82:	4644      	mov	r4, r8
 8005a84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a88:	3501      	adds	r5, #1
 8005a8a:	615e      	str	r6, [r3, #20]
 8005a8c:	6125      	str	r5, [r4, #16]
 8005a8e:	4620      	mov	r0, r4
 8005a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a94:	080068b7 	.word	0x080068b7
 8005a98:	080068c8 	.word	0x080068c8

08005a9c <__hi0bits>:
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005aa2:	bf3a      	itte	cc
 8005aa4:	0403      	lslcc	r3, r0, #16
 8005aa6:	2010      	movcc	r0, #16
 8005aa8:	2000      	movcs	r0, #0
 8005aaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005aae:	bf3c      	itt	cc
 8005ab0:	021b      	lslcc	r3, r3, #8
 8005ab2:	3008      	addcc	r0, #8
 8005ab4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ab8:	bf3c      	itt	cc
 8005aba:	011b      	lslcc	r3, r3, #4
 8005abc:	3004      	addcc	r0, #4
 8005abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac2:	bf3c      	itt	cc
 8005ac4:	009b      	lslcc	r3, r3, #2
 8005ac6:	3002      	addcc	r0, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	db05      	blt.n	8005ad8 <__hi0bits+0x3c>
 8005acc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005ad0:	f100 0001 	add.w	r0, r0, #1
 8005ad4:	bf08      	it	eq
 8005ad6:	2020      	moveq	r0, #32
 8005ad8:	4770      	bx	lr

08005ada <__lo0bits>:
 8005ada:	6803      	ldr	r3, [r0, #0]
 8005adc:	4602      	mov	r2, r0
 8005ade:	f013 0007 	ands.w	r0, r3, #7
 8005ae2:	d00b      	beq.n	8005afc <__lo0bits+0x22>
 8005ae4:	07d9      	lsls	r1, r3, #31
 8005ae6:	d421      	bmi.n	8005b2c <__lo0bits+0x52>
 8005ae8:	0798      	lsls	r0, r3, #30
 8005aea:	bf49      	itett	mi
 8005aec:	085b      	lsrmi	r3, r3, #1
 8005aee:	089b      	lsrpl	r3, r3, #2
 8005af0:	2001      	movmi	r0, #1
 8005af2:	6013      	strmi	r3, [r2, #0]
 8005af4:	bf5c      	itt	pl
 8005af6:	2002      	movpl	r0, #2
 8005af8:	6013      	strpl	r3, [r2, #0]
 8005afa:	4770      	bx	lr
 8005afc:	b299      	uxth	r1, r3
 8005afe:	b909      	cbnz	r1, 8005b04 <__lo0bits+0x2a>
 8005b00:	2010      	movs	r0, #16
 8005b02:	0c1b      	lsrs	r3, r3, #16
 8005b04:	b2d9      	uxtb	r1, r3
 8005b06:	b909      	cbnz	r1, 8005b0c <__lo0bits+0x32>
 8005b08:	3008      	adds	r0, #8
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	0719      	lsls	r1, r3, #28
 8005b0e:	bf04      	itt	eq
 8005b10:	091b      	lsreq	r3, r3, #4
 8005b12:	3004      	addeq	r0, #4
 8005b14:	0799      	lsls	r1, r3, #30
 8005b16:	bf04      	itt	eq
 8005b18:	089b      	lsreq	r3, r3, #2
 8005b1a:	3002      	addeq	r0, #2
 8005b1c:	07d9      	lsls	r1, r3, #31
 8005b1e:	d403      	bmi.n	8005b28 <__lo0bits+0x4e>
 8005b20:	085b      	lsrs	r3, r3, #1
 8005b22:	f100 0001 	add.w	r0, r0, #1
 8005b26:	d003      	beq.n	8005b30 <__lo0bits+0x56>
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	4770      	bx	lr
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	4770      	bx	lr
 8005b30:	2020      	movs	r0, #32
 8005b32:	4770      	bx	lr

08005b34 <__i2b>:
 8005b34:	b510      	push	{r4, lr}
 8005b36:	460c      	mov	r4, r1
 8005b38:	2101      	movs	r1, #1
 8005b3a:	f7ff ff07 	bl	800594c <_Balloc>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	b928      	cbnz	r0, 8005b4e <__i2b+0x1a>
 8005b42:	f240 1145 	movw	r1, #325	@ 0x145
 8005b46:	4b04      	ldr	r3, [pc, #16]	@ (8005b58 <__i2b+0x24>)
 8005b48:	4804      	ldr	r0, [pc, #16]	@ (8005b5c <__i2b+0x28>)
 8005b4a:	f000 fb37 	bl	80061bc <__assert_func>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	6144      	str	r4, [r0, #20]
 8005b52:	6103      	str	r3, [r0, #16]
 8005b54:	bd10      	pop	{r4, pc}
 8005b56:	bf00      	nop
 8005b58:	080068b7 	.word	0x080068b7
 8005b5c:	080068c8 	.word	0x080068c8

08005b60 <__multiply>:
 8005b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b64:	4614      	mov	r4, r2
 8005b66:	690a      	ldr	r2, [r1, #16]
 8005b68:	6923      	ldr	r3, [r4, #16]
 8005b6a:	460f      	mov	r7, r1
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	bfa2      	ittt	ge
 8005b70:	4623      	movge	r3, r4
 8005b72:	460c      	movge	r4, r1
 8005b74:	461f      	movge	r7, r3
 8005b76:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005b7a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005b7e:	68a3      	ldr	r3, [r4, #8]
 8005b80:	6861      	ldr	r1, [r4, #4]
 8005b82:	eb0a 0609 	add.w	r6, sl, r9
 8005b86:	42b3      	cmp	r3, r6
 8005b88:	b085      	sub	sp, #20
 8005b8a:	bfb8      	it	lt
 8005b8c:	3101      	addlt	r1, #1
 8005b8e:	f7ff fedd 	bl	800594c <_Balloc>
 8005b92:	b930      	cbnz	r0, 8005ba2 <__multiply+0x42>
 8005b94:	4602      	mov	r2, r0
 8005b96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005b9a:	4b43      	ldr	r3, [pc, #268]	@ (8005ca8 <__multiply+0x148>)
 8005b9c:	4843      	ldr	r0, [pc, #268]	@ (8005cac <__multiply+0x14c>)
 8005b9e:	f000 fb0d 	bl	80061bc <__assert_func>
 8005ba2:	f100 0514 	add.w	r5, r0, #20
 8005ba6:	462b      	mov	r3, r5
 8005ba8:	2200      	movs	r2, #0
 8005baa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005bae:	4543      	cmp	r3, r8
 8005bb0:	d321      	bcc.n	8005bf6 <__multiply+0x96>
 8005bb2:	f107 0114 	add.w	r1, r7, #20
 8005bb6:	f104 0214 	add.w	r2, r4, #20
 8005bba:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005bbe:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005bc2:	9302      	str	r3, [sp, #8]
 8005bc4:	1b13      	subs	r3, r2, r4
 8005bc6:	3b15      	subs	r3, #21
 8005bc8:	f023 0303 	bic.w	r3, r3, #3
 8005bcc:	3304      	adds	r3, #4
 8005bce:	f104 0715 	add.w	r7, r4, #21
 8005bd2:	42ba      	cmp	r2, r7
 8005bd4:	bf38      	it	cc
 8005bd6:	2304      	movcc	r3, #4
 8005bd8:	9301      	str	r3, [sp, #4]
 8005bda:	9b02      	ldr	r3, [sp, #8]
 8005bdc:	9103      	str	r1, [sp, #12]
 8005bde:	428b      	cmp	r3, r1
 8005be0:	d80c      	bhi.n	8005bfc <__multiply+0x9c>
 8005be2:	2e00      	cmp	r6, #0
 8005be4:	dd03      	ble.n	8005bee <__multiply+0x8e>
 8005be6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d05a      	beq.n	8005ca4 <__multiply+0x144>
 8005bee:	6106      	str	r6, [r0, #16]
 8005bf0:	b005      	add	sp, #20
 8005bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bf6:	f843 2b04 	str.w	r2, [r3], #4
 8005bfa:	e7d8      	b.n	8005bae <__multiply+0x4e>
 8005bfc:	f8b1 a000 	ldrh.w	sl, [r1]
 8005c00:	f1ba 0f00 	cmp.w	sl, #0
 8005c04:	d023      	beq.n	8005c4e <__multiply+0xee>
 8005c06:	46a9      	mov	r9, r5
 8005c08:	f04f 0c00 	mov.w	ip, #0
 8005c0c:	f104 0e14 	add.w	lr, r4, #20
 8005c10:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005c14:	f8d9 3000 	ldr.w	r3, [r9]
 8005c18:	fa1f fb87 	uxth.w	fp, r7
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	fb0a 330b 	mla	r3, sl, fp, r3
 8005c22:	4463      	add	r3, ip
 8005c24:	f8d9 c000 	ldr.w	ip, [r9]
 8005c28:	0c3f      	lsrs	r7, r7, #16
 8005c2a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005c2e:	fb0a c707 	mla	r7, sl, r7, ip
 8005c32:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005c3c:	4572      	cmp	r2, lr
 8005c3e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005c42:	f849 3b04 	str.w	r3, [r9], #4
 8005c46:	d8e3      	bhi.n	8005c10 <__multiply+0xb0>
 8005c48:	9b01      	ldr	r3, [sp, #4]
 8005c4a:	f845 c003 	str.w	ip, [r5, r3]
 8005c4e:	9b03      	ldr	r3, [sp, #12]
 8005c50:	3104      	adds	r1, #4
 8005c52:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005c56:	f1b9 0f00 	cmp.w	r9, #0
 8005c5a:	d021      	beq.n	8005ca0 <__multiply+0x140>
 8005c5c:	46ae      	mov	lr, r5
 8005c5e:	f04f 0a00 	mov.w	sl, #0
 8005c62:	682b      	ldr	r3, [r5, #0]
 8005c64:	f104 0c14 	add.w	ip, r4, #20
 8005c68:	f8bc b000 	ldrh.w	fp, [ip]
 8005c6c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	fb09 770b 	mla	r7, r9, fp, r7
 8005c76:	4457      	add	r7, sl
 8005c78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005c7c:	f84e 3b04 	str.w	r3, [lr], #4
 8005c80:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c88:	f8be 3000 	ldrh.w	r3, [lr]
 8005c8c:	4562      	cmp	r2, ip
 8005c8e:	fb09 330a 	mla	r3, r9, sl, r3
 8005c92:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005c96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c9a:	d8e5      	bhi.n	8005c68 <__multiply+0x108>
 8005c9c:	9f01      	ldr	r7, [sp, #4]
 8005c9e:	51eb      	str	r3, [r5, r7]
 8005ca0:	3504      	adds	r5, #4
 8005ca2:	e79a      	b.n	8005bda <__multiply+0x7a>
 8005ca4:	3e01      	subs	r6, #1
 8005ca6:	e79c      	b.n	8005be2 <__multiply+0x82>
 8005ca8:	080068b7 	.word	0x080068b7
 8005cac:	080068c8 	.word	0x080068c8

08005cb0 <__pow5mult>:
 8005cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cb4:	4615      	mov	r5, r2
 8005cb6:	f012 0203 	ands.w	r2, r2, #3
 8005cba:	4607      	mov	r7, r0
 8005cbc:	460e      	mov	r6, r1
 8005cbe:	d007      	beq.n	8005cd0 <__pow5mult+0x20>
 8005cc0:	4c25      	ldr	r4, [pc, #148]	@ (8005d58 <__pow5mult+0xa8>)
 8005cc2:	3a01      	subs	r2, #1
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005cca:	f7ff fea1 	bl	8005a10 <__multadd>
 8005cce:	4606      	mov	r6, r0
 8005cd0:	10ad      	asrs	r5, r5, #2
 8005cd2:	d03d      	beq.n	8005d50 <__pow5mult+0xa0>
 8005cd4:	69fc      	ldr	r4, [r7, #28]
 8005cd6:	b97c      	cbnz	r4, 8005cf8 <__pow5mult+0x48>
 8005cd8:	2010      	movs	r0, #16
 8005cda:	f7ff fd81 	bl	80057e0 <malloc>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	61f8      	str	r0, [r7, #28]
 8005ce2:	b928      	cbnz	r0, 8005cf0 <__pow5mult+0x40>
 8005ce4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8005d5c <__pow5mult+0xac>)
 8005cea:	481d      	ldr	r0, [pc, #116]	@ (8005d60 <__pow5mult+0xb0>)
 8005cec:	f000 fa66 	bl	80061bc <__assert_func>
 8005cf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005cf4:	6004      	str	r4, [r0, #0]
 8005cf6:	60c4      	str	r4, [r0, #12]
 8005cf8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005cfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005d00:	b94c      	cbnz	r4, 8005d16 <__pow5mult+0x66>
 8005d02:	f240 2171 	movw	r1, #625	@ 0x271
 8005d06:	4638      	mov	r0, r7
 8005d08:	f7ff ff14 	bl	8005b34 <__i2b>
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	4604      	mov	r4, r0
 8005d10:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d14:	6003      	str	r3, [r0, #0]
 8005d16:	f04f 0900 	mov.w	r9, #0
 8005d1a:	07eb      	lsls	r3, r5, #31
 8005d1c:	d50a      	bpl.n	8005d34 <__pow5mult+0x84>
 8005d1e:	4631      	mov	r1, r6
 8005d20:	4622      	mov	r2, r4
 8005d22:	4638      	mov	r0, r7
 8005d24:	f7ff ff1c 	bl	8005b60 <__multiply>
 8005d28:	4680      	mov	r8, r0
 8005d2a:	4631      	mov	r1, r6
 8005d2c:	4638      	mov	r0, r7
 8005d2e:	f7ff fe4d 	bl	80059cc <_Bfree>
 8005d32:	4646      	mov	r6, r8
 8005d34:	106d      	asrs	r5, r5, #1
 8005d36:	d00b      	beq.n	8005d50 <__pow5mult+0xa0>
 8005d38:	6820      	ldr	r0, [r4, #0]
 8005d3a:	b938      	cbnz	r0, 8005d4c <__pow5mult+0x9c>
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	4621      	mov	r1, r4
 8005d40:	4638      	mov	r0, r7
 8005d42:	f7ff ff0d 	bl	8005b60 <__multiply>
 8005d46:	6020      	str	r0, [r4, #0]
 8005d48:	f8c0 9000 	str.w	r9, [r0]
 8005d4c:	4604      	mov	r4, r0
 8005d4e:	e7e4      	b.n	8005d1a <__pow5mult+0x6a>
 8005d50:	4630      	mov	r0, r6
 8005d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d56:	bf00      	nop
 8005d58:	08006924 	.word	0x08006924
 8005d5c:	08006848 	.word	0x08006848
 8005d60:	080068c8 	.word	0x080068c8

08005d64 <__lshift>:
 8005d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d68:	460c      	mov	r4, r1
 8005d6a:	4607      	mov	r7, r0
 8005d6c:	4691      	mov	r9, r2
 8005d6e:	6923      	ldr	r3, [r4, #16]
 8005d70:	6849      	ldr	r1, [r1, #4]
 8005d72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d76:	68a3      	ldr	r3, [r4, #8]
 8005d78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d7c:	f108 0601 	add.w	r6, r8, #1
 8005d80:	42b3      	cmp	r3, r6
 8005d82:	db0b      	blt.n	8005d9c <__lshift+0x38>
 8005d84:	4638      	mov	r0, r7
 8005d86:	f7ff fde1 	bl	800594c <_Balloc>
 8005d8a:	4605      	mov	r5, r0
 8005d8c:	b948      	cbnz	r0, 8005da2 <__lshift+0x3e>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005d94:	4b27      	ldr	r3, [pc, #156]	@ (8005e34 <__lshift+0xd0>)
 8005d96:	4828      	ldr	r0, [pc, #160]	@ (8005e38 <__lshift+0xd4>)
 8005d98:	f000 fa10 	bl	80061bc <__assert_func>
 8005d9c:	3101      	adds	r1, #1
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	e7ee      	b.n	8005d80 <__lshift+0x1c>
 8005da2:	2300      	movs	r3, #0
 8005da4:	f100 0114 	add.w	r1, r0, #20
 8005da8:	f100 0210 	add.w	r2, r0, #16
 8005dac:	4618      	mov	r0, r3
 8005dae:	4553      	cmp	r3, sl
 8005db0:	db33      	blt.n	8005e1a <__lshift+0xb6>
 8005db2:	6920      	ldr	r0, [r4, #16]
 8005db4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005db8:	f104 0314 	add.w	r3, r4, #20
 8005dbc:	f019 091f 	ands.w	r9, r9, #31
 8005dc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005dc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005dc8:	d02b      	beq.n	8005e22 <__lshift+0xbe>
 8005dca:	468a      	mov	sl, r1
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f1c9 0e20 	rsb	lr, r9, #32
 8005dd2:	6818      	ldr	r0, [r3, #0]
 8005dd4:	fa00 f009 	lsl.w	r0, r0, r9
 8005dd8:	4310      	orrs	r0, r2
 8005dda:	f84a 0b04 	str.w	r0, [sl], #4
 8005dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8005de2:	459c      	cmp	ip, r3
 8005de4:	fa22 f20e 	lsr.w	r2, r2, lr
 8005de8:	d8f3      	bhi.n	8005dd2 <__lshift+0x6e>
 8005dea:	ebac 0304 	sub.w	r3, ip, r4
 8005dee:	3b15      	subs	r3, #21
 8005df0:	f023 0303 	bic.w	r3, r3, #3
 8005df4:	3304      	adds	r3, #4
 8005df6:	f104 0015 	add.w	r0, r4, #21
 8005dfa:	4584      	cmp	ip, r0
 8005dfc:	bf38      	it	cc
 8005dfe:	2304      	movcc	r3, #4
 8005e00:	50ca      	str	r2, [r1, r3]
 8005e02:	b10a      	cbz	r2, 8005e08 <__lshift+0xa4>
 8005e04:	f108 0602 	add.w	r6, r8, #2
 8005e08:	3e01      	subs	r6, #1
 8005e0a:	4638      	mov	r0, r7
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	612e      	str	r6, [r5, #16]
 8005e10:	f7ff fddc 	bl	80059cc <_Bfree>
 8005e14:	4628      	mov	r0, r5
 8005e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e1e:	3301      	adds	r3, #1
 8005e20:	e7c5      	b.n	8005dae <__lshift+0x4a>
 8005e22:	3904      	subs	r1, #4
 8005e24:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e28:	459c      	cmp	ip, r3
 8005e2a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e2e:	d8f9      	bhi.n	8005e24 <__lshift+0xc0>
 8005e30:	e7ea      	b.n	8005e08 <__lshift+0xa4>
 8005e32:	bf00      	nop
 8005e34:	080068b7 	.word	0x080068b7
 8005e38:	080068c8 	.word	0x080068c8

08005e3c <__mcmp>:
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	690a      	ldr	r2, [r1, #16]
 8005e40:	6900      	ldr	r0, [r0, #16]
 8005e42:	b530      	push	{r4, r5, lr}
 8005e44:	1a80      	subs	r0, r0, r2
 8005e46:	d10e      	bne.n	8005e66 <__mcmp+0x2a>
 8005e48:	3314      	adds	r3, #20
 8005e4a:	3114      	adds	r1, #20
 8005e4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005e50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005e54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005e58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005e5c:	4295      	cmp	r5, r2
 8005e5e:	d003      	beq.n	8005e68 <__mcmp+0x2c>
 8005e60:	d205      	bcs.n	8005e6e <__mcmp+0x32>
 8005e62:	f04f 30ff 	mov.w	r0, #4294967295
 8005e66:	bd30      	pop	{r4, r5, pc}
 8005e68:	42a3      	cmp	r3, r4
 8005e6a:	d3f3      	bcc.n	8005e54 <__mcmp+0x18>
 8005e6c:	e7fb      	b.n	8005e66 <__mcmp+0x2a>
 8005e6e:	2001      	movs	r0, #1
 8005e70:	e7f9      	b.n	8005e66 <__mcmp+0x2a>
	...

08005e74 <__mdiff>:
 8005e74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e78:	4689      	mov	r9, r1
 8005e7a:	4606      	mov	r6, r0
 8005e7c:	4611      	mov	r1, r2
 8005e7e:	4648      	mov	r0, r9
 8005e80:	4614      	mov	r4, r2
 8005e82:	f7ff ffdb 	bl	8005e3c <__mcmp>
 8005e86:	1e05      	subs	r5, r0, #0
 8005e88:	d112      	bne.n	8005eb0 <__mdiff+0x3c>
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	4630      	mov	r0, r6
 8005e8e:	f7ff fd5d 	bl	800594c <_Balloc>
 8005e92:	4602      	mov	r2, r0
 8005e94:	b928      	cbnz	r0, 8005ea2 <__mdiff+0x2e>
 8005e96:	f240 2137 	movw	r1, #567	@ 0x237
 8005e9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005f94 <__mdiff+0x120>)
 8005e9c:	483e      	ldr	r0, [pc, #248]	@ (8005f98 <__mdiff+0x124>)
 8005e9e:	f000 f98d 	bl	80061bc <__assert_func>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ea8:	4610      	mov	r0, r2
 8005eaa:	b003      	add	sp, #12
 8005eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb0:	bfbc      	itt	lt
 8005eb2:	464b      	movlt	r3, r9
 8005eb4:	46a1      	movlt	r9, r4
 8005eb6:	4630      	mov	r0, r6
 8005eb8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005ebc:	bfba      	itte	lt
 8005ebe:	461c      	movlt	r4, r3
 8005ec0:	2501      	movlt	r5, #1
 8005ec2:	2500      	movge	r5, #0
 8005ec4:	f7ff fd42 	bl	800594c <_Balloc>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	b918      	cbnz	r0, 8005ed4 <__mdiff+0x60>
 8005ecc:	f240 2145 	movw	r1, #581	@ 0x245
 8005ed0:	4b30      	ldr	r3, [pc, #192]	@ (8005f94 <__mdiff+0x120>)
 8005ed2:	e7e3      	b.n	8005e9c <__mdiff+0x28>
 8005ed4:	f100 0b14 	add.w	fp, r0, #20
 8005ed8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005edc:	f109 0310 	add.w	r3, r9, #16
 8005ee0:	60c5      	str	r5, [r0, #12]
 8005ee2:	f04f 0c00 	mov.w	ip, #0
 8005ee6:	f109 0514 	add.w	r5, r9, #20
 8005eea:	46d9      	mov	r9, fp
 8005eec:	6926      	ldr	r6, [r4, #16]
 8005eee:	f104 0e14 	add.w	lr, r4, #20
 8005ef2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005ef6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	9b01      	ldr	r3, [sp, #4]
 8005efe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005f02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005f06:	b281      	uxth	r1, r0
 8005f08:	9301      	str	r3, [sp, #4]
 8005f0a:	fa1f f38a 	uxth.w	r3, sl
 8005f0e:	1a5b      	subs	r3, r3, r1
 8005f10:	0c00      	lsrs	r0, r0, #16
 8005f12:	4463      	add	r3, ip
 8005f14:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005f18:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005f22:	4576      	cmp	r6, lr
 8005f24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005f28:	f849 3b04 	str.w	r3, [r9], #4
 8005f2c:	d8e6      	bhi.n	8005efc <__mdiff+0x88>
 8005f2e:	1b33      	subs	r3, r6, r4
 8005f30:	3b15      	subs	r3, #21
 8005f32:	f023 0303 	bic.w	r3, r3, #3
 8005f36:	3415      	adds	r4, #21
 8005f38:	3304      	adds	r3, #4
 8005f3a:	42a6      	cmp	r6, r4
 8005f3c:	bf38      	it	cc
 8005f3e:	2304      	movcc	r3, #4
 8005f40:	441d      	add	r5, r3
 8005f42:	445b      	add	r3, fp
 8005f44:	461e      	mov	r6, r3
 8005f46:	462c      	mov	r4, r5
 8005f48:	4544      	cmp	r4, r8
 8005f4a:	d30e      	bcc.n	8005f6a <__mdiff+0xf6>
 8005f4c:	f108 0103 	add.w	r1, r8, #3
 8005f50:	1b49      	subs	r1, r1, r5
 8005f52:	f021 0103 	bic.w	r1, r1, #3
 8005f56:	3d03      	subs	r5, #3
 8005f58:	45a8      	cmp	r8, r5
 8005f5a:	bf38      	it	cc
 8005f5c:	2100      	movcc	r1, #0
 8005f5e:	440b      	add	r3, r1
 8005f60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005f64:	b199      	cbz	r1, 8005f8e <__mdiff+0x11a>
 8005f66:	6117      	str	r7, [r2, #16]
 8005f68:	e79e      	b.n	8005ea8 <__mdiff+0x34>
 8005f6a:	46e6      	mov	lr, ip
 8005f6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005f70:	fa1f fc81 	uxth.w	ip, r1
 8005f74:	44f4      	add	ip, lr
 8005f76:	0c08      	lsrs	r0, r1, #16
 8005f78:	4471      	add	r1, lr
 8005f7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005f7e:	b289      	uxth	r1, r1
 8005f80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005f84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005f88:	f846 1b04 	str.w	r1, [r6], #4
 8005f8c:	e7dc      	b.n	8005f48 <__mdiff+0xd4>
 8005f8e:	3f01      	subs	r7, #1
 8005f90:	e7e6      	b.n	8005f60 <__mdiff+0xec>
 8005f92:	bf00      	nop
 8005f94:	080068b7 	.word	0x080068b7
 8005f98:	080068c8 	.word	0x080068c8

08005f9c <__d2b>:
 8005f9c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	4690      	mov	r8, r2
 8005fa4:	4699      	mov	r9, r3
 8005fa6:	9e08      	ldr	r6, [sp, #32]
 8005fa8:	f7ff fcd0 	bl	800594c <_Balloc>
 8005fac:	4604      	mov	r4, r0
 8005fae:	b930      	cbnz	r0, 8005fbe <__d2b+0x22>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	f240 310f 	movw	r1, #783	@ 0x30f
 8005fb6:	4b23      	ldr	r3, [pc, #140]	@ (8006044 <__d2b+0xa8>)
 8005fb8:	4823      	ldr	r0, [pc, #140]	@ (8006048 <__d2b+0xac>)
 8005fba:	f000 f8ff 	bl	80061bc <__assert_func>
 8005fbe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005fc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fc6:	b10d      	cbz	r5, 8005fcc <__d2b+0x30>
 8005fc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fcc:	9301      	str	r3, [sp, #4]
 8005fce:	f1b8 0300 	subs.w	r3, r8, #0
 8005fd2:	d024      	beq.n	800601e <__d2b+0x82>
 8005fd4:	4668      	mov	r0, sp
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	f7ff fd7f 	bl	8005ada <__lo0bits>
 8005fdc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005fe0:	b1d8      	cbz	r0, 800601a <__d2b+0x7e>
 8005fe2:	f1c0 0320 	rsb	r3, r0, #32
 8005fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fea:	430b      	orrs	r3, r1
 8005fec:	40c2      	lsrs	r2, r0
 8005fee:	6163      	str	r3, [r4, #20]
 8005ff0:	9201      	str	r2, [sp, #4]
 8005ff2:	9b01      	ldr	r3, [sp, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	bf0c      	ite	eq
 8005ff8:	2201      	moveq	r2, #1
 8005ffa:	2202      	movne	r2, #2
 8005ffc:	61a3      	str	r3, [r4, #24]
 8005ffe:	6122      	str	r2, [r4, #16]
 8006000:	b1ad      	cbz	r5, 800602e <__d2b+0x92>
 8006002:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006006:	4405      	add	r5, r0
 8006008:	6035      	str	r5, [r6, #0]
 800600a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800600e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006010:	6018      	str	r0, [r3, #0]
 8006012:	4620      	mov	r0, r4
 8006014:	b002      	add	sp, #8
 8006016:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800601a:	6161      	str	r1, [r4, #20]
 800601c:	e7e9      	b.n	8005ff2 <__d2b+0x56>
 800601e:	a801      	add	r0, sp, #4
 8006020:	f7ff fd5b 	bl	8005ada <__lo0bits>
 8006024:	9b01      	ldr	r3, [sp, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	6163      	str	r3, [r4, #20]
 800602a:	3020      	adds	r0, #32
 800602c:	e7e7      	b.n	8005ffe <__d2b+0x62>
 800602e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006032:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006036:	6030      	str	r0, [r6, #0]
 8006038:	6918      	ldr	r0, [r3, #16]
 800603a:	f7ff fd2f 	bl	8005a9c <__hi0bits>
 800603e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006042:	e7e4      	b.n	800600e <__d2b+0x72>
 8006044:	080068b7 	.word	0x080068b7
 8006048:	080068c8 	.word	0x080068c8

0800604c <__sflush_r>:
 800604c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006052:	0716      	lsls	r6, r2, #28
 8006054:	4605      	mov	r5, r0
 8006056:	460c      	mov	r4, r1
 8006058:	d454      	bmi.n	8006104 <__sflush_r+0xb8>
 800605a:	684b      	ldr	r3, [r1, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	dc02      	bgt.n	8006066 <__sflush_r+0x1a>
 8006060:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006062:	2b00      	cmp	r3, #0
 8006064:	dd48      	ble.n	80060f8 <__sflush_r+0xac>
 8006066:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006068:	2e00      	cmp	r6, #0
 800606a:	d045      	beq.n	80060f8 <__sflush_r+0xac>
 800606c:	2300      	movs	r3, #0
 800606e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006072:	682f      	ldr	r7, [r5, #0]
 8006074:	6a21      	ldr	r1, [r4, #32]
 8006076:	602b      	str	r3, [r5, #0]
 8006078:	d030      	beq.n	80060dc <__sflush_r+0x90>
 800607a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800607c:	89a3      	ldrh	r3, [r4, #12]
 800607e:	0759      	lsls	r1, r3, #29
 8006080:	d505      	bpl.n	800608e <__sflush_r+0x42>
 8006082:	6863      	ldr	r3, [r4, #4]
 8006084:	1ad2      	subs	r2, r2, r3
 8006086:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006088:	b10b      	cbz	r3, 800608e <__sflush_r+0x42>
 800608a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800608c:	1ad2      	subs	r2, r2, r3
 800608e:	2300      	movs	r3, #0
 8006090:	4628      	mov	r0, r5
 8006092:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006094:	6a21      	ldr	r1, [r4, #32]
 8006096:	47b0      	blx	r6
 8006098:	1c43      	adds	r3, r0, #1
 800609a:	89a3      	ldrh	r3, [r4, #12]
 800609c:	d106      	bne.n	80060ac <__sflush_r+0x60>
 800609e:	6829      	ldr	r1, [r5, #0]
 80060a0:	291d      	cmp	r1, #29
 80060a2:	d82b      	bhi.n	80060fc <__sflush_r+0xb0>
 80060a4:	4a28      	ldr	r2, [pc, #160]	@ (8006148 <__sflush_r+0xfc>)
 80060a6:	410a      	asrs	r2, r1
 80060a8:	07d6      	lsls	r6, r2, #31
 80060aa:	d427      	bmi.n	80060fc <__sflush_r+0xb0>
 80060ac:	2200      	movs	r2, #0
 80060ae:	6062      	str	r2, [r4, #4]
 80060b0:	6922      	ldr	r2, [r4, #16]
 80060b2:	04d9      	lsls	r1, r3, #19
 80060b4:	6022      	str	r2, [r4, #0]
 80060b6:	d504      	bpl.n	80060c2 <__sflush_r+0x76>
 80060b8:	1c42      	adds	r2, r0, #1
 80060ba:	d101      	bne.n	80060c0 <__sflush_r+0x74>
 80060bc:	682b      	ldr	r3, [r5, #0]
 80060be:	b903      	cbnz	r3, 80060c2 <__sflush_r+0x76>
 80060c0:	6560      	str	r0, [r4, #84]	@ 0x54
 80060c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060c4:	602f      	str	r7, [r5, #0]
 80060c6:	b1b9      	cbz	r1, 80060f8 <__sflush_r+0xac>
 80060c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80060cc:	4299      	cmp	r1, r3
 80060ce:	d002      	beq.n	80060d6 <__sflush_r+0x8a>
 80060d0:	4628      	mov	r0, r5
 80060d2:	f7ff fb3d 	bl	8005750 <_free_r>
 80060d6:	2300      	movs	r3, #0
 80060d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80060da:	e00d      	b.n	80060f8 <__sflush_r+0xac>
 80060dc:	2301      	movs	r3, #1
 80060de:	4628      	mov	r0, r5
 80060e0:	47b0      	blx	r6
 80060e2:	4602      	mov	r2, r0
 80060e4:	1c50      	adds	r0, r2, #1
 80060e6:	d1c9      	bne.n	800607c <__sflush_r+0x30>
 80060e8:	682b      	ldr	r3, [r5, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d0c6      	beq.n	800607c <__sflush_r+0x30>
 80060ee:	2b1d      	cmp	r3, #29
 80060f0:	d001      	beq.n	80060f6 <__sflush_r+0xaa>
 80060f2:	2b16      	cmp	r3, #22
 80060f4:	d11d      	bne.n	8006132 <__sflush_r+0xe6>
 80060f6:	602f      	str	r7, [r5, #0]
 80060f8:	2000      	movs	r0, #0
 80060fa:	e021      	b.n	8006140 <__sflush_r+0xf4>
 80060fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006100:	b21b      	sxth	r3, r3
 8006102:	e01a      	b.n	800613a <__sflush_r+0xee>
 8006104:	690f      	ldr	r7, [r1, #16]
 8006106:	2f00      	cmp	r7, #0
 8006108:	d0f6      	beq.n	80060f8 <__sflush_r+0xac>
 800610a:	0793      	lsls	r3, r2, #30
 800610c:	bf18      	it	ne
 800610e:	2300      	movne	r3, #0
 8006110:	680e      	ldr	r6, [r1, #0]
 8006112:	bf08      	it	eq
 8006114:	694b      	ldreq	r3, [r1, #20]
 8006116:	1bf6      	subs	r6, r6, r7
 8006118:	600f      	str	r7, [r1, #0]
 800611a:	608b      	str	r3, [r1, #8]
 800611c:	2e00      	cmp	r6, #0
 800611e:	ddeb      	ble.n	80060f8 <__sflush_r+0xac>
 8006120:	4633      	mov	r3, r6
 8006122:	463a      	mov	r2, r7
 8006124:	4628      	mov	r0, r5
 8006126:	6a21      	ldr	r1, [r4, #32]
 8006128:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800612c:	47e0      	blx	ip
 800612e:	2800      	cmp	r0, #0
 8006130:	dc07      	bgt.n	8006142 <__sflush_r+0xf6>
 8006132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800613a:	f04f 30ff 	mov.w	r0, #4294967295
 800613e:	81a3      	strh	r3, [r4, #12]
 8006140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006142:	4407      	add	r7, r0
 8006144:	1a36      	subs	r6, r6, r0
 8006146:	e7e9      	b.n	800611c <__sflush_r+0xd0>
 8006148:	dfbffffe 	.word	0xdfbffffe

0800614c <_fflush_r>:
 800614c:	b538      	push	{r3, r4, r5, lr}
 800614e:	690b      	ldr	r3, [r1, #16]
 8006150:	4605      	mov	r5, r0
 8006152:	460c      	mov	r4, r1
 8006154:	b913      	cbnz	r3, 800615c <_fflush_r+0x10>
 8006156:	2500      	movs	r5, #0
 8006158:	4628      	mov	r0, r5
 800615a:	bd38      	pop	{r3, r4, r5, pc}
 800615c:	b118      	cbz	r0, 8006166 <_fflush_r+0x1a>
 800615e:	6a03      	ldr	r3, [r0, #32]
 8006160:	b90b      	cbnz	r3, 8006166 <_fflush_r+0x1a>
 8006162:	f7fe fb8d 	bl	8004880 <__sinit>
 8006166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d0f3      	beq.n	8006156 <_fflush_r+0xa>
 800616e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006170:	07d0      	lsls	r0, r2, #31
 8006172:	d404      	bmi.n	800617e <_fflush_r+0x32>
 8006174:	0599      	lsls	r1, r3, #22
 8006176:	d402      	bmi.n	800617e <_fflush_r+0x32>
 8006178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800617a:	f7fe fc78 	bl	8004a6e <__retarget_lock_acquire_recursive>
 800617e:	4628      	mov	r0, r5
 8006180:	4621      	mov	r1, r4
 8006182:	f7ff ff63 	bl	800604c <__sflush_r>
 8006186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006188:	4605      	mov	r5, r0
 800618a:	07da      	lsls	r2, r3, #31
 800618c:	d4e4      	bmi.n	8006158 <_fflush_r+0xc>
 800618e:	89a3      	ldrh	r3, [r4, #12]
 8006190:	059b      	lsls	r3, r3, #22
 8006192:	d4e1      	bmi.n	8006158 <_fflush_r+0xc>
 8006194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006196:	f7fe fc6b 	bl	8004a70 <__retarget_lock_release_recursive>
 800619a:	e7dd      	b.n	8006158 <_fflush_r+0xc>

0800619c <_sbrk_r>:
 800619c:	b538      	push	{r3, r4, r5, lr}
 800619e:	2300      	movs	r3, #0
 80061a0:	4d05      	ldr	r5, [pc, #20]	@ (80061b8 <_sbrk_r+0x1c>)
 80061a2:	4604      	mov	r4, r0
 80061a4:	4608      	mov	r0, r1
 80061a6:	602b      	str	r3, [r5, #0]
 80061a8:	f7fb fbf2 	bl	8001990 <_sbrk>
 80061ac:	1c43      	adds	r3, r0, #1
 80061ae:	d102      	bne.n	80061b6 <_sbrk_r+0x1a>
 80061b0:	682b      	ldr	r3, [r5, #0]
 80061b2:	b103      	cbz	r3, 80061b6 <_sbrk_r+0x1a>
 80061b4:	6023      	str	r3, [r4, #0]
 80061b6:	bd38      	pop	{r3, r4, r5, pc}
 80061b8:	20000508 	.word	0x20000508

080061bc <__assert_func>:
 80061bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80061be:	4614      	mov	r4, r2
 80061c0:	461a      	mov	r2, r3
 80061c2:	4b09      	ldr	r3, [pc, #36]	@ (80061e8 <__assert_func+0x2c>)
 80061c4:	4605      	mov	r5, r0
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68d8      	ldr	r0, [r3, #12]
 80061ca:	b954      	cbnz	r4, 80061e2 <__assert_func+0x26>
 80061cc:	4b07      	ldr	r3, [pc, #28]	@ (80061ec <__assert_func+0x30>)
 80061ce:	461c      	mov	r4, r3
 80061d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80061d4:	9100      	str	r1, [sp, #0]
 80061d6:	462b      	mov	r3, r5
 80061d8:	4905      	ldr	r1, [pc, #20]	@ (80061f0 <__assert_func+0x34>)
 80061da:	f000 f841 	bl	8006260 <fiprintf>
 80061de:	f000 f851 	bl	8006284 <abort>
 80061e2:	4b04      	ldr	r3, [pc, #16]	@ (80061f4 <__assert_func+0x38>)
 80061e4:	e7f4      	b.n	80061d0 <__assert_func+0x14>
 80061e6:	bf00      	nop
 80061e8:	2000000c 	.word	0x2000000c
 80061ec:	08006a65 	.word	0x08006a65
 80061f0:	08006a37 	.word	0x08006a37
 80061f4:	08006a2a 	.word	0x08006a2a

080061f8 <_calloc_r>:
 80061f8:	b570      	push	{r4, r5, r6, lr}
 80061fa:	fba1 5402 	umull	r5, r4, r1, r2
 80061fe:	b93c      	cbnz	r4, 8006210 <_calloc_r+0x18>
 8006200:	4629      	mov	r1, r5
 8006202:	f7ff fb17 	bl	8005834 <_malloc_r>
 8006206:	4606      	mov	r6, r0
 8006208:	b928      	cbnz	r0, 8006216 <_calloc_r+0x1e>
 800620a:	2600      	movs	r6, #0
 800620c:	4630      	mov	r0, r6
 800620e:	bd70      	pop	{r4, r5, r6, pc}
 8006210:	220c      	movs	r2, #12
 8006212:	6002      	str	r2, [r0, #0]
 8006214:	e7f9      	b.n	800620a <_calloc_r+0x12>
 8006216:	462a      	mov	r2, r5
 8006218:	4621      	mov	r1, r4
 800621a:	f7fe fbaa 	bl	8004972 <memset>
 800621e:	e7f5      	b.n	800620c <_calloc_r+0x14>

08006220 <__ascii_mbtowc>:
 8006220:	b082      	sub	sp, #8
 8006222:	b901      	cbnz	r1, 8006226 <__ascii_mbtowc+0x6>
 8006224:	a901      	add	r1, sp, #4
 8006226:	b142      	cbz	r2, 800623a <__ascii_mbtowc+0x1a>
 8006228:	b14b      	cbz	r3, 800623e <__ascii_mbtowc+0x1e>
 800622a:	7813      	ldrb	r3, [r2, #0]
 800622c:	600b      	str	r3, [r1, #0]
 800622e:	7812      	ldrb	r2, [r2, #0]
 8006230:	1e10      	subs	r0, r2, #0
 8006232:	bf18      	it	ne
 8006234:	2001      	movne	r0, #1
 8006236:	b002      	add	sp, #8
 8006238:	4770      	bx	lr
 800623a:	4610      	mov	r0, r2
 800623c:	e7fb      	b.n	8006236 <__ascii_mbtowc+0x16>
 800623e:	f06f 0001 	mvn.w	r0, #1
 8006242:	e7f8      	b.n	8006236 <__ascii_mbtowc+0x16>

08006244 <__ascii_wctomb>:
 8006244:	4603      	mov	r3, r0
 8006246:	4608      	mov	r0, r1
 8006248:	b141      	cbz	r1, 800625c <__ascii_wctomb+0x18>
 800624a:	2aff      	cmp	r2, #255	@ 0xff
 800624c:	d904      	bls.n	8006258 <__ascii_wctomb+0x14>
 800624e:	228a      	movs	r2, #138	@ 0x8a
 8006250:	f04f 30ff 	mov.w	r0, #4294967295
 8006254:	601a      	str	r2, [r3, #0]
 8006256:	4770      	bx	lr
 8006258:	2001      	movs	r0, #1
 800625a:	700a      	strb	r2, [r1, #0]
 800625c:	4770      	bx	lr
	...

08006260 <fiprintf>:
 8006260:	b40e      	push	{r1, r2, r3}
 8006262:	b503      	push	{r0, r1, lr}
 8006264:	4601      	mov	r1, r0
 8006266:	ab03      	add	r3, sp, #12
 8006268:	4805      	ldr	r0, [pc, #20]	@ (8006280 <fiprintf+0x20>)
 800626a:	f853 2b04 	ldr.w	r2, [r3], #4
 800626e:	6800      	ldr	r0, [r0, #0]
 8006270:	9301      	str	r3, [sp, #4]
 8006272:	f000 f835 	bl	80062e0 <_vfiprintf_r>
 8006276:	b002      	add	sp, #8
 8006278:	f85d eb04 	ldr.w	lr, [sp], #4
 800627c:	b003      	add	sp, #12
 800627e:	4770      	bx	lr
 8006280:	2000000c 	.word	0x2000000c

08006284 <abort>:
 8006284:	2006      	movs	r0, #6
 8006286:	b508      	push	{r3, lr}
 8006288:	f000 f9fe 	bl	8006688 <raise>
 800628c:	2001      	movs	r0, #1
 800628e:	f7fb fb0b 	bl	80018a8 <_exit>

08006292 <__sfputc_r>:
 8006292:	6893      	ldr	r3, [r2, #8]
 8006294:	b410      	push	{r4}
 8006296:	3b01      	subs	r3, #1
 8006298:	2b00      	cmp	r3, #0
 800629a:	6093      	str	r3, [r2, #8]
 800629c:	da07      	bge.n	80062ae <__sfputc_r+0x1c>
 800629e:	6994      	ldr	r4, [r2, #24]
 80062a0:	42a3      	cmp	r3, r4
 80062a2:	db01      	blt.n	80062a8 <__sfputc_r+0x16>
 80062a4:	290a      	cmp	r1, #10
 80062a6:	d102      	bne.n	80062ae <__sfputc_r+0x1c>
 80062a8:	bc10      	pop	{r4}
 80062aa:	f000 b931 	b.w	8006510 <__swbuf_r>
 80062ae:	6813      	ldr	r3, [r2, #0]
 80062b0:	1c58      	adds	r0, r3, #1
 80062b2:	6010      	str	r0, [r2, #0]
 80062b4:	7019      	strb	r1, [r3, #0]
 80062b6:	4608      	mov	r0, r1
 80062b8:	bc10      	pop	{r4}
 80062ba:	4770      	bx	lr

080062bc <__sfputs_r>:
 80062bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062be:	4606      	mov	r6, r0
 80062c0:	460f      	mov	r7, r1
 80062c2:	4614      	mov	r4, r2
 80062c4:	18d5      	adds	r5, r2, r3
 80062c6:	42ac      	cmp	r4, r5
 80062c8:	d101      	bne.n	80062ce <__sfputs_r+0x12>
 80062ca:	2000      	movs	r0, #0
 80062cc:	e007      	b.n	80062de <__sfputs_r+0x22>
 80062ce:	463a      	mov	r2, r7
 80062d0:	4630      	mov	r0, r6
 80062d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062d6:	f7ff ffdc 	bl	8006292 <__sfputc_r>
 80062da:	1c43      	adds	r3, r0, #1
 80062dc:	d1f3      	bne.n	80062c6 <__sfputs_r+0xa>
 80062de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080062e0 <_vfiprintf_r>:
 80062e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e4:	460d      	mov	r5, r1
 80062e6:	4614      	mov	r4, r2
 80062e8:	4698      	mov	r8, r3
 80062ea:	4606      	mov	r6, r0
 80062ec:	b09d      	sub	sp, #116	@ 0x74
 80062ee:	b118      	cbz	r0, 80062f8 <_vfiprintf_r+0x18>
 80062f0:	6a03      	ldr	r3, [r0, #32]
 80062f2:	b90b      	cbnz	r3, 80062f8 <_vfiprintf_r+0x18>
 80062f4:	f7fe fac4 	bl	8004880 <__sinit>
 80062f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80062fa:	07d9      	lsls	r1, r3, #31
 80062fc:	d405      	bmi.n	800630a <_vfiprintf_r+0x2a>
 80062fe:	89ab      	ldrh	r3, [r5, #12]
 8006300:	059a      	lsls	r2, r3, #22
 8006302:	d402      	bmi.n	800630a <_vfiprintf_r+0x2a>
 8006304:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006306:	f7fe fbb2 	bl	8004a6e <__retarget_lock_acquire_recursive>
 800630a:	89ab      	ldrh	r3, [r5, #12]
 800630c:	071b      	lsls	r3, r3, #28
 800630e:	d501      	bpl.n	8006314 <_vfiprintf_r+0x34>
 8006310:	692b      	ldr	r3, [r5, #16]
 8006312:	b99b      	cbnz	r3, 800633c <_vfiprintf_r+0x5c>
 8006314:	4629      	mov	r1, r5
 8006316:	4630      	mov	r0, r6
 8006318:	f000 f938 	bl	800658c <__swsetup_r>
 800631c:	b170      	cbz	r0, 800633c <_vfiprintf_r+0x5c>
 800631e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006320:	07dc      	lsls	r4, r3, #31
 8006322:	d504      	bpl.n	800632e <_vfiprintf_r+0x4e>
 8006324:	f04f 30ff 	mov.w	r0, #4294967295
 8006328:	b01d      	add	sp, #116	@ 0x74
 800632a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632e:	89ab      	ldrh	r3, [r5, #12]
 8006330:	0598      	lsls	r0, r3, #22
 8006332:	d4f7      	bmi.n	8006324 <_vfiprintf_r+0x44>
 8006334:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006336:	f7fe fb9b 	bl	8004a70 <__retarget_lock_release_recursive>
 800633a:	e7f3      	b.n	8006324 <_vfiprintf_r+0x44>
 800633c:	2300      	movs	r3, #0
 800633e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006340:	2320      	movs	r3, #32
 8006342:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006346:	2330      	movs	r3, #48	@ 0x30
 8006348:	f04f 0901 	mov.w	r9, #1
 800634c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006350:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80064fc <_vfiprintf_r+0x21c>
 8006354:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006358:	4623      	mov	r3, r4
 800635a:	469a      	mov	sl, r3
 800635c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006360:	b10a      	cbz	r2, 8006366 <_vfiprintf_r+0x86>
 8006362:	2a25      	cmp	r2, #37	@ 0x25
 8006364:	d1f9      	bne.n	800635a <_vfiprintf_r+0x7a>
 8006366:	ebba 0b04 	subs.w	fp, sl, r4
 800636a:	d00b      	beq.n	8006384 <_vfiprintf_r+0xa4>
 800636c:	465b      	mov	r3, fp
 800636e:	4622      	mov	r2, r4
 8006370:	4629      	mov	r1, r5
 8006372:	4630      	mov	r0, r6
 8006374:	f7ff ffa2 	bl	80062bc <__sfputs_r>
 8006378:	3001      	adds	r0, #1
 800637a:	f000 80a7 	beq.w	80064cc <_vfiprintf_r+0x1ec>
 800637e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006380:	445a      	add	r2, fp
 8006382:	9209      	str	r2, [sp, #36]	@ 0x24
 8006384:	f89a 3000 	ldrb.w	r3, [sl]
 8006388:	2b00      	cmp	r3, #0
 800638a:	f000 809f 	beq.w	80064cc <_vfiprintf_r+0x1ec>
 800638e:	2300      	movs	r3, #0
 8006390:	f04f 32ff 	mov.w	r2, #4294967295
 8006394:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006398:	f10a 0a01 	add.w	sl, sl, #1
 800639c:	9304      	str	r3, [sp, #16]
 800639e:	9307      	str	r3, [sp, #28]
 80063a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80063a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80063a6:	4654      	mov	r4, sl
 80063a8:	2205      	movs	r2, #5
 80063aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063ae:	4853      	ldr	r0, [pc, #332]	@ (80064fc <_vfiprintf_r+0x21c>)
 80063b0:	f7fe fb5f 	bl	8004a72 <memchr>
 80063b4:	9a04      	ldr	r2, [sp, #16]
 80063b6:	b9d8      	cbnz	r0, 80063f0 <_vfiprintf_r+0x110>
 80063b8:	06d1      	lsls	r1, r2, #27
 80063ba:	bf44      	itt	mi
 80063bc:	2320      	movmi	r3, #32
 80063be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063c2:	0713      	lsls	r3, r2, #28
 80063c4:	bf44      	itt	mi
 80063c6:	232b      	movmi	r3, #43	@ 0x2b
 80063c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063cc:	f89a 3000 	ldrb.w	r3, [sl]
 80063d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80063d2:	d015      	beq.n	8006400 <_vfiprintf_r+0x120>
 80063d4:	4654      	mov	r4, sl
 80063d6:	2000      	movs	r0, #0
 80063d8:	f04f 0c0a 	mov.w	ip, #10
 80063dc:	9a07      	ldr	r2, [sp, #28]
 80063de:	4621      	mov	r1, r4
 80063e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063e4:	3b30      	subs	r3, #48	@ 0x30
 80063e6:	2b09      	cmp	r3, #9
 80063e8:	d94b      	bls.n	8006482 <_vfiprintf_r+0x1a2>
 80063ea:	b1b0      	cbz	r0, 800641a <_vfiprintf_r+0x13a>
 80063ec:	9207      	str	r2, [sp, #28]
 80063ee:	e014      	b.n	800641a <_vfiprintf_r+0x13a>
 80063f0:	eba0 0308 	sub.w	r3, r0, r8
 80063f4:	fa09 f303 	lsl.w	r3, r9, r3
 80063f8:	4313      	orrs	r3, r2
 80063fa:	46a2      	mov	sl, r4
 80063fc:	9304      	str	r3, [sp, #16]
 80063fe:	e7d2      	b.n	80063a6 <_vfiprintf_r+0xc6>
 8006400:	9b03      	ldr	r3, [sp, #12]
 8006402:	1d19      	adds	r1, r3, #4
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	9103      	str	r1, [sp, #12]
 8006408:	2b00      	cmp	r3, #0
 800640a:	bfbb      	ittet	lt
 800640c:	425b      	neglt	r3, r3
 800640e:	f042 0202 	orrlt.w	r2, r2, #2
 8006412:	9307      	strge	r3, [sp, #28]
 8006414:	9307      	strlt	r3, [sp, #28]
 8006416:	bfb8      	it	lt
 8006418:	9204      	strlt	r2, [sp, #16]
 800641a:	7823      	ldrb	r3, [r4, #0]
 800641c:	2b2e      	cmp	r3, #46	@ 0x2e
 800641e:	d10a      	bne.n	8006436 <_vfiprintf_r+0x156>
 8006420:	7863      	ldrb	r3, [r4, #1]
 8006422:	2b2a      	cmp	r3, #42	@ 0x2a
 8006424:	d132      	bne.n	800648c <_vfiprintf_r+0x1ac>
 8006426:	9b03      	ldr	r3, [sp, #12]
 8006428:	3402      	adds	r4, #2
 800642a:	1d1a      	adds	r2, r3, #4
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	9203      	str	r2, [sp, #12]
 8006430:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006434:	9305      	str	r3, [sp, #20]
 8006436:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006500 <_vfiprintf_r+0x220>
 800643a:	2203      	movs	r2, #3
 800643c:	4650      	mov	r0, sl
 800643e:	7821      	ldrb	r1, [r4, #0]
 8006440:	f7fe fb17 	bl	8004a72 <memchr>
 8006444:	b138      	cbz	r0, 8006456 <_vfiprintf_r+0x176>
 8006446:	2240      	movs	r2, #64	@ 0x40
 8006448:	9b04      	ldr	r3, [sp, #16]
 800644a:	eba0 000a 	sub.w	r0, r0, sl
 800644e:	4082      	lsls	r2, r0
 8006450:	4313      	orrs	r3, r2
 8006452:	3401      	adds	r4, #1
 8006454:	9304      	str	r3, [sp, #16]
 8006456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800645a:	2206      	movs	r2, #6
 800645c:	4829      	ldr	r0, [pc, #164]	@ (8006504 <_vfiprintf_r+0x224>)
 800645e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006462:	f7fe fb06 	bl	8004a72 <memchr>
 8006466:	2800      	cmp	r0, #0
 8006468:	d03f      	beq.n	80064ea <_vfiprintf_r+0x20a>
 800646a:	4b27      	ldr	r3, [pc, #156]	@ (8006508 <_vfiprintf_r+0x228>)
 800646c:	bb1b      	cbnz	r3, 80064b6 <_vfiprintf_r+0x1d6>
 800646e:	9b03      	ldr	r3, [sp, #12]
 8006470:	3307      	adds	r3, #7
 8006472:	f023 0307 	bic.w	r3, r3, #7
 8006476:	3308      	adds	r3, #8
 8006478:	9303      	str	r3, [sp, #12]
 800647a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800647c:	443b      	add	r3, r7
 800647e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006480:	e76a      	b.n	8006358 <_vfiprintf_r+0x78>
 8006482:	460c      	mov	r4, r1
 8006484:	2001      	movs	r0, #1
 8006486:	fb0c 3202 	mla	r2, ip, r2, r3
 800648a:	e7a8      	b.n	80063de <_vfiprintf_r+0xfe>
 800648c:	2300      	movs	r3, #0
 800648e:	f04f 0c0a 	mov.w	ip, #10
 8006492:	4619      	mov	r1, r3
 8006494:	3401      	adds	r4, #1
 8006496:	9305      	str	r3, [sp, #20]
 8006498:	4620      	mov	r0, r4
 800649a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800649e:	3a30      	subs	r2, #48	@ 0x30
 80064a0:	2a09      	cmp	r2, #9
 80064a2:	d903      	bls.n	80064ac <_vfiprintf_r+0x1cc>
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d0c6      	beq.n	8006436 <_vfiprintf_r+0x156>
 80064a8:	9105      	str	r1, [sp, #20]
 80064aa:	e7c4      	b.n	8006436 <_vfiprintf_r+0x156>
 80064ac:	4604      	mov	r4, r0
 80064ae:	2301      	movs	r3, #1
 80064b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80064b4:	e7f0      	b.n	8006498 <_vfiprintf_r+0x1b8>
 80064b6:	ab03      	add	r3, sp, #12
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	462a      	mov	r2, r5
 80064bc:	4630      	mov	r0, r6
 80064be:	4b13      	ldr	r3, [pc, #76]	@ (800650c <_vfiprintf_r+0x22c>)
 80064c0:	a904      	add	r1, sp, #16
 80064c2:	f7fd fd93 	bl	8003fec <_printf_float>
 80064c6:	4607      	mov	r7, r0
 80064c8:	1c78      	adds	r0, r7, #1
 80064ca:	d1d6      	bne.n	800647a <_vfiprintf_r+0x19a>
 80064cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064ce:	07d9      	lsls	r1, r3, #31
 80064d0:	d405      	bmi.n	80064de <_vfiprintf_r+0x1fe>
 80064d2:	89ab      	ldrh	r3, [r5, #12]
 80064d4:	059a      	lsls	r2, r3, #22
 80064d6:	d402      	bmi.n	80064de <_vfiprintf_r+0x1fe>
 80064d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064da:	f7fe fac9 	bl	8004a70 <__retarget_lock_release_recursive>
 80064de:	89ab      	ldrh	r3, [r5, #12]
 80064e0:	065b      	lsls	r3, r3, #25
 80064e2:	f53f af1f 	bmi.w	8006324 <_vfiprintf_r+0x44>
 80064e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064e8:	e71e      	b.n	8006328 <_vfiprintf_r+0x48>
 80064ea:	ab03      	add	r3, sp, #12
 80064ec:	9300      	str	r3, [sp, #0]
 80064ee:	462a      	mov	r2, r5
 80064f0:	4630      	mov	r0, r6
 80064f2:	4b06      	ldr	r3, [pc, #24]	@ (800650c <_vfiprintf_r+0x22c>)
 80064f4:	a904      	add	r1, sp, #16
 80064f6:	f7fe f817 	bl	8004528 <_printf_i>
 80064fa:	e7e4      	b.n	80064c6 <_vfiprintf_r+0x1e6>
 80064fc:	08006b67 	.word	0x08006b67
 8006500:	08006b6d 	.word	0x08006b6d
 8006504:	08006b71 	.word	0x08006b71
 8006508:	08003fed 	.word	0x08003fed
 800650c:	080062bd 	.word	0x080062bd

08006510 <__swbuf_r>:
 8006510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006512:	460e      	mov	r6, r1
 8006514:	4614      	mov	r4, r2
 8006516:	4605      	mov	r5, r0
 8006518:	b118      	cbz	r0, 8006522 <__swbuf_r+0x12>
 800651a:	6a03      	ldr	r3, [r0, #32]
 800651c:	b90b      	cbnz	r3, 8006522 <__swbuf_r+0x12>
 800651e:	f7fe f9af 	bl	8004880 <__sinit>
 8006522:	69a3      	ldr	r3, [r4, #24]
 8006524:	60a3      	str	r3, [r4, #8]
 8006526:	89a3      	ldrh	r3, [r4, #12]
 8006528:	071a      	lsls	r2, r3, #28
 800652a:	d501      	bpl.n	8006530 <__swbuf_r+0x20>
 800652c:	6923      	ldr	r3, [r4, #16]
 800652e:	b943      	cbnz	r3, 8006542 <__swbuf_r+0x32>
 8006530:	4621      	mov	r1, r4
 8006532:	4628      	mov	r0, r5
 8006534:	f000 f82a 	bl	800658c <__swsetup_r>
 8006538:	b118      	cbz	r0, 8006542 <__swbuf_r+0x32>
 800653a:	f04f 37ff 	mov.w	r7, #4294967295
 800653e:	4638      	mov	r0, r7
 8006540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006542:	6823      	ldr	r3, [r4, #0]
 8006544:	6922      	ldr	r2, [r4, #16]
 8006546:	b2f6      	uxtb	r6, r6
 8006548:	1a98      	subs	r0, r3, r2
 800654a:	6963      	ldr	r3, [r4, #20]
 800654c:	4637      	mov	r7, r6
 800654e:	4283      	cmp	r3, r0
 8006550:	dc05      	bgt.n	800655e <__swbuf_r+0x4e>
 8006552:	4621      	mov	r1, r4
 8006554:	4628      	mov	r0, r5
 8006556:	f7ff fdf9 	bl	800614c <_fflush_r>
 800655a:	2800      	cmp	r0, #0
 800655c:	d1ed      	bne.n	800653a <__swbuf_r+0x2a>
 800655e:	68a3      	ldr	r3, [r4, #8]
 8006560:	3b01      	subs	r3, #1
 8006562:	60a3      	str	r3, [r4, #8]
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	6022      	str	r2, [r4, #0]
 800656a:	701e      	strb	r6, [r3, #0]
 800656c:	6962      	ldr	r2, [r4, #20]
 800656e:	1c43      	adds	r3, r0, #1
 8006570:	429a      	cmp	r2, r3
 8006572:	d004      	beq.n	800657e <__swbuf_r+0x6e>
 8006574:	89a3      	ldrh	r3, [r4, #12]
 8006576:	07db      	lsls	r3, r3, #31
 8006578:	d5e1      	bpl.n	800653e <__swbuf_r+0x2e>
 800657a:	2e0a      	cmp	r6, #10
 800657c:	d1df      	bne.n	800653e <__swbuf_r+0x2e>
 800657e:	4621      	mov	r1, r4
 8006580:	4628      	mov	r0, r5
 8006582:	f7ff fde3 	bl	800614c <_fflush_r>
 8006586:	2800      	cmp	r0, #0
 8006588:	d0d9      	beq.n	800653e <__swbuf_r+0x2e>
 800658a:	e7d6      	b.n	800653a <__swbuf_r+0x2a>

0800658c <__swsetup_r>:
 800658c:	b538      	push	{r3, r4, r5, lr}
 800658e:	4b29      	ldr	r3, [pc, #164]	@ (8006634 <__swsetup_r+0xa8>)
 8006590:	4605      	mov	r5, r0
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	460c      	mov	r4, r1
 8006596:	b118      	cbz	r0, 80065a0 <__swsetup_r+0x14>
 8006598:	6a03      	ldr	r3, [r0, #32]
 800659a:	b90b      	cbnz	r3, 80065a0 <__swsetup_r+0x14>
 800659c:	f7fe f970 	bl	8004880 <__sinit>
 80065a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065a4:	0719      	lsls	r1, r3, #28
 80065a6:	d422      	bmi.n	80065ee <__swsetup_r+0x62>
 80065a8:	06da      	lsls	r2, r3, #27
 80065aa:	d407      	bmi.n	80065bc <__swsetup_r+0x30>
 80065ac:	2209      	movs	r2, #9
 80065ae:	602a      	str	r2, [r5, #0]
 80065b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065b4:	f04f 30ff 	mov.w	r0, #4294967295
 80065b8:	81a3      	strh	r3, [r4, #12]
 80065ba:	e033      	b.n	8006624 <__swsetup_r+0x98>
 80065bc:	0758      	lsls	r0, r3, #29
 80065be:	d512      	bpl.n	80065e6 <__swsetup_r+0x5a>
 80065c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065c2:	b141      	cbz	r1, 80065d6 <__swsetup_r+0x4a>
 80065c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065c8:	4299      	cmp	r1, r3
 80065ca:	d002      	beq.n	80065d2 <__swsetup_r+0x46>
 80065cc:	4628      	mov	r0, r5
 80065ce:	f7ff f8bf 	bl	8005750 <_free_r>
 80065d2:	2300      	movs	r3, #0
 80065d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80065d6:	89a3      	ldrh	r3, [r4, #12]
 80065d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80065dc:	81a3      	strh	r3, [r4, #12]
 80065de:	2300      	movs	r3, #0
 80065e0:	6063      	str	r3, [r4, #4]
 80065e2:	6923      	ldr	r3, [r4, #16]
 80065e4:	6023      	str	r3, [r4, #0]
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	f043 0308 	orr.w	r3, r3, #8
 80065ec:	81a3      	strh	r3, [r4, #12]
 80065ee:	6923      	ldr	r3, [r4, #16]
 80065f0:	b94b      	cbnz	r3, 8006606 <__swsetup_r+0x7a>
 80065f2:	89a3      	ldrh	r3, [r4, #12]
 80065f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80065f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065fc:	d003      	beq.n	8006606 <__swsetup_r+0x7a>
 80065fe:	4621      	mov	r1, r4
 8006600:	4628      	mov	r0, r5
 8006602:	f000 f882 	bl	800670a <__smakebuf_r>
 8006606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800660a:	f013 0201 	ands.w	r2, r3, #1
 800660e:	d00a      	beq.n	8006626 <__swsetup_r+0x9a>
 8006610:	2200      	movs	r2, #0
 8006612:	60a2      	str	r2, [r4, #8]
 8006614:	6962      	ldr	r2, [r4, #20]
 8006616:	4252      	negs	r2, r2
 8006618:	61a2      	str	r2, [r4, #24]
 800661a:	6922      	ldr	r2, [r4, #16]
 800661c:	b942      	cbnz	r2, 8006630 <__swsetup_r+0xa4>
 800661e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006622:	d1c5      	bne.n	80065b0 <__swsetup_r+0x24>
 8006624:	bd38      	pop	{r3, r4, r5, pc}
 8006626:	0799      	lsls	r1, r3, #30
 8006628:	bf58      	it	pl
 800662a:	6962      	ldrpl	r2, [r4, #20]
 800662c:	60a2      	str	r2, [r4, #8]
 800662e:	e7f4      	b.n	800661a <__swsetup_r+0x8e>
 8006630:	2000      	movs	r0, #0
 8006632:	e7f7      	b.n	8006624 <__swsetup_r+0x98>
 8006634:	2000000c 	.word	0x2000000c

08006638 <_raise_r>:
 8006638:	291f      	cmp	r1, #31
 800663a:	b538      	push	{r3, r4, r5, lr}
 800663c:	4605      	mov	r5, r0
 800663e:	460c      	mov	r4, r1
 8006640:	d904      	bls.n	800664c <_raise_r+0x14>
 8006642:	2316      	movs	r3, #22
 8006644:	6003      	str	r3, [r0, #0]
 8006646:	f04f 30ff 	mov.w	r0, #4294967295
 800664a:	bd38      	pop	{r3, r4, r5, pc}
 800664c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800664e:	b112      	cbz	r2, 8006656 <_raise_r+0x1e>
 8006650:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006654:	b94b      	cbnz	r3, 800666a <_raise_r+0x32>
 8006656:	4628      	mov	r0, r5
 8006658:	f000 f830 	bl	80066bc <_getpid_r>
 800665c:	4622      	mov	r2, r4
 800665e:	4601      	mov	r1, r0
 8006660:	4628      	mov	r0, r5
 8006662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006666:	f000 b817 	b.w	8006698 <_kill_r>
 800666a:	2b01      	cmp	r3, #1
 800666c:	d00a      	beq.n	8006684 <_raise_r+0x4c>
 800666e:	1c59      	adds	r1, r3, #1
 8006670:	d103      	bne.n	800667a <_raise_r+0x42>
 8006672:	2316      	movs	r3, #22
 8006674:	6003      	str	r3, [r0, #0]
 8006676:	2001      	movs	r0, #1
 8006678:	e7e7      	b.n	800664a <_raise_r+0x12>
 800667a:	2100      	movs	r1, #0
 800667c:	4620      	mov	r0, r4
 800667e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006682:	4798      	blx	r3
 8006684:	2000      	movs	r0, #0
 8006686:	e7e0      	b.n	800664a <_raise_r+0x12>

08006688 <raise>:
 8006688:	4b02      	ldr	r3, [pc, #8]	@ (8006694 <raise+0xc>)
 800668a:	4601      	mov	r1, r0
 800668c:	6818      	ldr	r0, [r3, #0]
 800668e:	f7ff bfd3 	b.w	8006638 <_raise_r>
 8006692:	bf00      	nop
 8006694:	2000000c 	.word	0x2000000c

08006698 <_kill_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	2300      	movs	r3, #0
 800669c:	4d06      	ldr	r5, [pc, #24]	@ (80066b8 <_kill_r+0x20>)
 800669e:	4604      	mov	r4, r0
 80066a0:	4608      	mov	r0, r1
 80066a2:	4611      	mov	r1, r2
 80066a4:	602b      	str	r3, [r5, #0]
 80066a6:	f7fb f8ef 	bl	8001888 <_kill>
 80066aa:	1c43      	adds	r3, r0, #1
 80066ac:	d102      	bne.n	80066b4 <_kill_r+0x1c>
 80066ae:	682b      	ldr	r3, [r5, #0]
 80066b0:	b103      	cbz	r3, 80066b4 <_kill_r+0x1c>
 80066b2:	6023      	str	r3, [r4, #0]
 80066b4:	bd38      	pop	{r3, r4, r5, pc}
 80066b6:	bf00      	nop
 80066b8:	20000508 	.word	0x20000508

080066bc <_getpid_r>:
 80066bc:	f7fb b8dd 	b.w	800187a <_getpid>

080066c0 <__swhatbuf_r>:
 80066c0:	b570      	push	{r4, r5, r6, lr}
 80066c2:	460c      	mov	r4, r1
 80066c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066c8:	4615      	mov	r5, r2
 80066ca:	2900      	cmp	r1, #0
 80066cc:	461e      	mov	r6, r3
 80066ce:	b096      	sub	sp, #88	@ 0x58
 80066d0:	da0c      	bge.n	80066ec <__swhatbuf_r+0x2c>
 80066d2:	89a3      	ldrh	r3, [r4, #12]
 80066d4:	2100      	movs	r1, #0
 80066d6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80066da:	bf14      	ite	ne
 80066dc:	2340      	movne	r3, #64	@ 0x40
 80066de:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80066e2:	2000      	movs	r0, #0
 80066e4:	6031      	str	r1, [r6, #0]
 80066e6:	602b      	str	r3, [r5, #0]
 80066e8:	b016      	add	sp, #88	@ 0x58
 80066ea:	bd70      	pop	{r4, r5, r6, pc}
 80066ec:	466a      	mov	r2, sp
 80066ee:	f000 f849 	bl	8006784 <_fstat_r>
 80066f2:	2800      	cmp	r0, #0
 80066f4:	dbed      	blt.n	80066d2 <__swhatbuf_r+0x12>
 80066f6:	9901      	ldr	r1, [sp, #4]
 80066f8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066fc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006700:	4259      	negs	r1, r3
 8006702:	4159      	adcs	r1, r3
 8006704:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006708:	e7eb      	b.n	80066e2 <__swhatbuf_r+0x22>

0800670a <__smakebuf_r>:
 800670a:	898b      	ldrh	r3, [r1, #12]
 800670c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800670e:	079d      	lsls	r5, r3, #30
 8006710:	4606      	mov	r6, r0
 8006712:	460c      	mov	r4, r1
 8006714:	d507      	bpl.n	8006726 <__smakebuf_r+0x1c>
 8006716:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800671a:	6023      	str	r3, [r4, #0]
 800671c:	6123      	str	r3, [r4, #16]
 800671e:	2301      	movs	r3, #1
 8006720:	6163      	str	r3, [r4, #20]
 8006722:	b003      	add	sp, #12
 8006724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006726:	466a      	mov	r2, sp
 8006728:	ab01      	add	r3, sp, #4
 800672a:	f7ff ffc9 	bl	80066c0 <__swhatbuf_r>
 800672e:	9f00      	ldr	r7, [sp, #0]
 8006730:	4605      	mov	r5, r0
 8006732:	4639      	mov	r1, r7
 8006734:	4630      	mov	r0, r6
 8006736:	f7ff f87d 	bl	8005834 <_malloc_r>
 800673a:	b948      	cbnz	r0, 8006750 <__smakebuf_r+0x46>
 800673c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006740:	059a      	lsls	r2, r3, #22
 8006742:	d4ee      	bmi.n	8006722 <__smakebuf_r+0x18>
 8006744:	f023 0303 	bic.w	r3, r3, #3
 8006748:	f043 0302 	orr.w	r3, r3, #2
 800674c:	81a3      	strh	r3, [r4, #12]
 800674e:	e7e2      	b.n	8006716 <__smakebuf_r+0xc>
 8006750:	89a3      	ldrh	r3, [r4, #12]
 8006752:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800675a:	81a3      	strh	r3, [r4, #12]
 800675c:	9b01      	ldr	r3, [sp, #4]
 800675e:	6020      	str	r0, [r4, #0]
 8006760:	b15b      	cbz	r3, 800677a <__smakebuf_r+0x70>
 8006762:	4630      	mov	r0, r6
 8006764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006768:	f000 f81e 	bl	80067a8 <_isatty_r>
 800676c:	b128      	cbz	r0, 800677a <__smakebuf_r+0x70>
 800676e:	89a3      	ldrh	r3, [r4, #12]
 8006770:	f023 0303 	bic.w	r3, r3, #3
 8006774:	f043 0301 	orr.w	r3, r3, #1
 8006778:	81a3      	strh	r3, [r4, #12]
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	431d      	orrs	r5, r3
 800677e:	81a5      	strh	r5, [r4, #12]
 8006780:	e7cf      	b.n	8006722 <__smakebuf_r+0x18>
	...

08006784 <_fstat_r>:
 8006784:	b538      	push	{r3, r4, r5, lr}
 8006786:	2300      	movs	r3, #0
 8006788:	4d06      	ldr	r5, [pc, #24]	@ (80067a4 <_fstat_r+0x20>)
 800678a:	4604      	mov	r4, r0
 800678c:	4608      	mov	r0, r1
 800678e:	4611      	mov	r1, r2
 8006790:	602b      	str	r3, [r5, #0]
 8006792:	f7fb f8d8 	bl	8001946 <_fstat>
 8006796:	1c43      	adds	r3, r0, #1
 8006798:	d102      	bne.n	80067a0 <_fstat_r+0x1c>
 800679a:	682b      	ldr	r3, [r5, #0]
 800679c:	b103      	cbz	r3, 80067a0 <_fstat_r+0x1c>
 800679e:	6023      	str	r3, [r4, #0]
 80067a0:	bd38      	pop	{r3, r4, r5, pc}
 80067a2:	bf00      	nop
 80067a4:	20000508 	.word	0x20000508

080067a8 <_isatty_r>:
 80067a8:	b538      	push	{r3, r4, r5, lr}
 80067aa:	2300      	movs	r3, #0
 80067ac:	4d05      	ldr	r5, [pc, #20]	@ (80067c4 <_isatty_r+0x1c>)
 80067ae:	4604      	mov	r4, r0
 80067b0:	4608      	mov	r0, r1
 80067b2:	602b      	str	r3, [r5, #0]
 80067b4:	f7fb f8d6 	bl	8001964 <_isatty>
 80067b8:	1c43      	adds	r3, r0, #1
 80067ba:	d102      	bne.n	80067c2 <_isatty_r+0x1a>
 80067bc:	682b      	ldr	r3, [r5, #0]
 80067be:	b103      	cbz	r3, 80067c2 <_isatty_r+0x1a>
 80067c0:	6023      	str	r3, [r4, #0]
 80067c2:	bd38      	pop	{r3, r4, r5, pc}
 80067c4:	20000508 	.word	0x20000508

080067c8 <_init>:
 80067c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ca:	bf00      	nop
 80067cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ce:	bc08      	pop	{r3}
 80067d0:	469e      	mov	lr, r3
 80067d2:	4770      	bx	lr

080067d4 <_fini>:
 80067d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d6:	bf00      	nop
 80067d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067da:	bc08      	pop	{r3}
 80067dc:	469e      	mov	lr, r3
 80067de:	4770      	bx	lr
