
PARTS_DRAWER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e5c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bec  08004f1c  08004f1c  00014f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b08  08005b08  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  08005b08  08005b08  00015b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b10  08005b10  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b10  08005b10  00015b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b14  08005b14  00015b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08005b18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c10  200000b0  08005bc8  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000cc0  08005bc8  00020cc0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a300  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bdf  00000000  00000000  0003a3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00011076  00000000  00000000  0003dfb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f60  00000000  00000000  0004f030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001920  00000000  00000000  0004ff90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015ed4  00000000  00000000  000518b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d66f  00000000  00000000  00067784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00080e3f  00000000  00000000  00084df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00105c32  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003450  00000000  00000000  00105c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000b0 	.word	0x200000b0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004f04 	.word	0x08004f04

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000b4 	.word	0x200000b4
 8000104:	08004f04 	.word	0x08004f04

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uldivmod>:
 8000248:	2b00      	cmp	r3, #0
 800024a:	d111      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 800024c:	2a00      	cmp	r2, #0
 800024e:	d10f      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 8000250:	2900      	cmp	r1, #0
 8000252:	d100      	bne.n	8000256 <__aeabi_uldivmod+0xe>
 8000254:	2800      	cmp	r0, #0
 8000256:	d002      	beq.n	800025e <__aeabi_uldivmod+0x16>
 8000258:	2100      	movs	r1, #0
 800025a:	43c9      	mvns	r1, r1
 800025c:	0008      	movs	r0, r1
 800025e:	b407      	push	{r0, r1, r2}
 8000260:	4802      	ldr	r0, [pc, #8]	; (800026c <__aeabi_uldivmod+0x24>)
 8000262:	a102      	add	r1, pc, #8	; (adr r1, 800026c <__aeabi_uldivmod+0x24>)
 8000264:	1840      	adds	r0, r0, r1
 8000266:	9002      	str	r0, [sp, #8]
 8000268:	bd03      	pop	{r0, r1, pc}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	ffffffd9 	.word	0xffffffd9
 8000270:	b403      	push	{r0, r1}
 8000272:	4668      	mov	r0, sp
 8000274:	b501      	push	{r0, lr}
 8000276:	9802      	ldr	r0, [sp, #8]
 8000278:	f000 f834 	bl	80002e4 <__udivmoddi4>
 800027c:	9b01      	ldr	r3, [sp, #4]
 800027e:	469e      	mov	lr, r3
 8000280:	b002      	add	sp, #8
 8000282:	bc0c      	pop	{r2, r3}
 8000284:	4770      	bx	lr
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_lmul>:
 8000288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028a:	46ce      	mov	lr, r9
 800028c:	4647      	mov	r7, r8
 800028e:	b580      	push	{r7, lr}
 8000290:	0007      	movs	r7, r0
 8000292:	4699      	mov	r9, r3
 8000294:	0c3b      	lsrs	r3, r7, #16
 8000296:	469c      	mov	ip, r3
 8000298:	0413      	lsls	r3, r2, #16
 800029a:	0c1b      	lsrs	r3, r3, #16
 800029c:	001d      	movs	r5, r3
 800029e:	000e      	movs	r6, r1
 80002a0:	4661      	mov	r1, ip
 80002a2:	0400      	lsls	r0, r0, #16
 80002a4:	0c14      	lsrs	r4, r2, #16
 80002a6:	0c00      	lsrs	r0, r0, #16
 80002a8:	4345      	muls	r5, r0
 80002aa:	434b      	muls	r3, r1
 80002ac:	4360      	muls	r0, r4
 80002ae:	4361      	muls	r1, r4
 80002b0:	18c0      	adds	r0, r0, r3
 80002b2:	0c2c      	lsrs	r4, r5, #16
 80002b4:	1820      	adds	r0, r4, r0
 80002b6:	468c      	mov	ip, r1
 80002b8:	4283      	cmp	r3, r0
 80002ba:	d903      	bls.n	80002c4 <__aeabi_lmul+0x3c>
 80002bc:	2380      	movs	r3, #128	; 0x80
 80002be:	025b      	lsls	r3, r3, #9
 80002c0:	4698      	mov	r8, r3
 80002c2:	44c4      	add	ip, r8
 80002c4:	4649      	mov	r1, r9
 80002c6:	4379      	muls	r1, r7
 80002c8:	4372      	muls	r2, r6
 80002ca:	0c03      	lsrs	r3, r0, #16
 80002cc:	4463      	add	r3, ip
 80002ce:	042d      	lsls	r5, r5, #16
 80002d0:	0c2d      	lsrs	r5, r5, #16
 80002d2:	18c9      	adds	r1, r1, r3
 80002d4:	0400      	lsls	r0, r0, #16
 80002d6:	1940      	adds	r0, r0, r5
 80002d8:	1889      	adds	r1, r1, r2
 80002da:	bcc0      	pop	{r6, r7}
 80002dc:	46b9      	mov	r9, r7
 80002de:	46b0      	mov	r8, r6
 80002e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)

080002e4 <__udivmoddi4>:
 80002e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e6:	4657      	mov	r7, sl
 80002e8:	464e      	mov	r6, r9
 80002ea:	4645      	mov	r5, r8
 80002ec:	46de      	mov	lr, fp
 80002ee:	b5e0      	push	{r5, r6, r7, lr}
 80002f0:	0004      	movs	r4, r0
 80002f2:	000d      	movs	r5, r1
 80002f4:	4692      	mov	sl, r2
 80002f6:	4699      	mov	r9, r3
 80002f8:	b083      	sub	sp, #12
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d830      	bhi.n	8000360 <__udivmoddi4+0x7c>
 80002fe:	d02d      	beq.n	800035c <__udivmoddi4+0x78>
 8000300:	4649      	mov	r1, r9
 8000302:	4650      	mov	r0, sl
 8000304:	f000 f8ba 	bl	800047c <__clzdi2>
 8000308:	0029      	movs	r1, r5
 800030a:	0006      	movs	r6, r0
 800030c:	0020      	movs	r0, r4
 800030e:	f000 f8b5 	bl	800047c <__clzdi2>
 8000312:	1a33      	subs	r3, r6, r0
 8000314:	4698      	mov	r8, r3
 8000316:	3b20      	subs	r3, #32
 8000318:	469b      	mov	fp, r3
 800031a:	d433      	bmi.n	8000384 <__udivmoddi4+0xa0>
 800031c:	465a      	mov	r2, fp
 800031e:	4653      	mov	r3, sl
 8000320:	4093      	lsls	r3, r2
 8000322:	4642      	mov	r2, r8
 8000324:	001f      	movs	r7, r3
 8000326:	4653      	mov	r3, sl
 8000328:	4093      	lsls	r3, r2
 800032a:	001e      	movs	r6, r3
 800032c:	42af      	cmp	r7, r5
 800032e:	d83a      	bhi.n	80003a6 <__udivmoddi4+0xc2>
 8000330:	42af      	cmp	r7, r5
 8000332:	d100      	bne.n	8000336 <__udivmoddi4+0x52>
 8000334:	e078      	b.n	8000428 <__udivmoddi4+0x144>
 8000336:	465b      	mov	r3, fp
 8000338:	1ba4      	subs	r4, r4, r6
 800033a:	41bd      	sbcs	r5, r7
 800033c:	2b00      	cmp	r3, #0
 800033e:	da00      	bge.n	8000342 <__udivmoddi4+0x5e>
 8000340:	e075      	b.n	800042e <__udivmoddi4+0x14a>
 8000342:	2200      	movs	r2, #0
 8000344:	2300      	movs	r3, #0
 8000346:	9200      	str	r2, [sp, #0]
 8000348:	9301      	str	r3, [sp, #4]
 800034a:	2301      	movs	r3, #1
 800034c:	465a      	mov	r2, fp
 800034e:	4093      	lsls	r3, r2
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	2301      	movs	r3, #1
 8000354:	4642      	mov	r2, r8
 8000356:	4093      	lsls	r3, r2
 8000358:	9300      	str	r3, [sp, #0]
 800035a:	e028      	b.n	80003ae <__udivmoddi4+0xca>
 800035c:	4282      	cmp	r2, r0
 800035e:	d9cf      	bls.n	8000300 <__udivmoddi4+0x1c>
 8000360:	2200      	movs	r2, #0
 8000362:	2300      	movs	r3, #0
 8000364:	9200      	str	r2, [sp, #0]
 8000366:	9301      	str	r3, [sp, #4]
 8000368:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <__udivmoddi4+0x8e>
 800036e:	601c      	str	r4, [r3, #0]
 8000370:	605d      	str	r5, [r3, #4]
 8000372:	9800      	ldr	r0, [sp, #0]
 8000374:	9901      	ldr	r1, [sp, #4]
 8000376:	b003      	add	sp, #12
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	46bb      	mov	fp, r7
 800037c:	46b2      	mov	sl, r6
 800037e:	46a9      	mov	r9, r5
 8000380:	46a0      	mov	r8, r4
 8000382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000384:	4642      	mov	r2, r8
 8000386:	2320      	movs	r3, #32
 8000388:	1a9b      	subs	r3, r3, r2
 800038a:	4652      	mov	r2, sl
 800038c:	40da      	lsrs	r2, r3
 800038e:	4641      	mov	r1, r8
 8000390:	0013      	movs	r3, r2
 8000392:	464a      	mov	r2, r9
 8000394:	408a      	lsls	r2, r1
 8000396:	0017      	movs	r7, r2
 8000398:	4642      	mov	r2, r8
 800039a:	431f      	orrs	r7, r3
 800039c:	4653      	mov	r3, sl
 800039e:	4093      	lsls	r3, r2
 80003a0:	001e      	movs	r6, r3
 80003a2:	42af      	cmp	r7, r5
 80003a4:	d9c4      	bls.n	8000330 <__udivmoddi4+0x4c>
 80003a6:	2200      	movs	r2, #0
 80003a8:	2300      	movs	r3, #0
 80003aa:	9200      	str	r2, [sp, #0]
 80003ac:	9301      	str	r3, [sp, #4]
 80003ae:	4643      	mov	r3, r8
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d0d9      	beq.n	8000368 <__udivmoddi4+0x84>
 80003b4:	07fb      	lsls	r3, r7, #31
 80003b6:	0872      	lsrs	r2, r6, #1
 80003b8:	431a      	orrs	r2, r3
 80003ba:	4646      	mov	r6, r8
 80003bc:	087b      	lsrs	r3, r7, #1
 80003be:	e00e      	b.n	80003de <__udivmoddi4+0xfa>
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d101      	bne.n	80003c8 <__udivmoddi4+0xe4>
 80003c4:	42a2      	cmp	r2, r4
 80003c6:	d80c      	bhi.n	80003e2 <__udivmoddi4+0xfe>
 80003c8:	1aa4      	subs	r4, r4, r2
 80003ca:	419d      	sbcs	r5, r3
 80003cc:	2001      	movs	r0, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2100      	movs	r1, #0
 80003d4:	3e01      	subs	r6, #1
 80003d6:	1824      	adds	r4, r4, r0
 80003d8:	414d      	adcs	r5, r1
 80003da:	2e00      	cmp	r6, #0
 80003dc:	d006      	beq.n	80003ec <__udivmoddi4+0x108>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d9ee      	bls.n	80003c0 <__udivmoddi4+0xdc>
 80003e2:	3e01      	subs	r6, #1
 80003e4:	1924      	adds	r4, r4, r4
 80003e6:	416d      	adcs	r5, r5
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d1f8      	bne.n	80003de <__udivmoddi4+0xfa>
 80003ec:	9800      	ldr	r0, [sp, #0]
 80003ee:	9901      	ldr	r1, [sp, #4]
 80003f0:	465b      	mov	r3, fp
 80003f2:	1900      	adds	r0, r0, r4
 80003f4:	4169      	adcs	r1, r5
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db24      	blt.n	8000444 <__udivmoddi4+0x160>
 80003fa:	002b      	movs	r3, r5
 80003fc:	465a      	mov	r2, fp
 80003fe:	4644      	mov	r4, r8
 8000400:	40d3      	lsrs	r3, r2
 8000402:	002a      	movs	r2, r5
 8000404:	40e2      	lsrs	r2, r4
 8000406:	001c      	movs	r4, r3
 8000408:	465b      	mov	r3, fp
 800040a:	0015      	movs	r5, r2
 800040c:	2b00      	cmp	r3, #0
 800040e:	db2a      	blt.n	8000466 <__udivmoddi4+0x182>
 8000410:	0026      	movs	r6, r4
 8000412:	409e      	lsls	r6, r3
 8000414:	0033      	movs	r3, r6
 8000416:	0026      	movs	r6, r4
 8000418:	4647      	mov	r7, r8
 800041a:	40be      	lsls	r6, r7
 800041c:	0032      	movs	r2, r6
 800041e:	1a80      	subs	r0, r0, r2
 8000420:	4199      	sbcs	r1, r3
 8000422:	9000      	str	r0, [sp, #0]
 8000424:	9101      	str	r1, [sp, #4]
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x84>
 8000428:	42a3      	cmp	r3, r4
 800042a:	d8bc      	bhi.n	80003a6 <__udivmoddi4+0xc2>
 800042c:	e783      	b.n	8000336 <__udivmoddi4+0x52>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	2100      	movs	r1, #0
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	2200      	movs	r2, #0
 8000438:	9100      	str	r1, [sp, #0]
 800043a:	9201      	str	r2, [sp, #4]
 800043c:	2201      	movs	r2, #1
 800043e:	40da      	lsrs	r2, r3
 8000440:	9201      	str	r2, [sp, #4]
 8000442:	e786      	b.n	8000352 <__udivmoddi4+0x6e>
 8000444:	4642      	mov	r2, r8
 8000446:	2320      	movs	r3, #32
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	002a      	movs	r2, r5
 800044c:	4646      	mov	r6, r8
 800044e:	409a      	lsls	r2, r3
 8000450:	0023      	movs	r3, r4
 8000452:	40f3      	lsrs	r3, r6
 8000454:	4644      	mov	r4, r8
 8000456:	4313      	orrs	r3, r2
 8000458:	002a      	movs	r2, r5
 800045a:	40e2      	lsrs	r2, r4
 800045c:	001c      	movs	r4, r3
 800045e:	465b      	mov	r3, fp
 8000460:	0015      	movs	r5, r2
 8000462:	2b00      	cmp	r3, #0
 8000464:	dad4      	bge.n	8000410 <__udivmoddi4+0x12c>
 8000466:	4642      	mov	r2, r8
 8000468:	002f      	movs	r7, r5
 800046a:	2320      	movs	r3, #32
 800046c:	0026      	movs	r6, r4
 800046e:	4097      	lsls	r7, r2
 8000470:	1a9b      	subs	r3, r3, r2
 8000472:	40de      	lsrs	r6, r3
 8000474:	003b      	movs	r3, r7
 8000476:	4333      	orrs	r3, r6
 8000478:	e7cd      	b.n	8000416 <__udivmoddi4+0x132>
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzdi2>:
 800047c:	b510      	push	{r4, lr}
 800047e:	2900      	cmp	r1, #0
 8000480:	d103      	bne.n	800048a <__clzdi2+0xe>
 8000482:	f000 f807 	bl	8000494 <__clzsi2>
 8000486:	3020      	adds	r0, #32
 8000488:	e002      	b.n	8000490 <__clzdi2+0x14>
 800048a:	0008      	movs	r0, r1
 800048c:	f000 f802 	bl	8000494 <__clzsi2>
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__clzsi2>:
 8000494:	211c      	movs	r1, #28
 8000496:	2301      	movs	r3, #1
 8000498:	041b      	lsls	r3, r3, #16
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0xe>
 800049e:	0c00      	lsrs	r0, r0, #16
 80004a0:	3910      	subs	r1, #16
 80004a2:	0a1b      	lsrs	r3, r3, #8
 80004a4:	4298      	cmp	r0, r3
 80004a6:	d301      	bcc.n	80004ac <__clzsi2+0x18>
 80004a8:	0a00      	lsrs	r0, r0, #8
 80004aa:	3908      	subs	r1, #8
 80004ac:	091b      	lsrs	r3, r3, #4
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0x22>
 80004b2:	0900      	lsrs	r0, r0, #4
 80004b4:	3904      	subs	r1, #4
 80004b6:	a202      	add	r2, pc, #8	; (adr r2, 80004c0 <__clzsi2+0x2c>)
 80004b8:	5c10      	ldrb	r0, [r2, r0]
 80004ba:	1840      	adds	r0, r0, r1
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	02020304 	.word	0x02020304
 80004c4:	01010101 	.word	0x01010101
	...

080004d0 <DS3231_set_time>:

void DS3231_set_time(uint8_t sec, uint8_t minute, uint8_t hour)
{
  uint8_t buffer[4];

  buffer[0] = SECONDS_AD;
 80004d0:	2300      	movs	r3, #0
{
 80004d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004d4:	b087      	sub	sp, #28
  buffer[0] = SECONDS_AD;
 80004d6:	ac05      	add	r4, sp, #20
{
 80004d8:	000e      	movs	r6, r1
  buffer[1] = ((sec/10)<<4) + (sec%10);
 80004da:	210a      	movs	r1, #10
{
 80004dc:	0015      	movs	r5, r2
 80004de:	0007      	movs	r7, r0
  buffer[0] = SECONDS_AD;
 80004e0:	7023      	strb	r3, [r4, #0]
  buffer[1] = ((sec/10)<<4) + (sec%10);
 80004e2:	f7ff fe25 	bl	8000130 <__udivsi3>
 80004e6:	210a      	movs	r1, #10
 80004e8:	0103      	lsls	r3, r0, #4
 80004ea:	0038      	movs	r0, r7
 80004ec:	9303      	str	r3, [sp, #12]
 80004ee:	f7ff fea5 	bl	800023c <__aeabi_uidivmod>
 80004f2:	9b03      	ldr	r3, [sp, #12]
  buffer[2] = ((minute/10)<<4) + (minute%10);
 80004f4:	0030      	movs	r0, r6
  buffer[1] = ((sec/10)<<4) + (sec%10);
 80004f6:	1859      	adds	r1, r3, r1
 80004f8:	7061      	strb	r1, [r4, #1]
  buffer[2] = ((minute/10)<<4) + (minute%10);
 80004fa:	210a      	movs	r1, #10
 80004fc:	f7ff fe18 	bl	8000130 <__udivsi3>
 8000500:	210a      	movs	r1, #10
 8000502:	0107      	lsls	r7, r0, #4
 8000504:	0030      	movs	r0, r6
 8000506:	f7ff fe99 	bl	800023c <__aeabi_uidivmod>
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 800050a:	0028      	movs	r0, r5
  buffer[2] = ((minute/10)<<4) + (minute%10);
 800050c:	187f      	adds	r7, r7, r1
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 800050e:	210a      	movs	r1, #10
  buffer[2] = ((minute/10)<<4) + (minute%10);
 8000510:	70a7      	strb	r7, [r4, #2]
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 8000512:	f7ff fe0d 	bl	8000130 <__udivsi3>
 8000516:	0106      	lsls	r6, r0, #4
 8000518:	2030      	movs	r0, #48	; 0x30
 800051a:	210a      	movs	r1, #10
 800051c:	4006      	ands	r6, r0
 800051e:	0028      	movs	r0, r5
 8000520:	f7ff fe8c 	bl	800023c <__aeabi_uidivmod>

  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000524:	2364      	movs	r3, #100	; 0x64
  buffer[3] = (((hour/10)&0x03)<<4) + (hour%10);
 8000526:	1876      	adds	r6, r6, r1
 8000528:	70e6      	strb	r6, [r4, #3]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 800052a:	0022      	movs	r2, r4
 800052c:	9300      	str	r3, [sp, #0]
 800052e:	21d0      	movs	r1, #208	; 0xd0
 8000530:	3b60      	subs	r3, #96	; 0x60
 8000532:	4802      	ldr	r0, [pc, #8]	; (800053c <DS3231_set_time+0x6c>)
 8000534:	f002 fe06 	bl	8003144 <HAL_I2C_Master_Transmit>
}
 8000538:	b007      	add	sp, #28
 800053a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053c:	200004e0 	.word	0x200004e0

08000540 <DS3231_get_time>:

void DS3231_get_time(uint8_t *get_second, uint8_t *get_minute, uint8_t *get_hour)
{
  uint8_t buffer;

  buffer = SECONDS_AD;
 8000540:	2300      	movs	r3, #0
{
 8000542:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000544:	b087      	sub	sp, #28
 8000546:	0016      	movs	r6, r2
  buffer = SECONDS_AD;
 8000548:	aa02      	add	r2, sp, #8
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800054a:	2564      	movs	r5, #100	; 0x64
  buffer = SECONDS_AD;
 800054c:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800054e:	220f      	movs	r2, #15
 8000550:	4c29      	ldr	r4, [pc, #164]	; (80005f8 <DS3231_get_time+0xb8>)
{
 8000552:	9103      	str	r1, [sp, #12]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000554:	a902      	add	r1, sp, #8
{
 8000556:	9002      	str	r0, [sp, #8]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000558:	1852      	adds	r2, r2, r1
 800055a:	0020      	movs	r0, r4
 800055c:	21d1      	movs	r1, #209	; 0xd1
 800055e:	9500      	str	r5, [sp, #0]
 8000560:	3301      	adds	r3, #1
 8000562:	f002 fdef 	bl	8003144 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_second, 1, 100);
 8000566:	9a02      	ldr	r2, [sp, #8]
 8000568:	2301      	movs	r3, #1
 800056a:	21d1      	movs	r1, #209	; 0xd1
 800056c:	0020      	movs	r0, r4
 800056e:	9500      	str	r5, [sp, #0]
 8000570:	f002 fe7a 	bl	8003268 <HAL_I2C_Master_Receive>

  buffer = MINUTES_AD;
 8000574:	2701      	movs	r7, #1
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000576:	220f      	movs	r2, #15
  buffer = MINUTES_AD;
 8000578:	ab02      	add	r3, sp, #8
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800057a:	a902      	add	r1, sp, #8
  buffer = MINUTES_AD;
 800057c:	73df      	strb	r7, [r3, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800057e:	1852      	adds	r2, r2, r1
 8000580:	003b      	movs	r3, r7
 8000582:	21d1      	movs	r1, #209	; 0xd1
 8000584:	0020      	movs	r0, r4
 8000586:	9500      	str	r5, [sp, #0]
 8000588:	f002 fddc 	bl	8003144 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_minute, 1, 100);
 800058c:	003b      	movs	r3, r7
 800058e:	9a03      	ldr	r2, [sp, #12]
 8000590:	21d1      	movs	r1, #209	; 0xd1
 8000592:	0020      	movs	r0, r4
 8000594:	9500      	str	r5, [sp, #0]
 8000596:	f002 fe67 	bl	8003268 <HAL_I2C_Master_Receive>

  buffer = HOURS_AD;
 800059a:	2302      	movs	r3, #2
 800059c:	aa02      	add	r2, sp, #8
 800059e:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 80005a0:	220f      	movs	r2, #15
 80005a2:	a902      	add	r1, sp, #8
 80005a4:	003b      	movs	r3, r7
 80005a6:	1852      	adds	r2, r2, r1
 80005a8:	0020      	movs	r0, r4
 80005aa:	21d1      	movs	r1, #209	; 0xd1
 80005ac:	9500      	str	r5, [sp, #0]
 80005ae:	f002 fdc9 	bl	8003144 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_hour, 1, 100);
 80005b2:	003b      	movs	r3, r7
 80005b4:	0032      	movs	r2, r6
 80005b6:	21d1      	movs	r1, #209	; 0xd1
 80005b8:	0020      	movs	r0, r4
 80005ba:	9500      	str	r5, [sp, #0]
 80005bc:	f002 fe54 	bl	8003268 <HAL_I2C_Master_Receive>

  *get_hour = (((*get_hour & 0x30) >> 4) * 10) + (*get_hour & 0x0f);
 80005c0:	230a      	movs	r3, #10
 80005c2:	210f      	movs	r1, #15
 80005c4:	7830      	ldrb	r0, [r6, #0]
 80005c6:	0682      	lsls	r2, r0, #26
 80005c8:	0f92      	lsrs	r2, r2, #30
 80005ca:	435a      	muls	r2, r3
 80005cc:	4008      	ands	r0, r1
 80005ce:	1812      	adds	r2, r2, r0
 80005d0:	7032      	strb	r2, [r6, #0]
  *get_minute = ((*get_minute >> 4) * 10) + (*get_minute & 0x0f);
 80005d2:	9a03      	ldr	r2, [sp, #12]
 80005d4:	7810      	ldrb	r0, [r2, #0]
 80005d6:	0902      	lsrs	r2, r0, #4
 80005d8:	435a      	muls	r2, r3
 80005da:	4008      	ands	r0, r1
 80005dc:	1812      	adds	r2, r2, r0
 80005de:	9803      	ldr	r0, [sp, #12]
 80005e0:	7002      	strb	r2, [r0, #0]
  *get_second = ((*get_second >> 4) * 10) + (*get_second & 0x0f);
 80005e2:	9a02      	ldr	r2, [sp, #8]
 80005e4:	7812      	ldrb	r2, [r2, #0]
 80005e6:	0910      	lsrs	r0, r2, #4
 80005e8:	4343      	muls	r3, r0
 80005ea:	400a      	ands	r2, r1
 80005ec:	189b      	adds	r3, r3, r2
 80005ee:	9a02      	ldr	r2, [sp, #8]
 80005f0:	7013      	strb	r3, [r2, #0]
}
 80005f2:	b007      	add	sp, #28
 80005f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	200004e0 	.word	0x200004e0

080005fc <DS3231_set_date>:

void DS3231_set_date(uint8_t day, uint8_t month, uint8_t year)
{
  uint8_t buffer[4];

  buffer[0] = DATE_AD;
 80005fc:	2304      	movs	r3, #4
{
 80005fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000600:	b087      	sub	sp, #28
  buffer[0] = DATE_AD;
 8000602:	ac05      	add	r4, sp, #20
{
 8000604:	000e      	movs	r6, r1
  buffer[1] = ((day/10)<<4) + (day%10);
 8000606:	210a      	movs	r1, #10
{
 8000608:	0015      	movs	r5, r2
 800060a:	0007      	movs	r7, r0
  buffer[0] = DATE_AD;
 800060c:	7023      	strb	r3, [r4, #0]
  buffer[1] = ((day/10)<<4) + (day%10);
 800060e:	f7ff fd8f 	bl	8000130 <__udivsi3>
 8000612:	210a      	movs	r1, #10
 8000614:	0103      	lsls	r3, r0, #4
 8000616:	0038      	movs	r0, r7
 8000618:	9303      	str	r3, [sp, #12]
 800061a:	f7ff fe0f 	bl	800023c <__aeabi_uidivmod>
 800061e:	9b03      	ldr	r3, [sp, #12]
  buffer[2] = ((month/10)<<4) + (month%10);
 8000620:	0030      	movs	r0, r6
  buffer[1] = ((day/10)<<4) + (day%10);
 8000622:	1859      	adds	r1, r3, r1
 8000624:	7061      	strb	r1, [r4, #1]
  buffer[2] = ((month/10)<<4) + (month%10);
 8000626:	210a      	movs	r1, #10
 8000628:	f7ff fd82 	bl	8000130 <__udivsi3>
 800062c:	210a      	movs	r1, #10
 800062e:	0107      	lsls	r7, r0, #4
 8000630:	0030      	movs	r0, r6
 8000632:	f7ff fe03 	bl	800023c <__aeabi_uidivmod>
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 8000636:	0028      	movs	r0, r5
  buffer[2] = ((month/10)<<4) + (month%10);
 8000638:	187f      	adds	r7, r7, r1
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 800063a:	210a      	movs	r1, #10
  buffer[2] = ((month/10)<<4) + (month%10);
 800063c:	70a7      	strb	r7, [r4, #2]
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 800063e:	f7ff fd77 	bl	8000130 <__udivsi3>
 8000642:	0106      	lsls	r6, r0, #4
 8000644:	2030      	movs	r0, #48	; 0x30
 8000646:	210a      	movs	r1, #10
 8000648:	4006      	ands	r6, r0
 800064a:	0028      	movs	r0, r5
 800064c:	f7ff fdf6 	bl	800023c <__aeabi_uidivmod>

  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000650:	2364      	movs	r3, #100	; 0x64
  buffer[3] = (((year/10)&0x03)<<4) + (year%10);
 8000652:	1876      	adds	r6, r6, r1
 8000654:	70e6      	strb	r6, [r4, #3]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x00, &buffer[0], 4, 100);
 8000656:	0022      	movs	r2, r4
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	21d0      	movs	r1, #208	; 0xd0
 800065c:	3b60      	subs	r3, #96	; 0x60
 800065e:	4802      	ldr	r0, [pc, #8]	; (8000668 <DS3231_set_date+0x6c>)
 8000660:	f002 fd70 	bl	8003144 <HAL_I2C_Master_Transmit>
}
 8000664:	b007      	add	sp, #28
 8000666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000668:	200004e0 	.word	0x200004e0

0800066c <DS3231_get_date>:

void DS3231_get_date(uint8_t *get_day, uint8_t *get_month, uint8_t *get_year)
{
  uint8_t buffer;

  buffer = DATE_AD;
 800066c:	2304      	movs	r3, #4
{
 800066e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000670:	b087      	sub	sp, #28
 8000672:	9203      	str	r2, [sp, #12]
  buffer = DATE_AD;
 8000674:	aa02      	add	r2, sp, #8
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000676:	2564      	movs	r5, #100	; 0x64
  buffer = DATE_AD;
 8000678:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800067a:	220f      	movs	r2, #15
{
 800067c:	0007      	movs	r7, r0
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 800067e:	4c28      	ldr	r4, [pc, #160]	; (8000720 <DS3231_get_date+0xb4>)
{
 8000680:	000e      	movs	r6, r1
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 8000682:	a902      	add	r1, sp, #8
 8000684:	1852      	adds	r2, r2, r1
 8000686:	0020      	movs	r0, r4
 8000688:	21d1      	movs	r1, #209	; 0xd1
 800068a:	9500      	str	r5, [sp, #0]
 800068c:	3b03      	subs	r3, #3
 800068e:	f002 fd59 	bl	8003144 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_day, 1, 100);
 8000692:	003a      	movs	r2, r7
 8000694:	2301      	movs	r3, #1
 8000696:	21d1      	movs	r1, #209	; 0xd1
 8000698:	0020      	movs	r0, r4
 800069a:	9500      	str	r5, [sp, #0]
 800069c:	f002 fde4 	bl	8003268 <HAL_I2C_Master_Receive>

  buffer = MONTH_AD;
 80006a0:	2305      	movs	r3, #5
 80006a2:	aa02      	add	r2, sp, #8
 80006a4:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 80006a6:	220f      	movs	r2, #15
 80006a8:	a902      	add	r1, sp, #8
 80006aa:	1852      	adds	r2, r2, r1
 80006ac:	0020      	movs	r0, r4
 80006ae:	21d1      	movs	r1, #209	; 0xd1
 80006b0:	9500      	str	r5, [sp, #0]
 80006b2:	3b04      	subs	r3, #4
 80006b4:	f002 fd46 	bl	8003144 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_month, 1, 100);
 80006b8:	0032      	movs	r2, r6
 80006ba:	2301      	movs	r3, #1
 80006bc:	21d1      	movs	r1, #209	; 0xd1
 80006be:	0020      	movs	r0, r4
 80006c0:	9500      	str	r5, [sp, #0]
 80006c2:	f002 fdd1 	bl	8003268 <HAL_I2C_Master_Receive>

  buffer = YEAR_AD;
 80006c6:	2306      	movs	r3, #6
 80006c8:	aa02      	add	r2, sp, #8
 80006ca:	73d3      	strb	r3, [r2, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DS3231_AD | 0x01, &buffer, 1, 100);
 80006cc:	220f      	movs	r2, #15
 80006ce:	a902      	add	r1, sp, #8
 80006d0:	1852      	adds	r2, r2, r1
 80006d2:	0020      	movs	r0, r4
 80006d4:	21d1      	movs	r1, #209	; 0xd1
 80006d6:	9500      	str	r5, [sp, #0]
 80006d8:	3b05      	subs	r3, #5
 80006da:	f002 fd33 	bl	8003144 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c1, DS3231_AD | 0x01, get_year, 1, 100);
 80006de:	9a03      	ldr	r2, [sp, #12]
 80006e0:	2301      	movs	r3, #1
 80006e2:	21d1      	movs	r1, #209	; 0xd1
 80006e4:	0020      	movs	r0, r4
 80006e6:	9500      	str	r5, [sp, #0]
 80006e8:	f002 fdbe 	bl	8003268 <HAL_I2C_Master_Receive>

  *get_day = ((*get_day >> 4) * 10) + (*get_day & 0x0f);
 80006ec:	230a      	movs	r3, #10
 80006ee:	210f      	movs	r1, #15
 80006f0:	7838      	ldrb	r0, [r7, #0]
 80006f2:	0902      	lsrs	r2, r0, #4
 80006f4:	435a      	muls	r2, r3
 80006f6:	4008      	ands	r0, r1
 80006f8:	1812      	adds	r2, r2, r0
 80006fa:	703a      	strb	r2, [r7, #0]
  *get_month = (((*get_month & 0x10) >> 4) * 10) + (*get_month & 0x0f);
 80006fc:	7830      	ldrb	r0, [r6, #0]
 80006fe:	06c2      	lsls	r2, r0, #27
 8000700:	0fd2      	lsrs	r2, r2, #31
 8000702:	435a      	muls	r2, r3
 8000704:	4008      	ands	r0, r1
 8000706:	1812      	adds	r2, r2, r0
 8000708:	7032      	strb	r2, [r6, #0]
  *get_year = ((*get_year >> 4) * 10) + (*get_year & 0x0f);
 800070a:	9a03      	ldr	r2, [sp, #12]
 800070c:	7812      	ldrb	r2, [r2, #0]
 800070e:	0910      	lsrs	r0, r2, #4
 8000710:	4343      	muls	r3, r0
 8000712:	400a      	ands	r2, r1
 8000714:	189b      	adds	r3, r3, r2
 8000716:	9a03      	ldr	r2, [sp, #12]
 8000718:	7013      	strb	r3, [r2, #0]
}
 800071a:	b007      	add	sp, #28
 800071c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	200004e0 	.word	0x200004e0

08000724 <led_color>:
		2290665676, 2357774540, 3364407500, 3431516364, 2290927820, 2358036684, 3364669644, 3431778508,
		2294859980, 2361968844, 3368601804, 3435710668, 2295122124, 2362230988, 3368863948, 3435972812,
		2290666700, 2357775564, 3364408524, 3431517388, 2290928844, 2358037708, 3364670668, 3431779532,
		2294861004, 2361969868, 3368602828, 3435711692, 2295123148, 2362232012, 3368864972, 3435973836
};
void led_color(uint8_t id, uint8_t r, uint8_t g, uint8_t b){
 8000724:	b530      	push	{r4, r5, lr}
	ledData[id][0]=g;
 8000726:	250c      	movs	r5, #12
 8000728:	4368      	muls	r0, r5
 800072a:	4c03      	ldr	r4, [pc, #12]	; (8000738 <led_color+0x14>)
 800072c:	5022      	str	r2, [r4, r0]
	ledData[id][1]=r;
 800072e:	1824      	adds	r4, r4, r0
 8000730:	6061      	str	r1, [r4, #4]
	ledData[id][2]=b;
 8000732:	60a3      	str	r3, [r4, #8]
}
 8000734:	bd30      	pop	{r4, r5, pc}
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	200000cc 	.word	0x200000cc

0800073c <led_update>:
void led_update(){
	for(int i=0; i<36; i++){
 800073c:	4b10      	ldr	r3, [pc, #64]	; (8000780 <led_update+0x44>)
 800073e:	2000      	movs	r0, #0
 8000740:	0019      	movs	r1, r3
void led_update(){
 8000742:	b570      	push	{r4, r5, r6, lr}
 8000744:	4a0f      	ldr	r2, [pc, #60]	; (8000784 <led_update+0x48>)
		spiBf[(i*3)]=colLUT[ledData[i][0]];
 8000746:	4c10      	ldr	r4, [pc, #64]	; (8000788 <led_update+0x4c>)
 8000748:	6815      	ldr	r5, [r2, #0]
	for(int i=0; i<36; i++){
 800074a:	3001      	adds	r0, #1
		spiBf[(i*3)]=colLUT[ledData[i][0]];
 800074c:	00ad      	lsls	r5, r5, #2
 800074e:	592d      	ldr	r5, [r5, r4]
 8000750:	601d      	str	r5, [r3, #0]
		spiBf[(i*3)+1]=colLUT[ledData[i][1]];
 8000752:	6855      	ldr	r5, [r2, #4]
 8000754:	00ad      	lsls	r5, r5, #2
 8000756:	592d      	ldr	r5, [r5, r4]
 8000758:	605d      	str	r5, [r3, #4]
		spiBf[(i*3)+2]=colLUT[ledData[i][2]];
 800075a:	6895      	ldr	r5, [r2, #8]
	for(int i=0; i<36; i++){
 800075c:	320c      	adds	r2, #12
		spiBf[(i*3)+2]=colLUT[ledData[i][2]];
 800075e:	00ad      	lsls	r5, r5, #2
 8000760:	592d      	ldr	r5, [r5, r4]
 8000762:	609d      	str	r5, [r3, #8]
	for(int i=0; i<36; i++){
 8000764:	330c      	adds	r3, #12
 8000766:	2824      	cmp	r0, #36	; 0x24
 8000768:	d1ee      	bne.n	8000748 <led_update+0xc>
	}
	spiBf[108]=0;
 800076a:	23d8      	movs	r3, #216	; 0xd8
 800076c:	2200      	movs	r2, #0
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	50ca      	str	r2, [r1, r3]
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)spiBf, 436);
 8000772:	32b5      	adds	r2, #181	; 0xb5
 8000774:	32ff      	adds	r2, #255	; 0xff
 8000776:	4805      	ldr	r0, [pc, #20]	; (800078c <led_update+0x50>)
 8000778:	f003 fc50 	bl	800401c <HAL_SPI_Transmit_DMA>
}
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	2000027c 	.word	0x2000027c
 8000784:	200000cc 	.word	0x200000cc
 8000788:	08004f1c 	.word	0x08004f1c
 800078c:	2000052c 	.word	0x2000052c

08000790 <led_clear>:
void led_clear(){
	memset(ledData,0,sizeof(ledData));
 8000790:	22d8      	movs	r2, #216	; 0xd8
void led_clear(){
 8000792:	b510      	push	{r4, lr}
	memset(ledData,0,sizeof(ledData));
 8000794:	2100      	movs	r1, #0
 8000796:	4802      	ldr	r0, [pc, #8]	; (80007a0 <led_clear+0x10>)
 8000798:	0052      	lsls	r2, r2, #1
 800079a:	f003 ff33 	bl	8004604 <memset>
	//	led_update();
}
 800079e:	bd10      	pop	{r4, pc}
 80007a0:	200000cc 	.word	0x200000cc

080007a4 <led_cmp>:
uint8_t led_cmp(uint8_t id, uint8_t r, uint8_t g, uint8_t b){
 80007a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t result = 0;

	if(ledData[id][0]==g){
 80007a6:	260c      	movs	r6, #12
 80007a8:	0037      	movs	r7, r6
 80007aa:	4347      	muls	r7, r0
 80007ac:	4c08      	ldr	r4, [pc, #32]	; (80007d0 <led_cmp+0x2c>)
 80007ae:	5938      	ldr	r0, [r7, r4]
		result++;
	}
	if(ledData[id][1]==r){
 80007b0:	19e7      	adds	r7, r4, r7
	if(ledData[id][0]==g){
 80007b2:	1a80      	subs	r0, r0, r2
 80007b4:	4242      	negs	r2, r0
 80007b6:	4150      	adcs	r0, r2
	if(ledData[id][1]==r){
 80007b8:	687a      	ldr	r2, [r7, #4]
	uint8_t result = 0;
 80007ba:	b2c0      	uxtb	r0, r0
		result++;
 80007bc:	1a52      	subs	r2, r2, r1
 80007be:	4251      	negs	r1, r2
 80007c0:	414a      	adcs	r2, r1
 80007c2:	1880      	adds	r0, r0, r2
	}
	if(ledData[id][2]==b){
 80007c4:	68ba      	ldr	r2, [r7, #8]
 80007c6:	429a      	cmp	r2, r3
 80007c8:	d101      	bne.n	80007ce <led_cmp+0x2a>
		result++;
 80007ca:	3001      	adds	r0, #1
 80007cc:	b2c0      	uxtb	r0, r0
	}

	return result;
}
 80007ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d0:	200000cc 	.word	0x200000cc

080007d4 <SSD1306_PutsXY>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SSD1306_PutsXY(uint8_t x, uint8_t y, String str, uint8_t color) {
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	001d      	movs	r5, r3
	SSD1306_GotoXY(x * 6, y * 8);
 80007d8:	2306      	movs	r3, #6
void SSD1306_PutsXY(uint8_t x, uint8_t y, String str, uint8_t color) {
 80007da:	0014      	movs	r4, r2
	SSD1306_GotoXY(x * 6, y * 8);
 80007dc:	4358      	muls	r0, r3
 80007de:	00c9      	lsls	r1, r1, #3
 80007e0:	f001 fab4 	bl	8001d4c <SSD1306_GotoXY>
	SSD1306_Puts(str, &Font_6x8, color);
 80007e4:	002a      	movs	r2, r5
 80007e6:	0020      	movs	r0, r4
 80007e8:	4901      	ldr	r1, [pc, #4]	; (80007f0 <SSD1306_PutsXY+0x1c>)
 80007ea:	f001 faeb 	bl	8001dc4 <SSD1306_Puts>
}
 80007ee:	bd70      	pop	{r4, r5, r6, pc}
 80007f0:	20000000 	.word	0x20000000

080007f4 <basicScreen>:

void basicScreen(){
 80007f4:	b507      	push	{r0, r1, r2, lr}
	SSD1306_Fill(0);
 80007f6:	2000      	movs	r0, #0
 80007f8:	f001 fa72 	bl	8001ce0 <SSD1306_Fill>
	SSD1306_DrawFilledRectangle(0, 0, 127, 7, 1);
 80007fc:	2301      	movs	r3, #1
 80007fe:	2100      	movs	r1, #0
 8000800:	9300      	str	r3, [sp, #0]
 8000802:	227f      	movs	r2, #127	; 0x7f
 8000804:	0008      	movs	r0, r1
 8000806:	3306      	adds	r3, #6
 8000808:	f001 fb89 	bl	8001f1e <SSD1306_DrawFilledRectangle>
}
 800080c:	bd07      	pop	{r0, r1, r2, pc}
	...

08000810 <swS>:

void swS(){
	oldsw = JOY_P ? true : false;
 8000810:	20a0      	movs	r0, #160	; 0xa0
void swS(){
 8000812:	b510      	push	{r4, lr}
	oldsw = JOY_P ? true : false;
 8000814:	2104      	movs	r1, #4
 8000816:	05c0      	lsls	r0, r0, #23
 8000818:	f002 fb12 	bl	8002e40 <HAL_GPIO_ReadPin>
 800081c:	4243      	negs	r3, r0
 800081e:	4158      	adcs	r0, r3
 8000820:	4b01      	ldr	r3, [pc, #4]	; (8000828 <swS+0x18>)
 8000822:	7018      	strb	r0, [r3, #0]
}
 8000824:	bd10      	pop	{r4, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	20000028 	.word	0x20000028

0800082c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	static uint16_t buzC;
	if (htim->Instance == TIM2) {
 800082c:	2380      	movs	r3, #128	; 0x80
 800082e:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000830:	b570      	push	{r4, r5, r6, lr}
	if (htim->Instance == TIM2) {
 8000832:	05db      	lsls	r3, r3, #23
 8000834:	429a      	cmp	r2, r3
 8000836:	d148      	bne.n	80008ca <HAL_TIM_PeriodElapsedCallback+0x9e>
		reC++;
 8000838:	4a28      	ldr	r2, [pc, #160]	; (80008dc <HAL_TIM_PeriodElapsedCallback+0xb0>)

		HAL_ADC_Start(&hadc);
 800083a:	4c29      	ldr	r4, [pc, #164]	; (80008e0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
		reC++;
 800083c:	7813      	ldrb	r3, [r2, #0]
		HAL_ADC_Start(&hadc);
 800083e:	0020      	movs	r0, r4
		reC++;
 8000840:	3301      	adds	r3, #1
 8000842:	b2db      	uxtb	r3, r3
 8000844:	7013      	strb	r3, [r2, #0]
		HAL_ADC_Start(&hadc);
 8000846:	f001 ff57 	bl	80026f8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc, 10);
 800084a:	210a      	movs	r1, #10
 800084c:	0020      	movs	r0, r4
 800084e:	f001 ff7f 	bl	8002750 <HAL_ADC_PollForConversion>
		adc[0] = HAL_ADC_GetValue(&hadc);
 8000852:	0020      	movs	r0, r4
 8000854:	f001 ffe0 	bl	8002818 <HAL_ADC_GetValue>
 8000858:	4d22      	ldr	r5, [pc, #136]	; (80008e4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
		HAL_ADC_PollForConversion(&hadc, 10);
 800085a:	210a      	movs	r1, #10
		adc[0] = HAL_ADC_GetValue(&hadc);
 800085c:	8028      	strh	r0, [r5, #0]
		HAL_ADC_PollForConversion(&hadc, 10);
 800085e:	0020      	movs	r0, r4
 8000860:	f001 ff76 	bl	8002750 <HAL_ADC_PollForConversion>
		adc[1] = HAL_ADC_GetValue(&hadc);
 8000864:	0020      	movs	r0, r4
 8000866:	f001 ffd7 	bl	8002818 <HAL_ADC_GetValue>
 800086a:	8068      	strh	r0, [r5, #2]

		swS();
 800086c:	f7ff ffd0 	bl	8000810 <swS>

		if(buzFlag)buzC++;
 8000870:	4c1d      	ldr	r4, [pc, #116]	; (80008e8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000872:	4d1e      	ldr	r5, [pc, #120]	; (80008ec <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000874:	7822      	ldrb	r2, [r4, #0]
 8000876:	2a00      	cmp	r2, #0
 8000878:	d028      	beq.n	80008cc <HAL_TIM_PeriodElapsedCallback+0xa0>
 800087a:	882b      	ldrh	r3, [r5, #0]
 800087c:	3301      	adds	r3, #1
 800087e:	802b      	strh	r3, [r5, #0]
		else {
			buzC = 0;
			BUZ(0);
		}
		if(buzFlag==1){
 8000880:	7823      	ldrb	r3, [r4, #0]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d10c      	bne.n	80008a0 <HAL_TIM_PeriodElapsedCallback+0x74>
			if(buzC >= 500) buzFlag = 0;
 8000886:	33f4      	adds	r3, #244	; 0xf4
 8000888:	882a      	ldrh	r2, [r5, #0]
 800088a:	33ff      	adds	r3, #255	; 0xff
 800088c:	429a      	cmp	r2, r3
 800088e:	d301      	bcc.n	8000894 <HAL_TIM_PeriodElapsedCallback+0x68>
 8000890:	2300      	movs	r3, #0
 8000892:	7023      	strb	r3, [r4, #0]
			BUZ(1);
 8000894:	20a0      	movs	r0, #160	; 0xa0
 8000896:	2201      	movs	r2, #1
 8000898:	2108      	movs	r1, #8
 800089a:	05c0      	lsls	r0, r0, #23
 800089c:	f002 fad6 	bl	8002e4c <HAL_GPIO_WritePin>
		}
		if(buzFlag == 2){
 80008a0:	7823      	ldrb	r3, [r4, #0]
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d111      	bne.n	80008ca <HAL_TIM_PeriodElapsedCallback+0x9e>
			if(buzC >= 100) buzFlag = 0;
 80008a6:	8828      	ldrh	r0, [r5, #0]
 80008a8:	2863      	cmp	r0, #99	; 0x63
 80008aa:	d901      	bls.n	80008b0 <HAL_TIM_PeriodElapsedCallback+0x84>
 80008ac:	2300      	movs	r3, #0
 80008ae:	7023      	strb	r3, [r4, #0]
			if(buzC % 50 > 25) BUZ(1);
 80008b0:	2132      	movs	r1, #50	; 0x32
 80008b2:	f7ff fcc3 	bl	800023c <__aeabi_uidivmod>
 80008b6:	b289      	uxth	r1, r1
 80008b8:	2201      	movs	r2, #1
 80008ba:	2919      	cmp	r1, #25
 80008bc:	d800      	bhi.n	80008c0 <HAL_TIM_PeriodElapsedCallback+0x94>
			else BUZ(0);
 80008be:	2200      	movs	r2, #0
 80008c0:	20a0      	movs	r0, #160	; 0xa0
 80008c2:	2108      	movs	r1, #8
 80008c4:	05c0      	lsls	r0, r0, #23
 80008c6:	f002 fac1 	bl	8002e4c <HAL_GPIO_WritePin>
		}
	}
}
 80008ca:	bd70      	pop	{r4, r5, r6, pc}
			BUZ(0);
 80008cc:	20a0      	movs	r0, #160	; 0xa0
 80008ce:	2108      	movs	r1, #8
 80008d0:	05c0      	lsls	r0, r0, #23
			buzC = 0;
 80008d2:	802a      	strh	r2, [r5, #0]
			BUZ(0);
 80008d4:	f002 faba 	bl	8002e4c <HAL_GPIO_WritePin>
 80008d8:	e7d2      	b.n	8000880 <HAL_TIM_PeriodElapsedCallback+0x54>
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	20000883 	.word	0x20000883
 80008e0:	2000043c 	.word	0x2000043c
 80008e4:	20000430 	.word	0x20000430
 80008e8:	20000436 	.word	0x20000436
 80008ec:	20000434 	.word	0x20000434

080008f0 <logShift>:

void logShift(){
	logC++;
	for(uint8_t i = 0; i < 5; i++)
		pLog[5 - i] = pLog[4 - i];
 80008f0:	4905      	ldr	r1, [pc, #20]	; (8000908 <logShift+0x18>)
void logShift(){
 80008f2:	b510      	push	{r4, lr}
		pLog[5 - i] = pLog[4 - i];
 80008f4:	0008      	movs	r0, r1
	logC++;
 80008f6:	4a05      	ldr	r2, [pc, #20]	; (800090c <logShift+0x1c>)
		pLog[5 - i] = pLog[4 - i];
 80008f8:	3014      	adds	r0, #20
	logC++;
 80008fa:	7813      	ldrb	r3, [r2, #0]
 80008fc:	3301      	adds	r3, #1
 80008fe:	7013      	strb	r3, [r2, #0]
		pLog[5 - i] = pLog[4 - i];
 8000900:	2264      	movs	r2, #100	; 0x64
 8000902:	f003 fe6c 	bl	80045de <memmove>
}
 8000906:	bd10      	pop	{r4, pc}
 8000908:	200005c8 	.word	0x200005c8
 800090c:	200005c5 	.word	0x200005c5

08000910 <textIn>:

String textIn(boolean n, uint8_t lim){
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	b08b      	sub	sp, #44	; 0x2c
 8000914:	9007      	str	r0, [sp, #28]
 8000916:	9109      	str	r1, [sp, #36]	; 0x24
	String bf = (String)calloc(0, sizeof(char) * 30);
 8000918:	2000      	movs	r0, #0
 800091a:	211e      	movs	r1, #30
 800091c:	f003 fe18 	bl	8004550 <calloc>
	String resultArr = (String)calloc(0, sizeof(char) * 11);
 8000920:	210b      	movs	r1, #11
	String bf = (String)calloc(0, sizeof(char) * 30);
 8000922:	9006      	str	r0, [sp, #24]
	String resultArr = (String)calloc(0, sizeof(char) * 11);
 8000924:	2000      	movs	r0, #0
 8000926:	f003 fe13 	bl	8004550 <calloc>
	uint8_t keyX = 0, keyY = 0, limX = 0, tempColor;
	uint8_t cur = 0;
	udf = true;
 800092a:	2501      	movs	r5, #1
 800092c:	4b90      	ldr	r3, [pc, #576]	; (8000b70 <textIn+0x260>)
	String resultArr = (String)calloc(0, sizeof(char) * 11);
 800092e:	9005      	str	r0, [sp, #20]

	SSD1306_Fill(0);
 8000930:	2000      	movs	r0, #0
	udf = true;
 8000932:	701d      	strb	r5, [r3, #0]
	SSD1306_Fill(0);
 8000934:	f001 f9d4 	bl	8001ce0 <SSD1306_Fill>
	uint8_t cur = 0;
 8000938:	2300      	movs	r3, #0
	uint8_t keyX = 0, keyY = 0, limX = 0, tempColor;
 800093a:	001f      	movs	r7, r3
 800093c:	001e      	movs	r6, r3
	uint8_t cur = 0;
 800093e:	9301      	str	r3, [sp, #4]
	uint8_t keyX = 0, keyY = 0, limX = 0, tempColor;
 8000940:	9302      	str	r3, [sp, #8]

	while(1){
		if(RE1){
 8000942:	4b8c      	ldr	r3, [pc, #560]	; (8000b74 <textIn+0x264>)
 8000944:	781a      	ldrb	r2, [r3, #0]
 8000946:	2a63      	cmp	r2, #99	; 0x63
 8000948:	d922      	bls.n	8000990 <textIn+0x80>
			reC = 0;
 800094a:	2100      	movs	r1, #0
			if(JOY_R){
 800094c:	20fa      	movs	r0, #250	; 0xfa
			reC = 0;
 800094e:	7019      	strb	r1, [r3, #0]
			if(JOY_R){
 8000950:	4b89      	ldr	r3, [pc, #548]	; (8000b78 <textIn+0x268>)
 8000952:	0100      	lsls	r0, r0, #4
 8000954:	885a      	ldrh	r2, [r3, #2]
 8000956:	4282      	cmp	r2, r0
 8000958:	d945      	bls.n	80009e6 <textIn+0xd6>
				if(keyX < limX) keyX++;
 800095a:	9802      	ldr	r0, [sp, #8]
 800095c:	4286      	cmp	r6, r0
 800095e:	d24a      	bcs.n	80009f6 <textIn+0xe6>
 8000960:	3601      	adds	r6, #1
				else keyX = 0;
			}
			if(JOY_L){
				if(keyX) keyX--;
 8000962:	b2f6      	uxtb	r6, r6
				else keyX = limX;
			}
			if(JOY_U){
 8000964:	21fa      	movs	r1, #250	; 0xfa
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	0109      	lsls	r1, r1, #4
 800096a:	428b      	cmp	r3, r1
 800096c:	d947      	bls.n	80009fe <textIn+0xee>
				if(keyY) keyY--;
 800096e:	2f00      	cmp	r7, #0
 8000970:	d04d      	beq.n	8000a0e <textIn+0xfe>
 8000972:	3f01      	subs	r7, #1
				else keyY = 3;
			}
			if(JOY_D){
				if(keyY < 3) keyY++;
 8000974:	b2ff      	uxtb	r7, r7
				else keyY = 0;
			}
			if(JOY_R || JOY_L || JOY_U || JOY_D) udf = true;
 8000976:	3a2d      	subs	r2, #45	; 0x2d
 8000978:	3aff      	subs	r2, #255	; 0xff
 800097a:	4980      	ldr	r1, [pc, #512]	; (8000b7c <textIn+0x26c>)
 800097c:	b292      	uxth	r2, r2
 800097e:	428a      	cmp	r2, r1
 8000980:	d804      	bhi.n	800098c <textIn+0x7c>
 8000982:	3b2d      	subs	r3, #45	; 0x2d
 8000984:	3bff      	subs	r3, #255	; 0xff
 8000986:	b29b      	uxth	r3, r3
 8000988:	428b      	cmp	r3, r1
 800098a:	d901      	bls.n	8000990 <textIn+0x80>
 800098c:	4b78      	ldr	r3, [pc, #480]	; (8000b70 <textIn+0x260>)
 800098e:	701d      	strb	r5, [r3, #0]
		}
		if(JOY_P){
 8000990:	20a0      	movs	r0, #160	; 0xa0
 8000992:	2104      	movs	r1, #4
 8000994:	05c0      	lsls	r0, r0, #23
 8000996:	f002 fa53 	bl	8002e40 <HAL_GPIO_ReadPin>
			if(!oldsw){
 800099a:	4b79      	ldr	r3, [pc, #484]	; (8000b80 <textIn+0x270>)
 800099c:	781c      	ldrb	r4, [r3, #0]
 800099e:	4304      	orrs	r4, r0
 80009a0:	b2e4      	uxtb	r4, r4
 80009a2:	2c00      	cmp	r4, #0
 80009a4:	d110      	bne.n	80009c8 <textIn+0xb8>
				swS();
 80009a6:	f7ff ff33 	bl	8000810 <swS>
				udf = true;
 80009aa:	4b71      	ldr	r3, [pc, #452]	; (8000b70 <textIn+0x260>)
 80009ac:	701d      	strb	r5, [r3, #0]
				if(keyX < 10) resultArr[cur++] = keyboard[keyY][keyX];
 80009ae:	2e09      	cmp	r6, #9
 80009b0:	d831      	bhi.n	8000a16 <textIn+0x106>
 80009b2:	4a74      	ldr	r2, [pc, #464]	; (8000b84 <textIn+0x274>)
 80009b4:	00b9      	lsls	r1, r7, #2
 80009b6:	588a      	ldr	r2, [r1, r2]
 80009b8:	9b01      	ldr	r3, [sp, #4]
 80009ba:	5d92      	ldrb	r2, [r2, r6]
 80009bc:	9905      	ldr	r1, [sp, #20]
 80009be:	9801      	ldr	r0, [sp, #4]
 80009c0:	3301      	adds	r3, #1
 80009c2:	540a      	strb	r2, [r1, r0]
				else {
					if(keyY == 0) cur--;
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	9301      	str	r3, [sp, #4]
						return resultArr;
					}
				}
			}
		}
		if(lim - 1 == cur){
 80009c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80009ca:	9a01      	ldr	r2, [sp, #4]
 80009cc:	3b01      	subs	r3, #1
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d134      	bne.n	8000a3c <textIn+0x12c>
			fireF = 1;
 80009d2:	2001      	movs	r0, #1
 80009d4:	4b6c      	ldr	r3, [pc, #432]	; (8000b88 <textIn+0x278>)
			udf = true;

			resultArr[cur]='\0';
 80009d6:	9a05      	ldr	r2, [sp, #20]
			fireF = 1;
 80009d8:	7018      	strb	r0, [r3, #0]
			udf = true;
 80009da:	4b65      	ldr	r3, [pc, #404]	; (8000b70 <textIn+0x260>)
			resultArr[cur]='\0';
 80009dc:	9901      	ldr	r1, [sp, #4]
			udf = true;
 80009de:	7018      	strb	r0, [r3, #0]
			resultArr[cur]='\0';
 80009e0:	2300      	movs	r3, #0
 80009e2:	5453      	strb	r3, [r2, r1]
 80009e4:	e022      	b.n	8000a2c <textIn+0x11c>
			if(JOY_L){
 80009e6:	2196      	movs	r1, #150	; 0x96
 80009e8:	0049      	lsls	r1, r1, #1
 80009ea:	428a      	cmp	r2, r1
 80009ec:	d2ba      	bcs.n	8000964 <textIn+0x54>
				if(keyX) keyX--;
 80009ee:	2e00      	cmp	r6, #0
 80009f0:	d003      	beq.n	80009fa <textIn+0xea>
 80009f2:	3e01      	subs	r6, #1
 80009f4:	e7b5      	b.n	8000962 <textIn+0x52>
				else keyX = 0;
 80009f6:	000e      	movs	r6, r1
 80009f8:	e7b4      	b.n	8000964 <textIn+0x54>
 80009fa:	9e02      	ldr	r6, [sp, #8]
 80009fc:	e7b2      	b.n	8000964 <textIn+0x54>
			if(JOY_D){
 80009fe:	2196      	movs	r1, #150	; 0x96
 8000a00:	0049      	lsls	r1, r1, #1
 8000a02:	428b      	cmp	r3, r1
 8000a04:	d2b7      	bcs.n	8000976 <textIn+0x66>
				if(keyY < 3) keyY++;
 8000a06:	2f03      	cmp	r7, #3
 8000a08:	d003      	beq.n	8000a12 <textIn+0x102>
 8000a0a:	3701      	adds	r7, #1
 8000a0c:	e7b2      	b.n	8000974 <textIn+0x64>
				else keyY = 3;
 8000a0e:	2703      	movs	r7, #3
 8000a10:	e7b1      	b.n	8000976 <textIn+0x66>
				else keyY = 0;
 8000a12:	2700      	movs	r7, #0
 8000a14:	e7af      	b.n	8000976 <textIn+0x66>
					if(keyY == 0) cur--;
 8000a16:	2f00      	cmp	r7, #0
 8000a18:	d102      	bne.n	8000a20 <textIn+0x110>
 8000a1a:	9b01      	ldr	r3, [sp, #4]
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	e7d1      	b.n	80009c4 <textIn+0xb4>
					else if(keyY == 2){
 8000a20:	2f02      	cmp	r7, #2
 8000a22:	d1d1      	bne.n	80009c8 <textIn+0xb8>
						SSD1306_Fill(1);
 8000a24:	2001      	movs	r0, #1
						resultArr[cur] = '\0';
 8000a26:	9b05      	ldr	r3, [sp, #20]
 8000a28:	9a01      	ldr	r2, [sp, #4]
 8000a2a:	549c      	strb	r4, [r3, r2]
			SSD1306_Fill(1);
 8000a2c:	f001 f958 	bl	8001ce0 <SSD1306_Fill>

			free(bf);
 8000a30:	9806      	ldr	r0, [sp, #24]
 8000a32:	f003 fdc1 	bl	80045b8 <free>
			}

			SSD1306_UpdateScreen();
		}
	}
}
 8000a36:	9805      	ldr	r0, [sp, #20]
 8000a38:	b00b      	add	sp, #44	; 0x2c
 8000a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(keyY == 0 || keyY == 2) limX = 10;
 8000a3c:	230a      	movs	r3, #10
 8000a3e:	9302      	str	r3, [sp, #8]
 8000a40:	2f00      	cmp	r7, #0
 8000a42:	d004      	beq.n	8000a4e <textIn+0x13e>
 8000a44:	1ebb      	subs	r3, r7, #2
 8000a46:	425a      	negs	r2, r3
 8000a48:	4153      	adcs	r3, r2
 8000a4a:	3309      	adds	r3, #9
 8000a4c:	9302      	str	r3, [sp, #8]
		if(keyX > limX) keyX = limX;
 8000a4e:	9a02      	ldr	r2, [sp, #8]
 8000a50:	1c33      	adds	r3, r6, #0
 8000a52:	4296      	cmp	r6, r2
 8000a54:	d901      	bls.n	8000a5a <textIn+0x14a>
 8000a56:	466b      	mov	r3, sp
 8000a58:	7a1b      	ldrb	r3, [r3, #8]
 8000a5a:	b2de      	uxtb	r6, r3
		if(udf){
 8000a5c:	4b44      	ldr	r3, [pc, #272]	; (8000b70 <textIn+0x260>)
 8000a5e:	781a      	ldrb	r2, [r3, #0]
 8000a60:	2a00      	cmp	r2, #0
 8000a62:	d100      	bne.n	8000a66 <textIn+0x156>
 8000a64:	e76d      	b.n	8000942 <textIn+0x32>
			udf = false;
 8000a66:	2400      	movs	r4, #0
 8000a68:	701c      	strb	r4, [r3, #0]
			basicScreen();
 8000a6a:	f7ff fec3 	bl	80007f4 <basicScreen>
			if(!n) SSD1306_PutsXY(0, 0, "#input Name", 0);
 8000a6e:	9b07      	ldr	r3, [sp, #28]
 8000a70:	42a3      	cmp	r3, r4
 8000a72:	d167      	bne.n	8000b44 <textIn+0x234>
 8000a74:	0019      	movs	r1, r3
 8000a76:	0018      	movs	r0, r3
 8000a78:	4a44      	ldr	r2, [pc, #272]	; (8000b8c <textIn+0x27c>)
			else  SSD1306_PutsXY(0, 0, "#input part name", 0);
 8000a7a:	f7ff feab 	bl	80007d4 <SSD1306_PutsXY>
					tempColor = !(keyX == i && keyY == j);
 8000a7e:	2300      	movs	r3, #0
 8000a80:	9304      	str	r3, [sp, #16]
				for(uint8_t j = 0; j < 4; j++){
 8000a82:	230a      	movs	r3, #10
 8000a84:	9a04      	ldr	r2, [sp, #16]
 8000a86:	4353      	muls	r3, r2
 8000a88:	330e      	adds	r3, #14
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	9308      	str	r3, [sp, #32]
		if(keyY == 0 || keyY == 2) limX = 10;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	9303      	str	r3, [sp, #12]
					tempColor = !(keyX == i && keyY == j);
 8000a92:	466b      	mov	r3, sp
 8000a94:	7c1b      	ldrb	r3, [r3, #16]
 8000a96:	002c      	movs	r4, r5
 8000a98:	429e      	cmp	r6, r3
 8000a9a:	d104      	bne.n	8000aa6 <textIn+0x196>
 8000a9c:	466b      	mov	r3, sp
 8000a9e:	7b1c      	ldrb	r4, [r3, #12]
 8000aa0:	1be4      	subs	r4, r4, r7
 8000aa2:	1e63      	subs	r3, r4, #1
 8000aa4:	419c      	sbcs	r4, r3
					SSD1306_GotoXY(14 + (i * 10), 31 + (j * 8));
 8000aa6:	9b03      	ldr	r3, [sp, #12]
 8000aa8:	9808      	ldr	r0, [sp, #32]
 8000aaa:	00d9      	lsls	r1, r3, #3
 8000aac:	311f      	adds	r1, #31
 8000aae:	b289      	uxth	r1, r1
 8000ab0:	f001 f94c 	bl	8001d4c <SSD1306_GotoXY>
					SSD1306_Putc(keyboard[j][i], &Font_6x8, tempColor);
 8000ab4:	9b03      	ldr	r3, [sp, #12]
 8000ab6:	b2e2      	uxtb	r2, r4
 8000ab8:	0099      	lsls	r1, r3, #2
 8000aba:	4b32      	ldr	r3, [pc, #200]	; (8000b84 <textIn+0x274>)
 8000abc:	58cb      	ldr	r3, [r1, r3]
 8000abe:	9904      	ldr	r1, [sp, #16]
 8000ac0:	5c58      	ldrb	r0, [r3, r1]
 8000ac2:	4933      	ldr	r1, [pc, #204]	; (8000b90 <textIn+0x280>)
 8000ac4:	f001 f948 	bl	8001d58 <SSD1306_Putc>
				for(uint8_t j = 0; j < 4; j++){
 8000ac8:	9b03      	ldr	r3, [sp, #12]
 8000aca:	3301      	adds	r3, #1
 8000acc:	9303      	str	r3, [sp, #12]
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d1df      	bne.n	8000a92 <textIn+0x182>
			for(uint8_t i = 0; i < 10; i++){
 8000ad2:	9b04      	ldr	r3, [sp, #16]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	9304      	str	r3, [sp, #16]
 8000ad8:	2b0a      	cmp	r3, #10
 8000ada:	d1d2      	bne.n	8000a82 <textIn+0x172>
			SSD1306_GotoXY(115, 31);
 8000adc:	211f      	movs	r1, #31
 8000ade:	2073      	movs	r0, #115	; 0x73
 8000ae0:	f001 f934 	bl	8001d4c <SSD1306_GotoXY>
			SSD1306_Puts("&", &Font_6x8, !(keyX == 10 && keyY == 0));
 8000ae4:	002a      	movs	r2, r5
 8000ae6:	2e0a      	cmp	r6, #10
 8000ae8:	d102      	bne.n	8000af0 <textIn+0x1e0>
 8000aea:	003a      	movs	r2, r7
 8000aec:	1e53      	subs	r3, r2, #1
 8000aee:	419a      	sbcs	r2, r3
 8000af0:	b2d2      	uxtb	r2, r2
 8000af2:	4927      	ldr	r1, [pc, #156]	; (8000b90 <textIn+0x280>)
 8000af4:	4827      	ldr	r0, [pc, #156]	; (8000b94 <textIn+0x284>)
 8000af6:	f001 f965 	bl	8001dc4 <SSD1306_Puts>
			SSD1306_GotoXY(115, 49);
 8000afa:	2131      	movs	r1, #49	; 0x31
 8000afc:	2073      	movs	r0, #115	; 0x73
 8000afe:	f001 f925 	bl	8001d4c <SSD1306_GotoXY>
			SSD1306_Puts("*", &Font_6x8, !(keyX == 10 && keyY == 2));
 8000b02:	002a      	movs	r2, r5
 8000b04:	2e0a      	cmp	r6, #10
 8000b06:	d102      	bne.n	8000b0e <textIn+0x1fe>
 8000b08:	1eba      	subs	r2, r7, #2
 8000b0a:	1e53      	subs	r3, r2, #1
 8000b0c:	419a      	sbcs	r2, r3
 8000b0e:	4920      	ldr	r1, [pc, #128]	; (8000b90 <textIn+0x280>)
 8000b10:	b2d2      	uxtb	r2, r2
 8000b12:	4821      	ldr	r0, [pc, #132]	; (8000b98 <textIn+0x288>)
 8000b14:	f001 f956 	bl	8001dc4 <SSD1306_Puts>
			SSD1306_PutsXY(cur, 2, " ^ ", 1);
 8000b18:	002b      	movs	r3, r5
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	4a1f      	ldr	r2, [pc, #124]	; (8000b9c <textIn+0x28c>)
 8000b1e:	9801      	ldr	r0, [sp, #4]
 8000b20:	f7ff fe58 	bl	80007d4 <SSD1306_PutsXY>
			SSD1306_PutsXY(0, 1, " > ", 1);
 8000b24:	002b      	movs	r3, r5
 8000b26:	0029      	movs	r1, r5
 8000b28:	2000      	movs	r0, #0
 8000b2a:	4a1d      	ldr	r2, [pc, #116]	; (8000ba0 <textIn+0x290>)
 8000b2c:	f7ff fe52 	bl	80007d4 <SSD1306_PutsXY>
			for(uint8_t i = 0; i < cur; i++){
 8000b30:	2300      	movs	r3, #0
 8000b32:	9303      	str	r3, [sp, #12]
 8000b34:	466b      	mov	r3, sp
 8000b36:	7b1c      	ldrb	r4, [r3, #12]
 8000b38:	9b01      	ldr	r3, [sp, #4]
 8000b3a:	42a3      	cmp	r3, r4
 8000b3c:	d807      	bhi.n	8000b4e <textIn+0x23e>
			SSD1306_UpdateScreen();
 8000b3e:	f001 fa47 	bl	8001fd0 <SSD1306_UpdateScreen>
 8000b42:	e6fe      	b.n	8000942 <textIn+0x32>
			else  SSD1306_PutsXY(0, 0, "#input part name", 0);
 8000b44:	0023      	movs	r3, r4
 8000b46:	0021      	movs	r1, r4
 8000b48:	0020      	movs	r0, r4
 8000b4a:	4a16      	ldr	r2, [pc, #88]	; (8000ba4 <textIn+0x294>)
 8000b4c:	e795      	b.n	8000a7a <textIn+0x16a>
				sprintf(bf, "%c ", resultArr[i]);
 8000b4e:	9b05      	ldr	r3, [sp, #20]
 8000b50:	9a03      	ldr	r2, [sp, #12]
 8000b52:	4915      	ldr	r1, [pc, #84]	; (8000ba8 <textIn+0x298>)
 8000b54:	5c9a      	ldrb	r2, [r3, r2]
 8000b56:	9806      	ldr	r0, [sp, #24]
				SSD1306_PutsXY(1 + i, 1, bf, 1);
 8000b58:	3401      	adds	r4, #1
				sprintf(bf, "%c ", resultArr[i]);
 8000b5a:	f003 fe7b 	bl	8004854 <siprintf>
				SSD1306_PutsXY(1 + i, 1, bf, 1);
 8000b5e:	002b      	movs	r3, r5
 8000b60:	0029      	movs	r1, r5
 8000b62:	9a06      	ldr	r2, [sp, #24]
 8000b64:	b2e0      	uxtb	r0, r4
 8000b66:	f7ff fe35 	bl	80007d4 <SSD1306_PutsXY>
			for(uint8_t i = 0; i < cur; i++){
 8000b6a:	9b03      	ldr	r3, [sp, #12]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	e7e0      	b.n	8000b32 <textIn+0x222>
 8000b70:	2000003c 	.word	0x2000003c
 8000b74:	20000883 	.word	0x20000883
 8000b78:	20000430 	.word	0x20000430
 8000b7c:	00000e74 	.word	0x00000e74
 8000b80:	20000028 	.word	0x20000028
 8000b84:	2000000c 	.word	0x2000000c
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	0800590c 	.word	0x0800590c
 8000b90:	20000000 	.word	0x20000000
 8000b94:	08005929 	.word	0x08005929
 8000b98:	0800592b 	.word	0x0800592b
 8000b9c:	0800592d 	.word	0x0800592d
 8000ba0:	08005931 	.word	0x08005931
 8000ba4:	08005918 	.word	0x08005918
 8000ba8:	08005935 	.word	0x08005935

08000bac <timeSet>:

void timeSet(boolean firstOn){
 8000bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	9003      	str	r0, [sp, #12]
	DATE setDate = {.year = 2022, .month = 3, .day = 18};
	TIME setTime = {.hour = 0, .min = 0, .sec = 1};

	basicScreen();
 8000bb2:	f7ff fe1f 	bl	80007f4 <basicScreen>
	TIME setTime = {.hour = 0, .min = 0, .sec = 1};
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	2600      	movs	r6, #0
	DATE setDate = {.year = 2022, .month = 3, .day = 18};
 8000bba:	2703      	movs	r7, #3
 8000bbc:	2412      	movs	r4, #18
	TIME setTime = {.hour = 0, .min = 0, .sec = 1};
 8000bbe:	9302      	str	r3, [sp, #8]
	DATE setDate = {.year = 2022, .month = 3, .day = 18};
 8000bc0:	4b8f      	ldr	r3, [pc, #572]	; (8000e00 <timeSet+0x254>)
	TIME setTime = {.hour = 0, .min = 0, .sec = 1};
 8000bc2:	9601      	str	r6, [sp, #4]
	DATE setDate = {.year = 2022, .month = 3, .day = 18};
 8000bc4:	9300      	str	r3, [sp, #0]
	while(!firstOn){
 8000bc6:	9a03      	ldr	r2, [sp, #12]
		if(RE1){
 8000bc8:	4b8e      	ldr	r3, [pc, #568]	; (8000e04 <timeSet+0x258>)
	while(!firstOn){
 8000bca:	2a00      	cmp	r2, #0
 8000bcc:	d15b      	bne.n	8000c86 <timeSet+0xda>
		if(RE1){
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	2a63      	cmp	r2, #99	; 0x63
 8000bd2:	d9fc      	bls.n	8000bce <timeSet+0x22>
			reC = 0;
 8000bd4:	9a03      	ldr	r2, [sp, #12]
 8000bd6:	701a      	strb	r2, [r3, #0]
			if(JOY_R)
 8000bd8:	4b8b      	ldr	r3, [pc, #556]	; (8000e08 <timeSet+0x25c>)
 8000bda:	8859      	ldrh	r1, [r3, #2]
 8000bdc:	23fa      	movs	r3, #250	; 0xfa
 8000bde:	011b      	lsls	r3, r3, #4
 8000be0:	4299      	cmp	r1, r3
 8000be2:	d952      	bls.n	8000c8a <timeSet+0xde>
				if(sel < 5) sel++;
 8000be4:	4a89      	ldr	r2, [pc, #548]	; (8000e0c <timeSet+0x260>)
 8000be6:	7813      	ldrb	r3, [r2, #0]
 8000be8:	2b04      	cmp	r3, #4
 8000bea:	d801      	bhi.n	8000bf0 <timeSet+0x44>
 8000bec:	3301      	adds	r3, #1
			if(JOY_L)
				if(sel) sel--;
 8000bee:	7013      	strb	r3, [r2, #0]
			if(JOY_U){
 8000bf0:	22fa      	movs	r2, #250	; 0xfa
 8000bf2:	4b85      	ldr	r3, [pc, #532]	; (8000e08 <timeSet+0x25c>)
 8000bf4:	0112      	lsls	r2, r2, #4
 8000bf6:	881b      	ldrh	r3, [r3, #0]
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d800      	bhi.n	8000bfe <timeSet+0x52>
 8000bfc:	e07b      	b.n	8000cf6 <timeSet+0x14a>
				if(sel == 0) if(setDate.year < 2099) setDate.year++;
 8000bfe:	4a83      	ldr	r2, [pc, #524]	; (8000e0c <timeSet+0x260>)
 8000c00:	7812      	ldrb	r2, [r2, #0]
 8000c02:	2a00      	cmp	r2, #0
 8000c04:	d14b      	bne.n	8000c9e <timeSet+0xf2>
 8000c06:	4a82      	ldr	r2, [pc, #520]	; (8000e10 <timeSet+0x264>)
 8000c08:	9800      	ldr	r0, [sp, #0]
 8000c0a:	4290      	cmp	r0, r2
 8000c0c:	d803      	bhi.n	8000c16 <timeSet+0x6a>
 8000c0e:	0002      	movs	r2, r0
 8000c10:	3201      	adds	r2, #1
 8000c12:	b292      	uxth	r2, r2
 8000c14:	9200      	str	r2, [sp, #0]
				if(sel == 1) if(setDate.month < 12) setDate.month++;
				if(sel == 2) if(setDate.day < lastDay[setDate.month - 1]) setDate.day++;
				if(sel == 3) if(setTime.hour < 23) setTime.hour++;
				if(sel == 4) if(setTime.min < 59) setTime.min++;
				if(sel == 5) if(setTime.sec < 59) setTime.sec++;
				if(setDate.day > lastDay[setDate.month - 1]) setDate.day = lastDay[setDate.month - 1];
 8000c16:	4a7f      	ldr	r2, [pc, #508]	; (8000e14 <timeSet+0x268>)
 8000c18:	19d2      	adds	r2, r2, r7
 8000c1a:	3a01      	subs	r2, #1
 8000c1c:	7810      	ldrb	r0, [r2, #0]
 8000c1e:	1c02      	adds	r2, r0, #0
 8000c20:	42a0      	cmp	r0, r4
 8000c22:	d900      	bls.n	8000c26 <timeSet+0x7a>
 8000c24:	1c22      	adds	r2, r4, #0
 8000c26:	b2d4      	uxtb	r4, r2
				if(sel == 2) if(setDate.day > 1) setDate.day--;
				if(sel == 3) if(setTime.hour) setTime.hour--;
				if(sel == 4) if(setTime.min) setTime.min--;
				if(sel == 5) if(setTime.sec) setTime.sec--;
			}
			if(JOY_R || JOY_L || JOY_U || JOY_D) udf = true;
 8000c28:	392d      	subs	r1, #45	; 0x2d
 8000c2a:	39ff      	subs	r1, #255	; 0xff
 8000c2c:	4a7a      	ldr	r2, [pc, #488]	; (8000e18 <timeSet+0x26c>)
 8000c2e:	b289      	uxth	r1, r1
 8000c30:	4291      	cmp	r1, r2
 8000c32:	d804      	bhi.n	8000c3e <timeSet+0x92>
 8000c34:	3b2d      	subs	r3, #45	; 0x2d
 8000c36:	3bff      	subs	r3, #255	; 0xff
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d902      	bls.n	8000c44 <timeSet+0x98>
 8000c3e:	2201      	movs	r2, #1
 8000c40:	4b76      	ldr	r3, [pc, #472]	; (8000e1c <timeSet+0x270>)
 8000c42:	701a      	strb	r2, [r3, #0]
			if(JOY_P){
 8000c44:	20a0      	movs	r0, #160	; 0xa0
 8000c46:	2104      	movs	r1, #4
 8000c48:	05c0      	lsls	r0, r0, #23
 8000c4a:	f002 f8f9 	bl	8002e40 <HAL_GPIO_ReadPin>
				if(!oldsw){
 8000c4e:	4b74      	ldr	r3, [pc, #464]	; (8000e20 <timeSet+0x274>)
 8000c50:	781d      	ldrb	r5, [r3, #0]
 8000c52:	4305      	orrs	r5, r0
 8000c54:	b2ed      	uxtb	r5, r5
 8000c56:	2d00      	cmp	r5, #0
 8000c58:	d000      	beq.n	8000c5c <timeSet+0xb0>
 8000c5a:	e08d      	b.n	8000d78 <timeSet+0x1cc>
					swS();
 8000c5c:	f7ff fdd8 	bl	8000810 <swS>
					DS3231_set_date(setDate.day, setDate.month, setDate.year);
 8000c60:	466b      	mov	r3, sp
 8000c62:	0039      	movs	r1, r7
 8000c64:	781a      	ldrb	r2, [r3, #0]
 8000c66:	0020      	movs	r0, r4
 8000c68:	f7ff fcc8 	bl	80005fc <DS3231_set_date>
					DS3231_set_time(setTime.sec, setTime.min, setTime.hour);
 8000c6c:	0031      	movs	r1, r6
 8000c6e:	9a01      	ldr	r2, [sp, #4]
 8000c70:	9802      	ldr	r0, [sp, #8]
 8000c72:	f7ff fc2d 	bl	80004d0 <DS3231_set_time>
					udf = true;
 8000c76:	2101      	movs	r1, #1
 8000c78:	4b68      	ldr	r3, [pc, #416]	; (8000e1c <timeSet+0x270>)
					eepWriteData(0, true);
 8000c7a:	0028      	movs	r0, r5
					udf = true;
 8000c7c:	7019      	strb	r1, [r3, #0]
					eepWriteData(0, true);
 8000c7e:	f001 fa7f 	bl	8002180 <eepWriteData>
					SSD1306_Clear();
 8000c82:	f001 f9c7 	bl	8002014 <SSD1306_Clear>
				SSD1306_UpdateScreen();
				free(bf);
			}
		}
	}
}
 8000c86:	b005      	add	sp, #20
 8000c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if(JOY_L)
 8000c8a:	2396      	movs	r3, #150	; 0x96
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	4299      	cmp	r1, r3
 8000c90:	d2ae      	bcs.n	8000bf0 <timeSet+0x44>
				if(sel) sel--;
 8000c92:	4a5e      	ldr	r2, [pc, #376]	; (8000e0c <timeSet+0x260>)
 8000c94:	7813      	ldrb	r3, [r2, #0]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d0aa      	beq.n	8000bf0 <timeSet+0x44>
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	e7a7      	b.n	8000bee <timeSet+0x42>
				if(sel == 1) if(setDate.month < 12) setDate.month++;
 8000c9e:	2a01      	cmp	r2, #1
 8000ca0:	d012      	beq.n	8000cc8 <timeSet+0x11c>
				if(sel == 2) if(setDate.day < lastDay[setDate.month - 1]) setDate.day++;
 8000ca2:	485c      	ldr	r0, [pc, #368]	; (8000e14 <timeSet+0x268>)
 8000ca4:	19c0      	adds	r0, r0, r7
 8000ca6:	3801      	subs	r0, #1
 8000ca8:	7800      	ldrb	r0, [r0, #0]
 8000caa:	2a02      	cmp	r2, #2
 8000cac:	d011      	beq.n	8000cd2 <timeSet+0x126>
				if(sel == 3) if(setTime.hour < 23) setTime.hour++;
 8000cae:	2a03      	cmp	r2, #3
 8000cb0:	d014      	beq.n	8000cdc <timeSet+0x130>
				if(sel == 4) if(setTime.min < 59) setTime.min++;
 8000cb2:	2a04      	cmp	r2, #4
 8000cb4:	d019      	beq.n	8000cea <timeSet+0x13e>
				if(sel == 5) if(setTime.sec < 59) setTime.sec++;
 8000cb6:	2a05      	cmp	r2, #5
 8000cb8:	d1ad      	bne.n	8000c16 <timeSet+0x6a>
 8000cba:	9a02      	ldr	r2, [sp, #8]
 8000cbc:	2a3a      	cmp	r2, #58	; 0x3a
 8000cbe:	d8aa      	bhi.n	8000c16 <timeSet+0x6a>
 8000cc0:	3201      	adds	r2, #1
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	9202      	str	r2, [sp, #8]
 8000cc6:	e7a6      	b.n	8000c16 <timeSet+0x6a>
				if(sel == 1) if(setDate.month < 12) setDate.month++;
 8000cc8:	2f0b      	cmp	r7, #11
 8000cca:	d8a4      	bhi.n	8000c16 <timeSet+0x6a>
 8000ccc:	3701      	adds	r7, #1
 8000cce:	b2ff      	uxtb	r7, r7
 8000cd0:	e7a1      	b.n	8000c16 <timeSet+0x6a>
				if(sel == 2) if(setDate.day < lastDay[setDate.month - 1]) setDate.day++;
 8000cd2:	4284      	cmp	r4, r0
 8000cd4:	d29f      	bcs.n	8000c16 <timeSet+0x6a>
 8000cd6:	3401      	adds	r4, #1
 8000cd8:	b2e4      	uxtb	r4, r4
 8000cda:	e79c      	b.n	8000c16 <timeSet+0x6a>
				if(sel == 3) if(setTime.hour < 23) setTime.hour++;
 8000cdc:	9a01      	ldr	r2, [sp, #4]
 8000cde:	2a16      	cmp	r2, #22
 8000ce0:	d899      	bhi.n	8000c16 <timeSet+0x6a>
 8000ce2:	3201      	adds	r2, #1
 8000ce4:	b2d2      	uxtb	r2, r2
 8000ce6:	9201      	str	r2, [sp, #4]
 8000ce8:	e795      	b.n	8000c16 <timeSet+0x6a>
				if(sel == 4) if(setTime.min < 59) setTime.min++;
 8000cea:	2e3a      	cmp	r6, #58	; 0x3a
 8000cec:	d900      	bls.n	8000cf0 <timeSet+0x144>
 8000cee:	e792      	b.n	8000c16 <timeSet+0x6a>
 8000cf0:	3601      	adds	r6, #1
 8000cf2:	b2f6      	uxtb	r6, r6
 8000cf4:	e78f      	b.n	8000c16 <timeSet+0x6a>
			if(JOY_D){
 8000cf6:	2296      	movs	r2, #150	; 0x96
 8000cf8:	0052      	lsls	r2, r2, #1
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d300      	bcc.n	8000d00 <timeSet+0x154>
 8000cfe:	e793      	b.n	8000c28 <timeSet+0x7c>
				if(sel == 0) if(setDate.year > 2000) setDate.year--;
 8000d00:	4a42      	ldr	r2, [pc, #264]	; (8000e0c <timeSet+0x260>)
 8000d02:	7812      	ldrb	r2, [r2, #0]
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d10a      	bne.n	8000d1e <timeSet+0x172>
 8000d08:	22fa      	movs	r2, #250	; 0xfa
 8000d0a:	9800      	ldr	r0, [sp, #0]
 8000d0c:	00d2      	lsls	r2, r2, #3
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	d800      	bhi.n	8000d14 <timeSet+0x168>
 8000d12:	e789      	b.n	8000c28 <timeSet+0x7c>
 8000d14:	0002      	movs	r2, r0
 8000d16:	3a01      	subs	r2, #1
 8000d18:	b292      	uxth	r2, r2
 8000d1a:	9200      	str	r2, [sp, #0]
 8000d1c:	e784      	b.n	8000c28 <timeSet+0x7c>
				if(sel == 1) if(setDate.month > 1) setDate.month--;
 8000d1e:	2a01      	cmp	r2, #1
 8000d20:	d010      	beq.n	8000d44 <timeSet+0x198>
				if(sel == 2) if(setDate.day > 1) setDate.day--;
 8000d22:	2a02      	cmp	r2, #2
 8000d24:	d014      	beq.n	8000d50 <timeSet+0x1a4>
				if(sel == 3) if(setTime.hour) setTime.hour--;
 8000d26:	2a03      	cmp	r2, #3
 8000d28:	d018      	beq.n	8000d5c <timeSet+0x1b0>
				if(sel == 4) if(setTime.min) setTime.min--;
 8000d2a:	2a04      	cmp	r2, #4
 8000d2c:	d01e      	beq.n	8000d6c <timeSet+0x1c0>
				if(sel == 5) if(setTime.sec) setTime.sec--;
 8000d2e:	2a05      	cmp	r2, #5
 8000d30:	d000      	beq.n	8000d34 <timeSet+0x188>
 8000d32:	e779      	b.n	8000c28 <timeSet+0x7c>
 8000d34:	9a02      	ldr	r2, [sp, #8]
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d100      	bne.n	8000d3c <timeSet+0x190>
 8000d3a:	e775      	b.n	8000c28 <timeSet+0x7c>
 8000d3c:	3a01      	subs	r2, #1
 8000d3e:	b2d2      	uxtb	r2, r2
 8000d40:	9202      	str	r2, [sp, #8]
 8000d42:	e771      	b.n	8000c28 <timeSet+0x7c>
				if(sel == 1) if(setDate.month > 1) setDate.month--;
 8000d44:	2f01      	cmp	r7, #1
 8000d46:	d100      	bne.n	8000d4a <timeSet+0x19e>
 8000d48:	e76e      	b.n	8000c28 <timeSet+0x7c>
 8000d4a:	3f01      	subs	r7, #1
 8000d4c:	b2ff      	uxtb	r7, r7
 8000d4e:	e76b      	b.n	8000c28 <timeSet+0x7c>
				if(sel == 2) if(setDate.day > 1) setDate.day--;
 8000d50:	2c01      	cmp	r4, #1
 8000d52:	d800      	bhi.n	8000d56 <timeSet+0x1aa>
 8000d54:	e768      	b.n	8000c28 <timeSet+0x7c>
 8000d56:	3c01      	subs	r4, #1
 8000d58:	b2e4      	uxtb	r4, r4
 8000d5a:	e765      	b.n	8000c28 <timeSet+0x7c>
				if(sel == 3) if(setTime.hour) setTime.hour--;
 8000d5c:	9a01      	ldr	r2, [sp, #4]
 8000d5e:	2a00      	cmp	r2, #0
 8000d60:	d100      	bne.n	8000d64 <timeSet+0x1b8>
 8000d62:	e761      	b.n	8000c28 <timeSet+0x7c>
 8000d64:	3a01      	subs	r2, #1
 8000d66:	b2d2      	uxtb	r2, r2
 8000d68:	9201      	str	r2, [sp, #4]
 8000d6a:	e75d      	b.n	8000c28 <timeSet+0x7c>
				if(sel == 4) if(setTime.min) setTime.min--;
 8000d6c:	2e00      	cmp	r6, #0
 8000d6e:	d100      	bne.n	8000d72 <timeSet+0x1c6>
 8000d70:	e75a      	b.n	8000c28 <timeSet+0x7c>
 8000d72:	3e01      	subs	r6, #1
 8000d74:	b2f6      	uxtb	r6, r6
 8000d76:	e757      	b.n	8000c28 <timeSet+0x7c>
			if(udf){
 8000d78:	4b28      	ldr	r3, [pc, #160]	; (8000e1c <timeSet+0x270>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d100      	bne.n	8000d82 <timeSet+0x1d6>
 8000d80:	e721      	b.n	8000bc6 <timeSet+0x1a>
				String bf = (String)calloc(0, sizeof(char) * 12);
 8000d82:	210c      	movs	r1, #12
 8000d84:	2000      	movs	r0, #0
 8000d86:	f003 fbe3 	bl	8004550 <calloc>
				udf = false;
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	4b23      	ldr	r3, [pc, #140]	; (8000e1c <timeSet+0x270>)
				String bf = (String)calloc(0, sizeof(char) * 12);
 8000d8e:	0005      	movs	r5, r0
				udf = false;
 8000d90:	701a      	strb	r2, [r3, #0]
				basicScreen();
 8000d92:	f7ff fd2f 	bl	80007f4 <basicScreen>
				SSD1306_PutsXY(0, 0, "#Time Set", 0);
 8000d96:	2300      	movs	r3, #0
 8000d98:	4a22      	ldr	r2, [pc, #136]	; (8000e24 <timeSet+0x278>)
 8000d9a:	0019      	movs	r1, r3
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f7ff fd19 	bl	80007d4 <SSD1306_PutsXY>
				SSD1306_PutsXY(0, 2, "RTC Time setting.", 1);
 8000da2:	2301      	movs	r3, #1
 8000da4:	2000      	movs	r0, #0
 8000da6:	2102      	movs	r1, #2
 8000da8:	4a1f      	ldr	r2, [pc, #124]	; (8000e28 <timeSet+0x27c>)
 8000daa:	f7ff fd13 	bl	80007d4 <SSD1306_PutsXY>
				switch(sel){
 8000dae:	4b17      	ldr	r3, [pc, #92]	; (8000e0c <timeSet+0x260>)
 8000db0:	7818      	ldrb	r0, [r3, #0]
 8000db2:	2805      	cmp	r0, #5
 8000db4:	d809      	bhi.n	8000dca <timeSet+0x21e>
 8000db6:	f7ff f9a7 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000dba:	1403      	.short	0x1403
 8000dbc:	201d1a17 	.word	0x201d1a17
				case 0: sprintf(bf, "Year=%04ld", setDate.year); break;
 8000dc0:	9a00      	ldr	r2, [sp, #0]
 8000dc2:	491a      	ldr	r1, [pc, #104]	; (8000e2c <timeSet+0x280>)
				case 5: sprintf(bf, "Sec=%02ld", setTime.sec); break;
 8000dc4:	0028      	movs	r0, r5
 8000dc6:	f003 fd45 	bl	8004854 <siprintf>
				SSD1306_PutsXY(0, 4, bf, 1);
 8000dca:	2301      	movs	r3, #1
 8000dcc:	002a      	movs	r2, r5
 8000dce:	2104      	movs	r1, #4
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	f7ff fcff 	bl	80007d4 <SSD1306_PutsXY>
				SSD1306_UpdateScreen();
 8000dd6:	f001 f8fb 	bl	8001fd0 <SSD1306_UpdateScreen>
				free(bf);
 8000dda:	0028      	movs	r0, r5
 8000ddc:	f003 fbec 	bl	80045b8 <free>
 8000de0:	e6f1      	b.n	8000bc6 <timeSet+0x1a>
				case 1: sprintf(bf, "Month=%02ld", setDate.month); break;
 8000de2:	003a      	movs	r2, r7
 8000de4:	4912      	ldr	r1, [pc, #72]	; (8000e30 <timeSet+0x284>)
 8000de6:	e7ed      	b.n	8000dc4 <timeSet+0x218>
				case 2: sprintf(bf, "Day=%02ld", setDate.day); break;
 8000de8:	0022      	movs	r2, r4
 8000dea:	4912      	ldr	r1, [pc, #72]	; (8000e34 <timeSet+0x288>)
 8000dec:	e7ea      	b.n	8000dc4 <timeSet+0x218>
				case 3: sprintf(bf, "Hour=%02ld", setTime.hour); break;
 8000dee:	9a01      	ldr	r2, [sp, #4]
 8000df0:	4911      	ldr	r1, [pc, #68]	; (8000e38 <timeSet+0x28c>)
 8000df2:	e7e7      	b.n	8000dc4 <timeSet+0x218>
				case 4: sprintf(bf, "Min=%02ld", setTime.min); break;
 8000df4:	0032      	movs	r2, r6
 8000df6:	4911      	ldr	r1, [pc, #68]	; (8000e3c <timeSet+0x290>)
 8000df8:	e7e4      	b.n	8000dc4 <timeSet+0x218>
				case 5: sprintf(bf, "Sec=%02ld", setTime.sec); break;
 8000dfa:	9a02      	ldr	r2, [sp, #8]
 8000dfc:	4910      	ldr	r1, [pc, #64]	; (8000e40 <timeSet+0x294>)
 8000dfe:	e7e1      	b.n	8000dc4 <timeSet+0x218>
 8000e00:	000007e6 	.word	0x000007e6
 8000e04:	20000883 	.word	0x20000883
 8000e08:	20000430 	.word	0x20000430
 8000e0c:	20000884 	.word	0x20000884
 8000e10:	00000832 	.word	0x00000832
 8000e14:	2000001c 	.word	0x2000001c
 8000e18:	00000e74 	.word	0x00000e74
 8000e1c:	2000003c 	.word	0x2000003c
 8000e20:	20000028 	.word	0x20000028
 8000e24:	08005939 	.word	0x08005939
 8000e28:	08005943 	.word	0x08005943
 8000e2c:	08005955 	.word	0x08005955
 8000e30:	08005960 	.word	0x08005960
 8000e34:	0800596c 	.word	0x0800596c
 8000e38:	08005976 	.word	0x08005976
 8000e3c:	08005981 	.word	0x08005981
 8000e40:	0800598b 	.word	0x0800598b

08000e44 <mainM>:

MODE mainM(){
 8000e44:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(fireF){
 8000e46:	4b78      	ldr	r3, [pc, #480]	; (8001028 <mainM+0x1e4>)
MODE mainM(){
 8000e48:	b085      	sub	sp, #20
	if(fireF){
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d023      	beq.n	8000e98 <mainM+0x54>
		fireF = false;
 8000e50:	2300      	movs	r3, #0
 8000e52:	4a75      	ldr	r2, [pc, #468]	; (8001028 <mainM+0x1e4>)
		basicScreen();
		for(uint8_t i = 0; i < 36; i++)
			if(pt[i].store) led_color(pt[i].pos, PTR, PTG, PTB);
 8000e54:	2504      	movs	r5, #4
		fireF = false;
 8000e56:	7013      	strb	r3, [r2, #0]
		basicScreen();
 8000e58:	f7ff fccc 	bl	80007f4 <basicScreen>
		for(uint8_t i = 0; i < 36; i++)
 8000e5c:	2390      	movs	r3, #144	; 0x90
			if(pt[i].store) led_color(pt[i].pos, PTR, PTG, PTB);
 8000e5e:	2601      	movs	r6, #1
 8000e60:	4c72      	ldr	r4, [pc, #456]	; (800102c <mainM+0x1e8>)
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	18e7      	adds	r7, r4, r3
 8000e66:	8963      	ldrh	r3, [r4, #10]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d00d      	beq.n	8000e88 <mainM+0x44>
 8000e6c:	7921      	ldrb	r1, [r4, #4]
 8000e6e:	2200      	movs	r2, #0
 8000e70:	002b      	movs	r3, r5
 8000e72:	79a0      	ldrb	r0, [r4, #6]
 8000e74:	2901      	cmp	r1, #1
 8000e76:	d005      	beq.n	8000e84 <mainM+0x40>
 8000e78:	2903      	cmp	r1, #3
 8000e7a:	d000      	beq.n	8000e7e <mainM+0x3a>
 8000e7c:	e0cc      	b.n	8001018 <mainM+0x1d4>
 8000e7e:	002a      	movs	r2, r5
 8000e80:	2100      	movs	r1, #0
 8000e82:	2304      	movs	r3, #4
 8000e84:	f7ff fc4e 	bl	8000724 <led_color>
		for(uint8_t i = 0; i < 36; i++)
 8000e88:	3410      	adds	r4, #16
 8000e8a:	42a7      	cmp	r7, r4
 8000e8c:	d1eb      	bne.n	8000e66 <mainM+0x22>
		led_update();
 8000e8e:	f7ff fc55 	bl	800073c <led_update>
		sel = 0;
 8000e92:	2200      	movs	r2, #0
 8000e94:	4b66      	ldr	r3, [pc, #408]	; (8001030 <mainM+0x1ec>)
 8000e96:	701a      	strb	r2, [r3, #0]
	}
	if(RE1){
 8000e98:	4b66      	ldr	r3, [pc, #408]	; (8001034 <mainM+0x1f0>)
 8000e9a:	4f67      	ldr	r7, [pc, #412]	; (8001038 <mainM+0x1f4>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b63      	cmp	r3, #99	; 0x63
 8000ea0:	d959      	bls.n	8000f56 <mainM+0x112>
		if(JOY_U && sel)sel--;
 8000ea2:	21fa      	movs	r1, #250	; 0xfa
 8000ea4:	4b65      	ldr	r3, [pc, #404]	; (800103c <mainM+0x1f8>)
 8000ea6:	0109      	lsls	r1, r1, #4
 8000ea8:	881a      	ldrh	r2, [r3, #0]
 8000eaa:	428a      	cmp	r2, r1
 8000eac:	d908      	bls.n	8000ec0 <mainM+0x7c>
 8000eae:	4a60      	ldr	r2, [pc, #384]	; (8001030 <mainM+0x1ec>)
 8000eb0:	7813      	ldrb	r3, [r2, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <mainM+0x76>
 8000eb6:	3b01      	subs	r3, #1
		if(JOY_D && sel < 4) sel++;
 8000eb8:	7013      	strb	r3, [r2, #0]
		if(JOY_U || JOY_D || JOY_R || JOY_L) udf = true;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	703b      	strb	r3, [r7, #0]
 8000ebe:	e010      	b.n	8000ee2 <mainM+0x9e>
		if(JOY_D && sel < 4) sel++;
 8000ec0:	2196      	movs	r1, #150	; 0x96
 8000ec2:	0049      	lsls	r1, r1, #1
 8000ec4:	428a      	cmp	r2, r1
 8000ec6:	d205      	bcs.n	8000ed4 <mainM+0x90>
 8000ec8:	4a59      	ldr	r2, [pc, #356]	; (8001030 <mainM+0x1ec>)
 8000eca:	7813      	ldrb	r3, [r2, #0]
 8000ecc:	2b03      	cmp	r3, #3
 8000ece:	d8f4      	bhi.n	8000eba <mainM+0x76>
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	e7f1      	b.n	8000eb8 <mainM+0x74>
		if(JOY_U || JOY_D || JOY_R || JOY_L) udf = true;
 8000ed4:	885b      	ldrh	r3, [r3, #2]
 8000ed6:	4a5a      	ldr	r2, [pc, #360]	; (8001040 <mainM+0x1fc>)
 8000ed8:	3b2d      	subs	r3, #45	; 0x2d
 8000eda:	3bff      	subs	r3, #255	; 0xff
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d8eb      	bhi.n	8000eba <mainM+0x76>

		date.year = 0;
 8000ee2:	2500      	movs	r5, #0
 8000ee4:	4c57      	ldr	r4, [pc, #348]	; (8001044 <mainM+0x200>)
		DS3231_get_date(&date.day, &date.month, (uint8_t *)&date.year);
 8000ee6:	0020      	movs	r0, r4
 8000ee8:	1ca2      	adds	r2, r4, #2
 8000eea:	1c61      	adds	r1, r4, #1
		date.year = 0;
 8000eec:	8065      	strh	r5, [r4, #2]
		DS3231_get_date(&date.day, &date.month, (uint8_t *)&date.year);
 8000eee:	f7ff fbbd 	bl	800066c <DS3231_get_date>
		DS3231_get_time(&time.sec, &time.min, &time.hour);
 8000ef2:	4e55      	ldr	r6, [pc, #340]	; (8001048 <mainM+0x204>)
 8000ef4:	0032      	movs	r2, r6
 8000ef6:	1c71      	adds	r1, r6, #1
 8000ef8:	1cb0      	adds	r0, r6, #2
 8000efa:	f7ff fb21 	bl	8000540 <DS3231_get_time>
		date.year += 1992;
 8000efe:	22f9      	movs	r2, #249	; 0xf9
 8000f00:	8863      	ldrh	r3, [r4, #2]
 8000f02:	00d2      	lsls	r2, r2, #3
 8000f04:	189b      	adds	r3, r3, r2
 8000f06:	b29b      	uxth	r3, r3

		String bf = (String)calloc(0, sizeof(char) * 16);
 8000f08:	2110      	movs	r1, #16
 8000f0a:	0028      	movs	r0, r5
		date.year += 1992;
 8000f0c:	9303      	str	r3, [sp, #12]
 8000f0e:	8063      	strh	r3, [r4, #2]
		String bf = (String)calloc(0, sizeof(char) * 16);
 8000f10:	f003 fb1e 	bl	8004550 <calloc>
 8000f14:	0005      	movs	r5, r0
		sprintf(bf, "%04d.%02d.%02d", date.year, date.month, date.day);
 8000f16:	7822      	ldrb	r2, [r4, #0]
 8000f18:	7863      	ldrb	r3, [r4, #1]
 8000f1a:	494c      	ldr	r1, [pc, #304]	; (800104c <mainM+0x208>)
 8000f1c:	9200      	str	r2, [sp, #0]
 8000f1e:	9a03      	ldr	r2, [sp, #12]
 8000f20:	f003 fc98 	bl	8004854 <siprintf>
		SSD1306_PutsXY(11, 3, bf, 1);
 8000f24:	2301      	movs	r3, #1
 8000f26:	002a      	movs	r2, r5
 8000f28:	2103      	movs	r1, #3
 8000f2a:	200b      	movs	r0, #11
 8000f2c:	f7ff fc52 	bl	80007d4 <SSD1306_PutsXY>
		sprintf(bf, "%02d:%02d:%02d", time.hour, time.min, time.sec);
 8000f30:	78b1      	ldrb	r1, [r6, #2]
 8000f32:	7873      	ldrb	r3, [r6, #1]
 8000f34:	7832      	ldrb	r2, [r6, #0]
 8000f36:	0028      	movs	r0, r5
 8000f38:	9100      	str	r1, [sp, #0]
 8000f3a:	4945      	ldr	r1, [pc, #276]	; (8001050 <mainM+0x20c>)
 8000f3c:	f003 fc8a 	bl	8004854 <siprintf>
		SSD1306_PutsXY(13, 4, bf, 1);
 8000f40:	200d      	movs	r0, #13
 8000f42:	2301      	movs	r3, #1
 8000f44:	002a      	movs	r2, r5
 8000f46:	2104      	movs	r1, #4
 8000f48:	f7ff fc44 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_UpdateScreen();
 8000f4c:	f001 f840 	bl	8001fd0 <SSD1306_UpdateScreen>
		free(bf);
 8000f50:	0028      	movs	r0, r5
 8000f52:	f003 fb31 	bl	80045b8 <free>
	}
	if(JOY_P){
 8000f56:	20a0      	movs	r0, #160	; 0xa0
 8000f58:	2104      	movs	r1, #4
 8000f5a:	05c0      	lsls	r0, r0, #23
 8000f5c:	f001 ff70 	bl	8002e40 <HAL_GPIO_ReadPin>
		if(!oldsw){
 8000f60:	4b3c      	ldr	r3, [pc, #240]	; (8001054 <mainM+0x210>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	4318      	orrs	r0, r3
 8000f66:	b2c0      	uxtb	r0, r0
 8000f68:	2800      	cmp	r0, #0
 8000f6a:	d11f      	bne.n	8000fac <mainM+0x168>
			swS();
 8000f6c:	f7ff fc50 	bl	8000810 <swS>
			if(ptC || !sel){
 8000f70:	4b39      	ldr	r3, [pc, #228]	; (8001058 <mainM+0x214>)
 8000f72:	781a      	ldrb	r2, [r3, #0]
 8000f74:	4b2e      	ldr	r3, [pc, #184]	; (8001030 <mainM+0x1ec>)
 8000f76:	2a00      	cmp	r2, #0
 8000f78:	d102      	bne.n	8000f80 <mainM+0x13c>
 8000f7a:	781a      	ldrb	r2, [r3, #0]
 8000f7c:	2a00      	cmp	r2, #0
 8000f7e:	d112      	bne.n	8000fa6 <mainM+0x162>
				udf = true;
 8000f80:	2001      	movs	r0, #1
				fireF = true;
 8000f82:	4a29      	ldr	r2, [pc, #164]	; (8001028 <mainM+0x1e4>)
				return sel == 0 ? PSAVE : sel == 1 ? PUSE : sel == 2 ? PFIND : sel == 4 ? PARTITION : PLOG;
 8000f84:	781b      	ldrb	r3, [r3, #0]
				udf = true;
 8000f86:	7038      	strb	r0, [r7, #0]
				fireF = true;
 8000f88:	7010      	strb	r0, [r2, #0]
				return sel == 0 ? PSAVE : sel == 1 ? PUSE : sel == 2 ? PFIND : sel == 4 ? PARTITION : PLOG;
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d009      	beq.n	8000fa2 <mainM+0x15e>
 8000f8e:	1800      	adds	r0, r0, r0
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d006      	beq.n	8000fa2 <mainM+0x15e>
 8000f94:	3003      	adds	r0, #3
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d003      	beq.n	8000fa2 <mainM+0x15e>
 8000f9a:	1f18      	subs	r0, r3, #4
 8000f9c:	1e43      	subs	r3, r0, #1
 8000f9e:	4198      	sbcs	r0, r3
 8000fa0:	3007      	adds	r0, #7
		SSD1306_PutsXY(1, 6, "Part log", 1);

		SSD1306_PutsXY(0, sel + 2, ">", 1);
	}
	return MAIN;
}
 8000fa2:	b005      	add	sp, #20
 8000fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			}else buzFlag = 1;
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4b2c      	ldr	r3, [pc, #176]	; (800105c <mainM+0x218>)
 8000faa:	701a      	strb	r2, [r3, #0]
	if(udf){
 8000fac:	7838      	ldrb	r0, [r7, #0]
 8000fae:	2800      	cmp	r0, #0
 8000fb0:	d0f7      	beq.n	8000fa2 <mainM+0x15e>
		udf = false;
 8000fb2:	2400      	movs	r4, #0
 8000fb4:	703c      	strb	r4, [r7, #0]
		basicScreen();
 8000fb6:	f7ff fc1d 	bl	80007f4 <basicScreen>
		SSD1306_PutsXY(0, 0, "#Menu", 0);
 8000fba:	0023      	movs	r3, r4
 8000fbc:	0021      	movs	r1, r4
 8000fbe:	0020      	movs	r0, r4
 8000fc0:	4a27      	ldr	r2, [pc, #156]	; (8001060 <mainM+0x21c>)
 8000fc2:	f7ff fc07 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(1, 2, "Part save", 1);
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	2102      	movs	r1, #2
 8000fca:	0018      	movs	r0, r3
 8000fcc:	4a25      	ldr	r2, [pc, #148]	; (8001064 <mainM+0x220>)
 8000fce:	f7ff fc01 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(1, 3, "Part use", 1);
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	2103      	movs	r1, #3
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	4a23      	ldr	r2, [pc, #140]	; (8001068 <mainM+0x224>)
 8000fda:	f7ff fbfb 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(1, 4, "Part find", 1);
 8000fde:	2301      	movs	r3, #1
 8000fe0:	2104      	movs	r1, #4
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	4a21      	ldr	r2, [pc, #132]	; (800106c <mainM+0x228>)
 8000fe6:	f7ff fbf5 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(1, 5, "Partition", 1);
 8000fea:	2301      	movs	r3, #1
 8000fec:	2105      	movs	r1, #5
 8000fee:	0018      	movs	r0, r3
 8000ff0:	4a1f      	ldr	r2, [pc, #124]	; (8001070 <mainM+0x22c>)
 8000ff2:	f7ff fbef 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(1, 6, "Part log", 1);
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	2106      	movs	r1, #6
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	4a1d      	ldr	r2, [pc, #116]	; (8001074 <mainM+0x230>)
 8000ffe:	f7ff fbe9 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(0, sel + 2, ">", 1);
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <mainM+0x1ec>)
 8001004:	0020      	movs	r0, r4
 8001006:	7819      	ldrb	r1, [r3, #0]
 8001008:	4a1b      	ldr	r2, [pc, #108]	; (8001078 <mainM+0x234>)
 800100a:	3102      	adds	r1, #2
 800100c:	2301      	movs	r3, #1
 800100e:	b2c9      	uxtb	r1, r1
 8001010:	f7ff fbe0 	bl	80007d4 <SSD1306_PutsXY>
	return MAIN;
 8001014:	0020      	movs	r0, r4
 8001016:	e7c4      	b.n	8000fa2 <mainM+0x15e>
			if(pt[i].store) led_color(pt[i].pos, PTR, PTG, PTB);
 8001018:	0032      	movs	r2, r6
 800101a:	2902      	cmp	r1, #2
 800101c:	d100      	bne.n	8001020 <mainM+0x1dc>
 800101e:	002a      	movs	r2, r5
 8001020:	0029      	movs	r1, r5
 8001022:	2300      	movs	r3, #0
 8001024:	e72e      	b.n	8000e84 <mainM+0x40>
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	20000008 	.word	0x20000008
 800102c:	20000640 	.word	0x20000640
 8001030:	20000884 	.word	0x20000884
 8001034:	20000883 	.word	0x20000883
 8001038:	2000003c 	.word	0x2000003c
 800103c:	20000430 	.word	0x20000430
 8001040:	00000e74 	.word	0x00000e74
 8001044:	20000438 	.word	0x20000438
 8001048:	20000887 	.word	0x20000887
 800104c:	08005995 	.word	0x08005995
 8001050:	080059a4 	.word	0x080059a4
 8001054:	20000028 	.word	0x20000028
 8001058:	20000880 	.word	0x20000880
 800105c:	20000436 	.word	0x20000436
 8001060:	080059b3 	.word	0x080059b3
 8001064:	080059b9 	.word	0x080059b9
 8001068:	080059c3 	.word	0x080059c3
 800106c:	080059cc 	.word	0x080059cc
 8001070:	080059d6 	.word	0x080059d6
 8001074:	080059e0 	.word	0x080059e0
 8001078:	080059e9 	.word	0x080059e9

0800107c <partS>:

MODE partS(){
 800107c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(fireF){
 800107e:	4bb5      	ldr	r3, [pc, #724]	; (8001354 <partS+0x2d8>)
MODE partS(){
 8001080:	b085      	sub	sp, #20
	if(fireF){
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d01a      	beq.n	80010be <partS+0x42>
		fireF = false;
 8001088:	2200      	movs	r2, #0
 800108a:	4bb2      	ldr	r3, [pc, #712]	; (8001354 <partS+0x2d8>)

		sel = 0;
		tempX = 1;
		tempY = 1;
		ledPos = 30;
 800108c:	201e      	movs	r0, #30
		fireF = false;
 800108e:	701a      	strb	r2, [r3, #0]
		sel = 0;
 8001090:	4bb1      	ldr	r3, [pc, #708]	; (8001358 <partS+0x2dc>)
		tempX = 1;
 8001092:	49b2      	ldr	r1, [pc, #712]	; (800135c <partS+0x2e0>)
		sel = 0;
 8001094:	701a      	strb	r2, [r3, #0]
		tempX = 1;
 8001096:	2301      	movs	r3, #1
 8001098:	700b      	strb	r3, [r1, #0]
		tempY = 1;
 800109a:	49b1      	ldr	r1, [pc, #708]	; (8001360 <partS+0x2e4>)
 800109c:	700b      	strb	r3, [r1, #0]
		ledPos = 30;
 800109e:	49b1      	ldr	r1, [pc, #708]	; (8001364 <partS+0x2e8>)
 80010a0:	7008      	strb	r0, [r1, #0]

		ptInNum = 1;
 80010a2:	49b1      	ldr	r1, [pc, #708]	; (8001368 <partS+0x2ec>)
 80010a4:	700b      	strb	r3, [r1, #0]
		pt[ptC].cate = 0;
 80010a6:	4bb1      	ldr	r3, [pc, #708]	; (800136c <partS+0x2f0>)
 80010a8:	7819      	ldrb	r1, [r3, #0]
 80010aa:	4bb1      	ldr	r3, [pc, #708]	; (8001370 <partS+0x2f4>)
 80010ac:	0109      	lsls	r1, r1, #4
 80010ae:	185b      	adds	r3, r3, r1
 80010b0:	711a      	strb	r2, [r3, #4]
		pt[ptC].max = 200;
 80010b2:	32c8      	adds	r2, #200	; 0xc8
 80010b4:	819a      	strh	r2, [r3, #12]

		led_clear();
 80010b6:	f7ff fb6b 	bl	8000790 <led_clear>
		led_update();
 80010ba:	f7ff fb3f 	bl	800073c <led_update>
	}
	if(RE1){
 80010be:	4bad      	ldr	r3, [pc, #692]	; (8001374 <partS+0x2f8>)
 80010c0:	781a      	ldrb	r2, [r3, #0]
 80010c2:	2a63      	cmp	r2, #99	; 0x63
 80010c4:	d92b      	bls.n	800111e <partS+0xa2>
		uint8_t i;
		reC = 0;
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
		if(ptSetPosF){
 80010ca:	4aab      	ldr	r2, [pc, #684]	; (8001378 <partS+0x2fc>)
			if(JOY_R){
 80010cc:	4cab      	ldr	r4, [pc, #684]	; (800137c <partS+0x300>)
		if(ptSetPosF){
 80010ce:	7811      	ldrb	r1, [r2, #0]
 80010d0:	22fa      	movs	r2, #250	; 0xfa
			if(JOY_R){
 80010d2:	8863      	ldrh	r3, [r4, #2]
 80010d4:	0112      	lsls	r2, r2, #4
		if(ptSetPosF){
 80010d6:	2900      	cmp	r1, #0
 80010d8:	d100      	bne.n	80010dc <partS+0x60>
 80010da:	e0b9      	b.n	8001250 <partS+0x1d4>
			if(JOY_R){
 80010dc:	4293      	cmp	r3, r2
 80010de:	d956      	bls.n	800118e <partS+0x112>
				if(tempX < 6){
 80010e0:	4e9e      	ldr	r6, [pc, #632]	; (800135c <partS+0x2e0>)
 80010e2:	7833      	ldrb	r3, [r6, #0]
 80010e4:	2b05      	cmp	r3, #5
 80010e6:	d96b      	bls.n	80011c0 <partS+0x144>
							break;
						}
					}
				}
			}
			if(JOY_U){
 80010e8:	23fa      	movs	r3, #250	; 0xfa
 80010ea:	8822      	ldrh	r2, [r4, #0]
 80010ec:	011b      	lsls	r3, r3, #4
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d800      	bhi.n	80010f4 <partS+0x78>
 80010f2:	e085      	b.n	8001200 <partS+0x184>
				if(tempY < 6){
 80010f4:	4e9a      	ldr	r6, [pc, #616]	; (8001360 <partS+0x2e4>)
 80010f6:	7833      	ldrb	r3, [r6, #0]
 80010f8:	2b05      	cmp	r3, #5
 80010fa:	d800      	bhi.n	80010fe <partS+0x82>
 80010fc:	e09e      	b.n	800123c <partS+0x1c0>
				if(sel == 3 && pt[ptC].pos) pt[ptC].pos--;
			}
			if(JOY_U && sel) sel--;
			if(JOY_D && sel < 4) sel++;
		}
		if(JOY_R || JOY_L || JOY_U || JOY_D) udf = true;
 80010fe:	8863      	ldrh	r3, [r4, #2]
 8001100:	4a9f      	ldr	r2, [pc, #636]	; (8001380 <partS+0x304>)
 8001102:	3b2d      	subs	r3, #45	; 0x2d
 8001104:	3bff      	subs	r3, #255	; 0xff
 8001106:	b29b      	uxth	r3, r3
 8001108:	4293      	cmp	r3, r2
 800110a:	d805      	bhi.n	8001118 <partS+0x9c>
 800110c:	8823      	ldrh	r3, [r4, #0]
 800110e:	3b2d      	subs	r3, #45	; 0x2d
 8001110:	3bff      	subs	r3, #255	; 0xff
 8001112:	b29b      	uxth	r3, r3
 8001114:	4293      	cmp	r3, r2
 8001116:	d902      	bls.n	800111e <partS+0xa2>
 8001118:	2201      	movs	r2, #1
 800111a:	4b9a      	ldr	r3, [pc, #616]	; (8001384 <partS+0x308>)
 800111c:	701a      	strb	r2, [r3, #0]
	}
	if(JOY_P){
 800111e:	20a0      	movs	r0, #160	; 0xa0
 8001120:	2104      	movs	r1, #4
 8001122:	05c0      	lsls	r0, r0, #23
 8001124:	f001 fe8c 	bl	8002e40 <HAL_GPIO_ReadPin>
		if(!oldsw){
 8001128:	4b97      	ldr	r3, [pc, #604]	; (8001388 <partS+0x30c>)
 800112a:	4f96      	ldr	r7, [pc, #600]	; (8001384 <partS+0x308>)
 800112c:	781c      	ldrb	r4, [r3, #0]
 800112e:	4304      	orrs	r4, r0
 8001130:	b2e4      	uxtb	r4, r4
 8001132:	2c00      	cmp	r4, #0
 8001134:	d111      	bne.n	800115a <partS+0xde>
			swS();
 8001136:	f7ff fb6b 	bl	8000810 <swS>
			if(sel == 1){
 800113a:	4b87      	ldr	r3, [pc, #540]	; (8001358 <partS+0x2dc>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	9303      	str	r3, [sp, #12]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d000      	beq.n	8001146 <partS+0xca>
 8001144:	e122      	b.n	800138c <partS+0x310>
				udf = true;
 8001146:	703b      	strb	r3, [r7, #0]
				pt[ptC].name = textIn(false, 10);
 8001148:	4b88      	ldr	r3, [pc, #544]	; (800136c <partS+0x2f0>)
 800114a:	210a      	movs	r1, #10
 800114c:	0020      	movs	r0, r4
 800114e:	781d      	ldrb	r5, [r3, #0]
 8001150:	f7ff fbde 	bl	8000910 <textIn>
 8001154:	4b86      	ldr	r3, [pc, #536]	; (8001370 <partS+0x2f4>)
 8001156:	012d      	lsls	r5, r5, #4
 8001158:	5158      	str	r0, [r3, r5]
					return MAIN;
				}
			}
		}
	}
	if(udf){
 800115a:	783b      	ldrb	r3, [r7, #0]
			else SSD1306_PutsXY(0, i + 3, " ", 1);

		free(bf);
		SSD1306_UpdateScreen();
	}
	return PSAVE;
 800115c:	2401      	movs	r4, #1
	if(udf){
 800115e:	2b00      	cmp	r3, #0
 8001160:	d100      	bne.n	8001164 <partS+0xe8>
 8001162:	e1b2      	b.n	80014ca <partS+0x44e>
 8001164:	e11d      	b.n	80013a2 <partS+0x326>
					for(i = 1; i <= (6 - tempX); i++){
 8001166:	3501      	adds	r5, #1
 8001168:	b2ed      	uxtb	r5, r5
 800116a:	7833      	ldrb	r3, [r6, #0]
 800116c:	1afb      	subs	r3, r7, r3
 800116e:	429d      	cmp	r5, r3
 8001170:	dc0d      	bgt.n	800118e <partS+0x112>
						if(led_cmp((ledPos + i), 0, 4, 0) == 3){
 8001172:	4b7c      	ldr	r3, [pc, #496]	; (8001364 <partS+0x2e8>)
 8001174:	2204      	movs	r2, #4
 8001176:	7818      	ldrb	r0, [r3, #0]
 8001178:	2300      	movs	r3, #0
 800117a:	1828      	adds	r0, r5, r0
 800117c:	0019      	movs	r1, r3
 800117e:	b2c0      	uxtb	r0, r0
 8001180:	f7ff fb10 	bl	80007a4 <led_cmp>
 8001184:	2803      	cmp	r0, #3
 8001186:	d1ee      	bne.n	8001166 <partS+0xea>
							tempX += i;
 8001188:	7833      	ldrb	r3, [r6, #0]
 800118a:	18ed      	adds	r5, r5, r3
 800118c:	7035      	strb	r5, [r6, #0]
			if(JOY_L){
 800118e:	2396      	movs	r3, #150	; 0x96
 8001190:	8862      	ldrh	r2, [r4, #2]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	429a      	cmp	r2, r3
 8001196:	d2a7      	bcs.n	80010e8 <partS+0x6c>
				if(tempX > 1){
 8001198:	4e70      	ldr	r6, [pc, #448]	; (800135c <partS+0x2e0>)
 800119a:	7833      	ldrb	r3, [r6, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d9a3      	bls.n	80010e8 <partS+0x6c>
					for(i = 1; i < tempX; i++){
 80011a0:	2501      	movs	r5, #1
						if(led_cmp((ledPos - i), 0, 4, 0) == 3){
 80011a2:	4b70      	ldr	r3, [pc, #448]	; (8001364 <partS+0x2e8>)
 80011a4:	2204      	movs	r2, #4
 80011a6:	7818      	ldrb	r0, [r3, #0]
 80011a8:	2300      	movs	r3, #0
 80011aa:	1b40      	subs	r0, r0, r5
 80011ac:	0019      	movs	r1, r3
 80011ae:	b2c0      	uxtb	r0, r0
 80011b0:	f7ff faf8 	bl	80007a4 <led_cmp>
 80011b4:	2803      	cmp	r0, #3
 80011b6:	d106      	bne.n	80011c6 <partS+0x14a>
							tempX -= i;
 80011b8:	7833      	ldrb	r3, [r6, #0]
 80011ba:	1b5d      	subs	r5, r3, r5
 80011bc:	7035      	strb	r5, [r6, #0]
							break;
 80011be:	e793      	b.n	80010e8 <partS+0x6c>
					for(i = 1; i <= (6 - tempX); i++){
 80011c0:	2501      	movs	r5, #1
 80011c2:	2706      	movs	r7, #6
 80011c4:	e7d1      	b.n	800116a <partS+0xee>
					for(i = 1; i < tempX; i++){
 80011c6:	3501      	adds	r5, #1
 80011c8:	7833      	ldrb	r3, [r6, #0]
 80011ca:	b2ed      	uxtb	r5, r5
 80011cc:	42ab      	cmp	r3, r5
 80011ce:	d8e8      	bhi.n	80011a2 <partS+0x126>
 80011d0:	e78a      	b.n	80010e8 <partS+0x6c>
					for(i = 1; i <= (6 - tempY); i++){
 80011d2:	3501      	adds	r5, #1
 80011d4:	b2ed      	uxtb	r5, r5
 80011d6:	2206      	movs	r2, #6
 80011d8:	7833      	ldrb	r3, [r6, #0]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	429d      	cmp	r5, r3
 80011de:	dc0f      	bgt.n	8001200 <partS+0x184>
						if(led_cmp(ledPos - (6 * i), 0, 4, 0) == 3){
 80011e0:	4b60      	ldr	r3, [pc, #384]	; (8001364 <partS+0x2e8>)
 80011e2:	2204      	movs	r2, #4
 80011e4:	7818      	ldrb	r0, [r3, #0]
 80011e6:	003b      	movs	r3, r7
 80011e8:	436b      	muls	r3, r5
 80011ea:	18c0      	adds	r0, r0, r3
 80011ec:	2300      	movs	r3, #0
 80011ee:	b2c0      	uxtb	r0, r0
 80011f0:	0019      	movs	r1, r3
 80011f2:	f7ff fad7 	bl	80007a4 <led_cmp>
 80011f6:	2803      	cmp	r0, #3
 80011f8:	d1eb      	bne.n	80011d2 <partS+0x156>
							tempY += i;
 80011fa:	7833      	ldrb	r3, [r6, #0]
 80011fc:	18ed      	adds	r5, r5, r3
 80011fe:	7035      	strb	r5, [r6, #0]
			if(JOY_D){
 8001200:	2396      	movs	r3, #150	; 0x96
 8001202:	8822      	ldrh	r2, [r4, #0]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	429a      	cmp	r2, r3
 8001208:	d300      	bcc.n	800120c <partS+0x190>
 800120a:	e778      	b.n	80010fe <partS+0x82>
				if(tempY > 1){
 800120c:	4e54      	ldr	r6, [pc, #336]	; (8001360 <partS+0x2e4>)
 800120e:	7833      	ldrb	r3, [r6, #0]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d800      	bhi.n	8001216 <partS+0x19a>
 8001214:	e773      	b.n	80010fe <partS+0x82>
					for(i = 1; i <=  tempY; i++){
 8001216:	2501      	movs	r5, #1
						if(led_cmp(ledPos +(6 * i), 0, 4, 0) == 3){
 8001218:	2706      	movs	r7, #6
 800121a:	4b52      	ldr	r3, [pc, #328]	; (8001364 <partS+0x2e8>)
 800121c:	2204      	movs	r2, #4
 800121e:	7818      	ldrb	r0, [r3, #0]
 8001220:	003b      	movs	r3, r7
 8001222:	436b      	muls	r3, r5
 8001224:	18c0      	adds	r0, r0, r3
 8001226:	2300      	movs	r3, #0
 8001228:	b2c0      	uxtb	r0, r0
 800122a:	0019      	movs	r1, r3
 800122c:	f7ff faba 	bl	80007a4 <led_cmp>
 8001230:	2803      	cmp	r0, #3
 8001232:	d107      	bne.n	8001244 <partS+0x1c8>
							tempY -= i;
 8001234:	7833      	ldrb	r3, [r6, #0]
 8001236:	1b5d      	subs	r5, r3, r5
 8001238:	7035      	strb	r5, [r6, #0]
							break;
 800123a:	e760      	b.n	80010fe <partS+0x82>
						if(led_cmp(ledPos - (6 * i), 0, 4, 0) == 3){
 800123c:	2706      	movs	r7, #6
					for(i = 1; i <= (6 - tempY); i++){
 800123e:	2501      	movs	r5, #1
						if(led_cmp(ledPos - (6 * i), 0, 4, 0) == 3){
 8001240:	427f      	negs	r7, r7
 8001242:	e7c8      	b.n	80011d6 <partS+0x15a>
					for(i = 1; i <=  tempY; i++){
 8001244:	3501      	adds	r5, #1
 8001246:	7833      	ldrb	r3, [r6, #0]
 8001248:	b2ed      	uxtb	r5, r5
 800124a:	42ab      	cmp	r3, r5
 800124c:	d2e5      	bcs.n	800121a <partS+0x19e>
 800124e:	e756      	b.n	80010fe <partS+0x82>
			if(JOY_R){
 8001250:	4293      	cmp	r3, r2
 8001252:	d94c      	bls.n	80012ee <partS+0x272>
				if(sel == 0){
 8001254:	4b40      	ldr	r3, [pc, #256]	; (8001358 <partS+0x2dc>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d11d      	bne.n	8001298 <partS+0x21c>
					if(pt[ptC].cate < 3) pt[ptC].cate++;
 800125c:	4b43      	ldr	r3, [pc, #268]	; (800136c <partS+0x2f0>)
 800125e:	4a44      	ldr	r2, [pc, #272]	; (8001370 <partS+0x2f4>)
 8001260:	7819      	ldrb	r1, [r3, #0]
 8001262:	0109      	lsls	r1, r1, #4
 8001264:	1850      	adds	r0, r2, r1
 8001266:	7903      	ldrb	r3, [r0, #4]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d801      	bhi.n	8001270 <partS+0x1f4>
 800126c:	3301      	adds	r3, #1
					if(pt[ptC].cate) pt[ptC].cate--;
 800126e:	7103      	strb	r3, [r0, #4]
					pt[ptC].max = PTMAX;
 8001270:	1853      	adds	r3, r2, r1
 8001272:	7918      	ldrb	r0, [r3, #4]
 8001274:	23c8      	movs	r3, #200	; 0xc8
 8001276:	2800      	cmp	r0, #0
 8001278:	d006      	beq.n	8001288 <partS+0x20c>
 800127a:	3b64      	subs	r3, #100	; 0x64
 800127c:	2801      	cmp	r0, #1
 800127e:	d003      	beq.n	8001288 <partS+0x20c>
 8001280:	3b32      	subs	r3, #50	; 0x32
 8001282:	2802      	cmp	r0, #2
 8001284:	d000      	beq.n	8001288 <partS+0x20c>
 8001286:	3b28      	subs	r3, #40	; 0x28
 8001288:	1852      	adds	r2, r2, r1
 800128a:	8193      	strh	r3, [r2, #12]
					if(ptInNum > pt[ptC].max) ptInNum = pt[ptC].max;
 800128c:	4a36      	ldr	r2, [pc, #216]	; (8001368 <partS+0x2ec>)
 800128e:	7811      	ldrb	r1, [r2, #0]
 8001290:	4299      	cmp	r1, r3
 8001292:	d905      	bls.n	80012a0 <partS+0x224>
				if(sel == 2 && ptInNum > 1) ptInNum--;
 8001294:	7013      	strb	r3, [r2, #0]
 8001296:	e003      	b.n	80012a0 <partS+0x224>
				if(sel == 2 && ptInNum < pt[ptC].max - pt[ptC].store) ptInNum++;
 8001298:	2b02      	cmp	r3, #2
 800129a:	d00e      	beq.n	80012ba <partS+0x23e>
				if(sel == 3 && pt[ptC].pos < 35) pt[ptC].pos++;
 800129c:	2b03      	cmp	r3, #3
 800129e:	d01b      	beq.n	80012d8 <partS+0x25c>
			if(JOY_U && sel) sel--;
 80012a0:	22fa      	movs	r2, #250	; 0xfa
 80012a2:	8823      	ldrh	r3, [r4, #0]
 80012a4:	0112      	lsls	r2, r2, #4
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d947      	bls.n	800133a <partS+0x2be>
 80012aa:	4a2b      	ldr	r2, [pc, #172]	; (8001358 <partS+0x2dc>)
 80012ac:	7813      	ldrb	r3, [r2, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d100      	bne.n	80012b4 <partS+0x238>
 80012b2:	e724      	b.n	80010fe <partS+0x82>
 80012b4:	3b01      	subs	r3, #1
			if(JOY_D && sel < 4) sel++;
 80012b6:	7013      	strb	r3, [r2, #0]
 80012b8:	e721      	b.n	80010fe <partS+0x82>
				if(sel == 2 && ptInNum < pt[ptC].max - pt[ptC].store) ptInNum++;
 80012ba:	4a2c      	ldr	r2, [pc, #176]	; (800136c <partS+0x2f0>)
 80012bc:	482a      	ldr	r0, [pc, #168]	; (8001368 <partS+0x2ec>)
 80012be:	7811      	ldrb	r1, [r2, #0]
 80012c0:	4a2b      	ldr	r2, [pc, #172]	; (8001370 <partS+0x2f4>)
 80012c2:	0109      	lsls	r1, r1, #4
 80012c4:	1852      	adds	r2, r2, r1
 80012c6:	8991      	ldrh	r1, [r2, #12]
 80012c8:	7803      	ldrb	r3, [r0, #0]
 80012ca:	8952      	ldrh	r2, [r2, #10]
 80012cc:	1a8a      	subs	r2, r1, r2
 80012ce:	4293      	cmp	r3, r2
 80012d0:	dae6      	bge.n	80012a0 <partS+0x224>
 80012d2:	3301      	adds	r3, #1
 80012d4:	7003      	strb	r3, [r0, #0]
 80012d6:	e7e3      	b.n	80012a0 <partS+0x224>
				if(sel == 3 && pt[ptC].pos < 35) pt[ptC].pos++;
 80012d8:	4b24      	ldr	r3, [pc, #144]	; (800136c <partS+0x2f0>)
 80012da:	781a      	ldrb	r2, [r3, #0]
 80012dc:	4b24      	ldr	r3, [pc, #144]	; (8001370 <partS+0x2f4>)
 80012de:	0112      	lsls	r2, r2, #4
 80012e0:	189b      	adds	r3, r3, r2
 80012e2:	799a      	ldrb	r2, [r3, #6]
 80012e4:	2a22      	cmp	r2, #34	; 0x22
 80012e6:	d8db      	bhi.n	80012a0 <partS+0x224>
 80012e8:	3201      	adds	r2, #1
				if(sel == 3 && pt[ptC].pos) pt[ptC].pos--;
 80012ea:	719a      	strb	r2, [r3, #6]
 80012ec:	e7d8      	b.n	80012a0 <partS+0x224>
			if(JOY_L){
 80012ee:	2296      	movs	r2, #150	; 0x96
 80012f0:	0052      	lsls	r2, r2, #1
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d2d4      	bcs.n	80012a0 <partS+0x224>
				if(sel == 0){
 80012f6:	4b18      	ldr	r3, [pc, #96]	; (8001358 <partS+0x2dc>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d109      	bne.n	8001312 <partS+0x296>
					if(pt[ptC].cate) pt[ptC].cate--;
 80012fe:	4b1b      	ldr	r3, [pc, #108]	; (800136c <partS+0x2f0>)
 8001300:	4a1b      	ldr	r2, [pc, #108]	; (8001370 <partS+0x2f4>)
 8001302:	7819      	ldrb	r1, [r3, #0]
 8001304:	0109      	lsls	r1, r1, #4
 8001306:	1850      	adds	r0, r2, r1
 8001308:	7903      	ldrb	r3, [r0, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d0b0      	beq.n	8001270 <partS+0x1f4>
 800130e:	3b01      	subs	r3, #1
 8001310:	e7ad      	b.n	800126e <partS+0x1f2>
				if(sel == 2 && ptInNum > 1) ptInNum--;
 8001312:	2b02      	cmp	r3, #2
 8001314:	d00b      	beq.n	800132e <partS+0x2b2>
				if(sel == 3 && pt[ptC].pos) pt[ptC].pos--;
 8001316:	2b03      	cmp	r3, #3
 8001318:	d1c2      	bne.n	80012a0 <partS+0x224>
 800131a:	4b14      	ldr	r3, [pc, #80]	; (800136c <partS+0x2f0>)
 800131c:	781a      	ldrb	r2, [r3, #0]
 800131e:	4b14      	ldr	r3, [pc, #80]	; (8001370 <partS+0x2f4>)
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	189b      	adds	r3, r3, r2
 8001324:	799a      	ldrb	r2, [r3, #6]
 8001326:	2a00      	cmp	r2, #0
 8001328:	d0ba      	beq.n	80012a0 <partS+0x224>
 800132a:	3a01      	subs	r2, #1
 800132c:	e7dd      	b.n	80012ea <partS+0x26e>
				if(sel == 2 && ptInNum > 1) ptInNum--;
 800132e:	4a0e      	ldr	r2, [pc, #56]	; (8001368 <partS+0x2ec>)
 8001330:	7813      	ldrb	r3, [r2, #0]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d9b4      	bls.n	80012a0 <partS+0x224>
 8001336:	3b01      	subs	r3, #1
 8001338:	e7ac      	b.n	8001294 <partS+0x218>
			if(JOY_D && sel < 4) sel++;
 800133a:	2296      	movs	r2, #150	; 0x96
 800133c:	0052      	lsls	r2, r2, #1
 800133e:	4293      	cmp	r3, r2
 8001340:	d300      	bcc.n	8001344 <partS+0x2c8>
 8001342:	e6dc      	b.n	80010fe <partS+0x82>
 8001344:	4a04      	ldr	r2, [pc, #16]	; (8001358 <partS+0x2dc>)
 8001346:	7813      	ldrb	r3, [r2, #0]
 8001348:	2b03      	cmp	r3, #3
 800134a:	d900      	bls.n	800134e <partS+0x2d2>
 800134c:	e6d7      	b.n	80010fe <partS+0x82>
 800134e:	3301      	adds	r3, #1
 8001350:	e7b1      	b.n	80012b6 <partS+0x23a>
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	20000008 	.word	0x20000008
 8001358:	20000884 	.word	0x20000884
 800135c:	20000885 	.word	0x20000885
 8001360:	20000886 	.word	0x20000886
 8001364:	200005c4 	.word	0x200005c4
 8001368:	20000881 	.word	0x20000881
 800136c:	20000880 	.word	0x20000880
 8001370:	20000640 	.word	0x20000640
 8001374:	20000883 	.word	0x20000883
 8001378:	20000882 	.word	0x20000882
 800137c:	20000430 	.word	0x20000430
 8001380:	00000e74 	.word	0x00000e74
 8001384:	2000003c 	.word	0x2000003c
 8001388:	20000028 	.word	0x20000028
			}else if(sel == 3){
 800138c:	9b03      	ldr	r3, [sp, #12]
 800138e:	2b03      	cmp	r3, #3
 8001390:	d142      	bne.n	8001418 <partS+0x39c>
				ptSetPosF ^= 1;
 8001392:	499a      	ldr	r1, [pc, #616]	; (80015fc <partS+0x580>)
				udf = true;
 8001394:	3b02      	subs	r3, #2
				ptSetPosF ^= 1;
 8001396:	780a      	ldrb	r2, [r1, #0]
				udf = true;
 8001398:	703b      	strb	r3, [r7, #0]
				ptSetPosF ^= 1;
 800139a:	4053      	eors	r3, r2
 800139c:	700b      	strb	r3, [r1, #0]
				if(!ptSetPosF) led_clear();
 800139e:	2a01      	cmp	r2, #1
 80013a0:	d037      	beq.n	8001412 <partS+0x396>
		String bf = (String)calloc(0, sizeof(char) * 11);
 80013a2:	210b      	movs	r1, #11
 80013a4:	2000      	movs	r0, #0
 80013a6:	f003 f8d3 	bl	8004550 <calloc>
		udf = false;
 80013aa:	2400      	movs	r4, #0
		String bf = (String)calloc(0, sizeof(char) * 11);
 80013ac:	0005      	movs	r5, r0
		udf = false;
 80013ae:	703c      	strb	r4, [r7, #0]
		basicScreen();
 80013b0:	f7ff fa20 	bl	80007f4 <basicScreen>
		SSD1306_PutsXY(0, 0, "#Save", 0);
 80013b4:	0023      	movs	r3, r4
 80013b6:	0021      	movs	r1, r4
 80013b8:	0020      	movs	r0, r4
 80013ba:	4a91      	ldr	r2, [pc, #580]	; (8001600 <partS+0x584>)
 80013bc:	f7ff fa0a 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(0, 1, "Pls input inFormation", 1);
 80013c0:	2301      	movs	r3, #1
 80013c2:	0020      	movs	r0, r4
 80013c4:	0019      	movs	r1, r3
 80013c6:	4a8f      	ldr	r2, [pc, #572]	; (8001604 <partS+0x588>)
 80013c8:	f7ff fa04 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(1, 3, "Cate:", 1);
 80013cc:	2301      	movs	r3, #1
 80013ce:	2103      	movs	r1, #3
 80013d0:	0018      	movs	r0, r3
 80013d2:	4a8d      	ldr	r2, [pc, #564]	; (8001608 <partS+0x58c>)
 80013d4:	f7ff f9fe 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_Puts(ptCate[pt[ptC].cate], &Font_6x8, 1);
 80013d8:	4e8c      	ldr	r6, [pc, #560]	; (800160c <partS+0x590>)
 80013da:	4c8d      	ldr	r4, [pc, #564]	; (8001610 <partS+0x594>)
 80013dc:	7833      	ldrb	r3, [r6, #0]
 80013de:	4f8d      	ldr	r7, [pc, #564]	; (8001614 <partS+0x598>)
 80013e0:	011b      	lsls	r3, r3, #4
 80013e2:	18e3      	adds	r3, r4, r3
 80013e4:	791b      	ldrb	r3, [r3, #4]
 80013e6:	488c      	ldr	r0, [pc, #560]	; (8001618 <partS+0x59c>)
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	2201      	movs	r2, #1
 80013ec:	0039      	movs	r1, r7
 80013ee:	5818      	ldr	r0, [r3, r0]
 80013f0:	f000 fce8 	bl	8001dc4 <SSD1306_Puts>
		SSD1306_PutsXY(1, 4, "Name:", 1);
 80013f4:	2301      	movs	r3, #1
 80013f6:	2104      	movs	r1, #4
 80013f8:	0018      	movs	r0, r3
 80013fa:	4a88      	ldr	r2, [pc, #544]	; (800161c <partS+0x5a0>)
 80013fc:	f7ff f9ea 	bl	80007d4 <SSD1306_PutsXY>
		if(!pt[ptC].name[0])SSD1306_Puts("(NONE)", &Font_6x8, 1);
 8001400:	7833      	ldrb	r3, [r6, #0]
 8001402:	011b      	lsls	r3, r3, #4
 8001404:	5918      	ldr	r0, [r3, r4]
 8001406:	7803      	ldrb	r3, [r0, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d061      	beq.n	80014d0 <partS+0x454>
		else SSD1306_Puts(pt[ptC].name, &Font_6x8, 1);
 800140c:	2201      	movs	r2, #1
 800140e:	0039      	movs	r1, r7
 8001410:	e061      	b.n	80014d6 <partS+0x45a>
				if(!ptSetPosF) led_clear();
 8001412:	f7ff f9bd 	bl	8000790 <led_clear>
 8001416:	e6a0      	b.n	800115a <partS+0xde>
				if(!pt[ptC].name) buzFlag = 2;
 8001418:	4b7c      	ldr	r3, [pc, #496]	; (800160c <partS+0x590>)
 800141a:	4e7d      	ldr	r6, [pc, #500]	; (8001610 <partS+0x594>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	599a      	ldr	r2, [r3, r6]
 8001422:	2a00      	cmp	r2, #0
 8001424:	d103      	bne.n	800142e <partS+0x3b2>
 8001426:	4b7e      	ldr	r3, [pc, #504]	; (8001620 <partS+0x5a4>)
 8001428:	3202      	adds	r2, #2
 800142a:	701a      	strb	r2, [r3, #0]
 800142c:	e695      	b.n	800115a <partS+0xde>
				else if(sel == 4){
 800142e:	9a03      	ldr	r2, [sp, #12]
 8001430:	2a04      	cmp	r2, #4
 8001432:	d000      	beq.n	8001436 <partS+0x3ba>
 8001434:	e691      	b.n	800115a <partS+0xde>
					fireF = 1;
 8001436:	497b      	ldr	r1, [pc, #492]	; (8001624 <partS+0x5a8>)
					udf = true;
 8001438:	3a03      	subs	r2, #3
 800143a:	703a      	strb	r2, [r7, #0]
					fireF = 1;
 800143c:	700a      	strb	r2, [r1, #0]
					pt[ptC].pos = ledPos;
 800143e:	4a7a      	ldr	r2, [pc, #488]	; (8001628 <partS+0x5ac>)
 8001440:	18f3      	adds	r3, r6, r3
 8001442:	7812      	ldrb	r2, [r2, #0]
 8001444:	719a      	strb	r2, [r3, #6]
					pt[ptC].store = ptInNum;
 8001446:	4a79      	ldr	r2, [pc, #484]	; (800162c <partS+0x5b0>)
 8001448:	7812      	ldrb	r2, [r2, #0]
 800144a:	815a      	strh	r2, [r3, #10]
					logShift();
 800144c:	f7ff fa50 	bl	80008f0 <logShift>
					DS3231_get_date(&date.day, &date.month, (uint8_t *)&date.year);
 8001450:	4b77      	ldr	r3, [pc, #476]	; (8001630 <partS+0x5b4>)
 8001452:	0018      	movs	r0, r3
 8001454:	1c9a      	adds	r2, r3, #2
 8001456:	1c59      	adds	r1, r3, #1
 8001458:	f7ff f908 	bl	800066c <DS3231_get_date>
					DS3231_get_time(&time.sec, &time.min, &time.hour);
 800145c:	4f75      	ldr	r7, [pc, #468]	; (8001634 <partS+0x5b8>)
 800145e:	003a      	movs	r2, r7
 8001460:	1c79      	adds	r1, r7, #1
 8001462:	1cb8      	adds	r0, r7, #2
 8001464:	f7ff f86c 	bl	8000540 <DS3231_get_time>
					pLog[0].workCate = 1;
 8001468:	4d73      	ldr	r5, [pc, #460]	; (8001638 <partS+0x5bc>)
 800146a:	2201      	movs	r2, #1
					pLog[0].date = date;
 800146c:	0028      	movs	r0, r5
 800146e:	4970      	ldr	r1, [pc, #448]	; (8001630 <partS+0x5b4>)
					pLog[0].workCate = 1;
 8001470:	702a      	strb	r2, [r5, #0]
					pLog[0].date = date;
 8001472:	3010      	adds	r0, #16
 8001474:	9a03      	ldr	r2, [sp, #12]
 8001476:	f003 f8a9 	bl	80045cc <memcpy>
					pLog[0].time = time;
 800147a:	0028      	movs	r0, r5
 800147c:	2203      	movs	r2, #3
 800147e:	0039      	movs	r1, r7
 8001480:	300c      	adds	r0, #12
 8001482:	f003 f8a3 	bl	80045cc <memcpy>
					sprintf(pLog[0].content[0], "%s %s", pt[ptC].name, ptCate[pt[ptC].cate]);
 8001486:	4b61      	ldr	r3, [pc, #388]	; (800160c <partS+0x590>)
 8001488:	4963      	ldr	r1, [pc, #396]	; (8001618 <partS+0x59c>)
 800148a:	781a      	ldrb	r2, [r3, #0]
 800148c:	6868      	ldr	r0, [r5, #4]
 800148e:	0112      	lsls	r2, r2, #4
 8001490:	18b3      	adds	r3, r6, r2
 8001492:	791b      	ldrb	r3, [r3, #4]
 8001494:	5992      	ldr	r2, [r2, r6]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	585b      	ldr	r3, [r3, r1]
 800149a:	4968      	ldr	r1, [pc, #416]	; (800163c <partS+0x5c0>)
 800149c:	f003 f9da 	bl	8004854 <siprintf>
					sprintf(pLog[0].content[1], "%dpcs (%d %d)", pt[ptC].store, tempX, tempY);
 80014a0:	4a5a      	ldr	r2, [pc, #360]	; (800160c <partS+0x590>)
 80014a2:	4967      	ldr	r1, [pc, #412]	; (8001640 <partS+0x5c4>)
 80014a4:	7812      	ldrb	r2, [r2, #0]
 80014a6:	7809      	ldrb	r1, [r1, #0]
 80014a8:	4b66      	ldr	r3, [pc, #408]	; (8001644 <partS+0x5c8>)
 80014aa:	0112      	lsls	r2, r2, #4
 80014ac:	18b2      	adds	r2, r6, r2
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	8952      	ldrh	r2, [r2, #10]
 80014b2:	9100      	str	r1, [sp, #0]
 80014b4:	68a8      	ldr	r0, [r5, #8]
 80014b6:	4964      	ldr	r1, [pc, #400]	; (8001648 <partS+0x5cc>)
 80014b8:	f003 f9cc 	bl	8004854 <siprintf>
					ptC++;
 80014bc:	4b53      	ldr	r3, [pc, #332]	; (800160c <partS+0x590>)
 80014be:	4a53      	ldr	r2, [pc, #332]	; (800160c <partS+0x590>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	3301      	adds	r3, #1
 80014c4:	7013      	strb	r3, [r2, #0]
					sel = 0;
 80014c6:	4b61      	ldr	r3, [pc, #388]	; (800164c <partS+0x5d0>)
 80014c8:	701c      	strb	r4, [r3, #0]
}
 80014ca:	0020      	movs	r0, r4
 80014cc:	b005      	add	sp, #20
 80014ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(!pt[ptC].name[0])SSD1306_Puts("(NONE)", &Font_6x8, 1);
 80014d0:	2201      	movs	r2, #1
 80014d2:	0039      	movs	r1, r7
 80014d4:	485e      	ldr	r0, [pc, #376]	; (8001650 <partS+0x5d4>)
		else SSD1306_Puts(pt[ptC].name, &Font_6x8, 1);
 80014d6:	f000 fc75 	bl	8001dc4 <SSD1306_Puts>
		if(pt[ptC].ptionC < 1) pt[ptC].ptionC = 1;
 80014da:	7833      	ldrb	r3, [r6, #0]
 80014dc:	011b      	lsls	r3, r3, #4
 80014de:	18e3      	adds	r3, r4, r3
 80014e0:	7a1a      	ldrb	r2, [r3, #8]
 80014e2:	2a00      	cmp	r2, #0
 80014e4:	d101      	bne.n	80014ea <partS+0x46e>
 80014e6:	3201      	adds	r2, #1
 80014e8:	721a      	strb	r2, [r3, #8]
		SSD1306_PutsXY(1, 5, "Store:", 1);
 80014ea:	2301      	movs	r3, #1
 80014ec:	2105      	movs	r1, #5
 80014ee:	0018      	movs	r0, r3
 80014f0:	4a58      	ldr	r2, [pc, #352]	; (8001654 <partS+0x5d8>)
 80014f2:	f7ff f96f 	bl	80007d4 <SSD1306_PutsXY>
		sprintf(bf, "%d/%d", ptInNum, pt[ptC].max * pt[ptC].ptionC);
 80014f6:	7832      	ldrb	r2, [r6, #0]
 80014f8:	0028      	movs	r0, r5
 80014fa:	0112      	lsls	r2, r2, #4
 80014fc:	18a2      	adds	r2, r4, r2
 80014fe:	8991      	ldrh	r1, [r2, #12]
 8001500:	7a13      	ldrb	r3, [r2, #8]
 8001502:	4a4a      	ldr	r2, [pc, #296]	; (800162c <partS+0x5b0>)
 8001504:	434b      	muls	r3, r1
 8001506:	7812      	ldrb	r2, [r2, #0]
 8001508:	4953      	ldr	r1, [pc, #332]	; (8001658 <partS+0x5dc>)
 800150a:	f003 f9a3 	bl	8004854 <siprintf>
		SSD1306_Puts(bf, &Font_6x8, 1);
 800150e:	2201      	movs	r2, #1
 8001510:	0039      	movs	r1, r7
 8001512:	0028      	movs	r0, r5
 8001514:	f000 fc56 	bl	8001dc4 <SSD1306_Puts>
		if(ptSetPosF){
 8001518:	4b38      	ldr	r3, [pc, #224]	; (80015fc <partS+0x580>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d031      	beq.n	8001584 <partS+0x508>
			led_clear();
 8001520:	f7ff f936 	bl	8000790 <led_clear>
			for(uint8_t i = 0; i < 36; i++){
 8001524:	2600      	movs	r6, #0
				if(pt[i].store) led_color(pt[i].pos, 4, 0, 0);
 8001526:	8963      	ldrh	r3, [r4, #10]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d005      	beq.n	8001538 <partS+0x4bc>
 800152c:	2300      	movs	r3, #0
 800152e:	2104      	movs	r1, #4
 8001530:	001a      	movs	r2, r3
 8001532:	79a0      	ldrb	r0, [r4, #6]
 8001534:	f7ff f8f6 	bl	8000724 <led_color>
				if(led_cmp(i, 0, 0, 0) == 3) led_color(i, 0, 4, 0);
 8001538:	2300      	movs	r3, #0
 800153a:	0030      	movs	r0, r6
 800153c:	001a      	movs	r2, r3
 800153e:	0019      	movs	r1, r3
 8001540:	f7ff f930 	bl	80007a4 <led_cmp>
 8001544:	2803      	cmp	r0, #3
 8001546:	d105      	bne.n	8001554 <partS+0x4d8>
 8001548:	2300      	movs	r3, #0
 800154a:	2204      	movs	r2, #4
 800154c:	0019      	movs	r1, r3
 800154e:	0030      	movs	r0, r6
 8001550:	f7ff f8e8 	bl	8000724 <led_color>
			for(uint8_t i = 0; i < 36; i++){
 8001554:	3601      	adds	r6, #1
 8001556:	b2f6      	uxtb	r6, r6
 8001558:	3410      	adds	r4, #16
 800155a:	2e24      	cmp	r6, #36	; 0x24
 800155c:	d1e3      	bne.n	8001526 <partS+0x4aa>
			ledPos = (6 - tempY) * 6 + tempX - 1;
 800155e:	2006      	movs	r0, #6
 8001560:	4b37      	ldr	r3, [pc, #220]	; (8001640 <partS+0x5c4>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	1ac3      	subs	r3, r0, r3
 8001566:	4358      	muls	r0, r3
 8001568:	4b36      	ldr	r3, [pc, #216]	; (8001644 <partS+0x5c8>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	3b01      	subs	r3, #1
 800156e:	18c0      	adds	r0, r0, r3
 8001570:	4b2d      	ldr	r3, [pc, #180]	; (8001628 <partS+0x5ac>)
 8001572:	b2c0      	uxtb	r0, r0
 8001574:	7018      	strb	r0, [r3, #0]
			led_color(ledPos, 4, 4, 4);
 8001576:	2304      	movs	r3, #4
 8001578:	001a      	movs	r2, r3
 800157a:	0019      	movs	r1, r3
 800157c:	f7ff f8d2 	bl	8000724 <led_color>
			led_update();
 8001580:	f7ff f8dc 	bl	800073c <led_update>
		SSD1306_PutsXY(1, 6, "Position ", !ptSetPosF);
 8001584:	4b1d      	ldr	r3, [pc, #116]	; (80015fc <partS+0x580>)
 8001586:	2106      	movs	r1, #6
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2001      	movs	r0, #1
 800158c:	425a      	negs	r2, r3
 800158e:	4153      	adcs	r3, r2
 8001590:	4a32      	ldr	r2, [pc, #200]	; (800165c <partS+0x5e0>)
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f7ff f91e 	bl	80007d4 <SSD1306_PutsXY>
		sprintf(bf, "(%d, %d)", tempX, tempY);
 8001598:	4b29      	ldr	r3, [pc, #164]	; (8001640 <partS+0x5c4>)
 800159a:	4a2a      	ldr	r2, [pc, #168]	; (8001644 <partS+0x5c8>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	7812      	ldrb	r2, [r2, #0]
 80015a0:	492f      	ldr	r1, [pc, #188]	; (8001660 <partS+0x5e4>)
 80015a2:	0028      	movs	r0, r5
 80015a4:	f003 f956 	bl	8004854 <siprintf>
		SSD1306_Puts(bf, &Font_6x8, !ptSetPosF);
 80015a8:	4b14      	ldr	r3, [pc, #80]	; (80015fc <partS+0x580>)
 80015aa:	0039      	movs	r1, r7
 80015ac:	781a      	ldrb	r2, [r3, #0]
 80015ae:	0028      	movs	r0, r5
 80015b0:	4253      	negs	r3, r2
 80015b2:	415a      	adcs	r2, r3
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	f000 fc05 	bl	8001dc4 <SSD1306_Puts>
		SSD1306_PutsXY(1, 7, "Enter", 1);
 80015ba:	2301      	movs	r3, #1
 80015bc:	2107      	movs	r1, #7
 80015be:	0018      	movs	r0, r3
 80015c0:	4a28      	ldr	r2, [pc, #160]	; (8001664 <partS+0x5e8>)
 80015c2:	f7ff f907 	bl	80007d4 <SSD1306_PutsXY>
		for(uint8_t i = 0; i < 5; i++)
 80015c6:	2400      	movs	r4, #0
			if(i == sel) SSD1306_PutsXY(0, i + 3, ">", 1);
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <partS+0x5d0>)
 80015ca:	1ce1      	adds	r1, r4, #3
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b2c9      	uxtb	r1, r1
 80015d0:	42a3      	cmp	r3, r4
 80015d2:	d10f      	bne.n	80015f4 <partS+0x578>
 80015d4:	2301      	movs	r3, #1
 80015d6:	4a24      	ldr	r2, [pc, #144]	; (8001668 <partS+0x5ec>)
		for(uint8_t i = 0; i < 5; i++)
 80015d8:	3401      	adds	r4, #1
			else SSD1306_PutsXY(0, i + 3, " ", 1);
 80015da:	2000      	movs	r0, #0
		for(uint8_t i = 0; i < 5; i++)
 80015dc:	b2e4      	uxtb	r4, r4
			else SSD1306_PutsXY(0, i + 3, " ", 1);
 80015de:	f7ff f8f9 	bl	80007d4 <SSD1306_PutsXY>
		for(uint8_t i = 0; i < 5; i++)
 80015e2:	2c05      	cmp	r4, #5
 80015e4:	d1f0      	bne.n	80015c8 <partS+0x54c>
		free(bf);
 80015e6:	0028      	movs	r0, r5
 80015e8:	f002 ffe6 	bl	80045b8 <free>
	return PSAVE;
 80015ec:	3c04      	subs	r4, #4
		SSD1306_UpdateScreen();
 80015ee:	f000 fcef 	bl	8001fd0 <SSD1306_UpdateScreen>
 80015f2:	e76a      	b.n	80014ca <partS+0x44e>
			else SSD1306_PutsXY(0, i + 3, " ", 1);
 80015f4:	2301      	movs	r3, #1
 80015f6:	4a1d      	ldr	r2, [pc, #116]	; (800166c <partS+0x5f0>)
 80015f8:	e7ee      	b.n	80015d8 <partS+0x55c>
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	20000882 	.word	0x20000882
 8001600:	080059eb 	.word	0x080059eb
 8001604:	080059f1 	.word	0x080059f1
 8001608:	08005a07 	.word	0x08005a07
 800160c:	20000880 	.word	0x20000880
 8001610:	20000640 	.word	0x20000640
 8001614:	20000000 	.word	0x20000000
 8001618:	2000002c 	.word	0x2000002c
 800161c:	08005a0d 	.word	0x08005a0d
 8001620:	20000436 	.word	0x20000436
 8001624:	20000008 	.word	0x20000008
 8001628:	200005c4 	.word	0x200005c4
 800162c:	20000881 	.word	0x20000881
 8001630:	20000438 	.word	0x20000438
 8001634:	20000887 	.word	0x20000887
 8001638:	200005c8 	.word	0x200005c8
 800163c:	08005a13 	.word	0x08005a13
 8001640:	20000886 	.word	0x20000886
 8001644:	20000885 	.word	0x20000885
 8001648:	08005a19 	.word	0x08005a19
 800164c:	20000884 	.word	0x20000884
 8001650:	08005a27 	.word	0x08005a27
 8001654:	08005a2e 	.word	0x08005a2e
 8001658:	08005a35 	.word	0x08005a35
 800165c:	08005a3b 	.word	0x08005a3b
 8001660:	08005a45 	.word	0x08005a45
 8001664:	08005a4e 	.word	0x08005a4e
 8001668:	080059e9 	.word	0x080059e9
 800166c:	08005ad8 	.word	0x08005ad8

08001670 <pUseM>:

MODE pUseM(){
 8001670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(fireF){
 8001672:	4d8a      	ldr	r5, [pc, #552]	; (800189c <pUseM+0x22c>)
 8001674:	782b      	ldrb	r3, [r5, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d006      	beq.n	8001688 <pUseM+0x18>
		fireF = false;
 800167a:	2300      	movs	r3, #0
		tempX = 1;
 800167c:	4a88      	ldr	r2, [pc, #544]	; (80018a0 <pUseM+0x230>)
		fireF = false;
 800167e:	702b      	strb	r3, [r5, #0]
		tempX = 1;
 8001680:	3301      	adds	r3, #1
 8001682:	7013      	strb	r3, [r2, #0]
		tempY = 1;
 8001684:	4a87      	ldr	r2, [pc, #540]	; (80018a4 <pUseM+0x234>)
 8001686:	7013      	strb	r3, [r2, #0]
	}
	if(RE1){
 8001688:	4b87      	ldr	r3, [pc, #540]	; (80018a8 <pUseM+0x238>)
 800168a:	4c88      	ldr	r4, [pc, #544]	; (80018ac <pUseM+0x23c>)
 800168c:	781a      	ldrb	r2, [r3, #0]
 800168e:	2a63      	cmp	r2, #99	; 0x63
 8001690:	d925      	bls.n	80016de <pUseM+0x6e>
		reC = 0;
 8001692:	2200      	movs	r2, #0
 8001694:	701a      	strb	r2, [r3, #0]
		if(JOY_R && tempX < 6) tempX++;
 8001696:	23fa      	movs	r3, #250	; 0xfa
 8001698:	4985      	ldr	r1, [pc, #532]	; (80018b0 <pUseM+0x240>)
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	884a      	ldrh	r2, [r1, #2]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d933      	bls.n	800170a <pUseM+0x9a>
 80016a2:	487f      	ldr	r0, [pc, #508]	; (80018a0 <pUseM+0x230>)
 80016a4:	7803      	ldrb	r3, [r0, #0]
 80016a6:	2b05      	cmp	r3, #5
 80016a8:	d801      	bhi.n	80016ae <pUseM+0x3e>
 80016aa:	3301      	adds	r3, #1
		if(JOY_L && tempX > 1) tempX--;
 80016ac:	7003      	strb	r3, [r0, #0]
		if(JOY_U && tempY < 6) tempY++;
 80016ae:	880b      	ldrh	r3, [r1, #0]
 80016b0:	21fa      	movs	r1, #250	; 0xfa
 80016b2:	0109      	lsls	r1, r1, #4
 80016b4:	428b      	cmp	r3, r1
 80016b6:	d932      	bls.n	800171e <pUseM+0xae>
 80016b8:	487a      	ldr	r0, [pc, #488]	; (80018a4 <pUseM+0x234>)
 80016ba:	7801      	ldrb	r1, [r0, #0]
 80016bc:	2905      	cmp	r1, #5
 80016be:	d801      	bhi.n	80016c4 <pUseM+0x54>
 80016c0:	3101      	adds	r1, #1
		if(JOY_D && tempY > 1) tempY--;
 80016c2:	7001      	strb	r1, [r0, #0]
		if(JOY_R || JOY_L || JOY_U || JOY_D) udf = true;
 80016c4:	3a2d      	subs	r2, #45	; 0x2d
 80016c6:	3aff      	subs	r2, #255	; 0xff
 80016c8:	497a      	ldr	r1, [pc, #488]	; (80018b4 <pUseM+0x244>)
 80016ca:	b292      	uxth	r2, r2
 80016cc:	428a      	cmp	r2, r1
 80016ce:	d804      	bhi.n	80016da <pUseM+0x6a>
 80016d0:	3b2d      	subs	r3, #45	; 0x2d
 80016d2:	3bff      	subs	r3, #255	; 0xff
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	428b      	cmp	r3, r1
 80016d8:	d901      	bls.n	80016de <pUseM+0x6e>
 80016da:	2301      	movs	r3, #1
 80016dc:	7023      	strb	r3, [r4, #0]
	}
	if(JOY_P){
 80016de:	20a0      	movs	r0, #160	; 0xa0
 80016e0:	2104      	movs	r1, #4
 80016e2:	05c0      	lsls	r0, r0, #23
 80016e4:	f001 fbac 	bl	8002e40 <HAL_GPIO_ReadPin>
		if(!oldsw){
 80016e8:	4b73      	ldr	r3, [pc, #460]	; (80018b8 <pUseM+0x248>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4318      	orrs	r0, r3
 80016ee:	b2c0      	uxtb	r0, r0
 80016f0:	2800      	cmp	r0, #0
 80016f2:	d121      	bne.n	8001738 <pUseM+0xc8>
			swS();
 80016f4:	f7ff f88c 	bl	8000810 <swS>
			if(usePos != 255){
 80016f8:	4b70      	ldr	r3, [pc, #448]	; (80018bc <pUseM+0x24c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2bff      	cmp	r3, #255	; 0xff
 80016fe:	d018      	beq.n	8001732 <pUseM+0xc2>
				fireF = true;
 8001700:	2301      	movs	r3, #1
				udf = true;
				return USE;
 8001702:	2003      	movs	r0, #3
				fireF = true;
 8001704:	702b      	strb	r3, [r5, #0]
				udf = true;
 8001706:	7023      	strb	r3, [r4, #0]
		led_update();
		SSD1306_UpdateScreen();
	}

	return PUSE;
}
 8001708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(JOY_L && tempX > 1) tempX--;
 800170a:	2396      	movs	r3, #150	; 0x96
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	429a      	cmp	r2, r3
 8001710:	d2cd      	bcs.n	80016ae <pUseM+0x3e>
 8001712:	4863      	ldr	r0, [pc, #396]	; (80018a0 <pUseM+0x230>)
 8001714:	7803      	ldrb	r3, [r0, #0]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d9c9      	bls.n	80016ae <pUseM+0x3e>
 800171a:	3b01      	subs	r3, #1
 800171c:	e7c6      	b.n	80016ac <pUseM+0x3c>
		if(JOY_D && tempY > 1) tempY--;
 800171e:	2196      	movs	r1, #150	; 0x96
 8001720:	0049      	lsls	r1, r1, #1
 8001722:	428b      	cmp	r3, r1
 8001724:	d2ce      	bcs.n	80016c4 <pUseM+0x54>
 8001726:	485f      	ldr	r0, [pc, #380]	; (80018a4 <pUseM+0x234>)
 8001728:	7801      	ldrb	r1, [r0, #0]
 800172a:	2901      	cmp	r1, #1
 800172c:	d9ca      	bls.n	80016c4 <pUseM+0x54>
 800172e:	3901      	subs	r1, #1
 8001730:	e7c7      	b.n	80016c2 <pUseM+0x52>
			}else buzFlag = 2;
 8001732:	2202      	movs	r2, #2
 8001734:	4b62      	ldr	r3, [pc, #392]	; (80018c0 <pUseM+0x250>)
 8001736:	701a      	strb	r2, [r3, #0]
	if(udf){
 8001738:	7823      	ldrb	r3, [r4, #0]
	return PUSE;
 800173a:	2002      	movs	r0, #2
	if(udf){
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0e3      	beq.n	8001708 <pUseM+0x98>
		udf = false;
 8001740:	2600      	movs	r6, #0
 8001742:	7026      	strb	r6, [r4, #0]
		basicScreen();
 8001744:	f7ff f856 	bl	80007f4 <basicScreen>
		ledPos = (6 - tempY) * 6 + tempX - 1;
 8001748:	4b56      	ldr	r3, [pc, #344]	; (80018a4 <pUseM+0x234>)
 800174a:	4f5e      	ldr	r7, [pc, #376]	; (80018c4 <pUseM+0x254>)
 800174c:	781a      	ldrb	r2, [r3, #0]
 800174e:	2306      	movs	r3, #6
 8001750:	1a9a      	subs	r2, r3, r2
 8001752:	4353      	muls	r3, r2
 8001754:	4a52      	ldr	r2, [pc, #328]	; (80018a0 <pUseM+0x230>)
		SSD1306_PutsXY(0, 0, "#Use", 0);
 8001756:	0031      	movs	r1, r6
		ledPos = (6 - tempY) * 6 + tempX - 1;
 8001758:	7812      	ldrb	r2, [r2, #0]
		SSD1306_PutsXY(0, 0, "#Use", 0);
 800175a:	0030      	movs	r0, r6
		ledPos = (6 - tempY) * 6 + tempX - 1;
 800175c:	3a01      	subs	r2, #1
 800175e:	189b      	adds	r3, r3, r2
 8001760:	703b      	strb	r3, [r7, #0]
		SSD1306_PutsXY(0, 0, "#Use", 0);
 8001762:	4a59      	ldr	r2, [pc, #356]	; (80018c8 <pUseM+0x258>)
 8001764:	0033      	movs	r3, r6
 8001766:	f7ff f835 	bl	80007d4 <SSD1306_PutsXY>
		SSD1306_PutsXY(0, 1, "Select part", 1);
 800176a:	2301      	movs	r3, #1
 800176c:	0030      	movs	r0, r6
 800176e:	0019      	movs	r1, r3
 8001770:	4a56      	ldr	r2, [pc, #344]	; (80018cc <pUseM+0x25c>)
 8001772:	f7ff f82f 	bl	80007d4 <SSD1306_PutsXY>
		for(uint8_t i = 0; i < 36; i++){
 8001776:	4c56      	ldr	r4, [pc, #344]	; (80018d0 <pUseM+0x260>)
		SSD1306_PutsXY(0, 1, "Select part", 1);
 8001778:	0025      	movs	r5, r4
			if(pt[i].pos == ledPos && pt[i].store){
 800177a:	79aa      	ldrb	r2, [r5, #6]
 800177c:	783b      	ldrb	r3, [r7, #0]
 800177e:	429a      	cmp	r2, r3
 8001780:	d175      	bne.n	800186e <pUseM+0x1fe>
 8001782:	896b      	ldrh	r3, [r5, #10]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d072      	beq.n	800186e <pUseM+0x1fe>
				String bf = (String)calloc(0, sizeof(char) * 4);
 8001788:	2104      	movs	r1, #4
 800178a:	2000      	movs	r0, #0
 800178c:	f002 fee0 	bl	8004550 <calloc>
				usePos = i;
 8001790:	4b4a      	ldr	r3, [pc, #296]	; (80018bc <pUseM+0x24c>)
				String bf = (String)calloc(0, sizeof(char) * 4);
 8001792:	0005      	movs	r5, r0
				usePos = i;
 8001794:	701e      	strb	r6, [r3, #0]
				SSD1306_PutsXY(1, 3, "Cate:", 1);
 8001796:	2301      	movs	r3, #1
 8001798:	2103      	movs	r1, #3
 800179a:	0018      	movs	r0, r3
 800179c:	4a4d      	ldr	r2, [pc, #308]	; (80018d4 <pUseM+0x264>)
 800179e:	f7ff f819 	bl	80007d4 <SSD1306_PutsXY>
				SSD1306_Puts(ptCate[pt[ptC].cate], &Font_6x8, 1);
 80017a2:	4f4d      	ldr	r7, [pc, #308]	; (80018d8 <pUseM+0x268>)
 80017a4:	4a4a      	ldr	r2, [pc, #296]	; (80018d0 <pUseM+0x260>)
 80017a6:	783b      	ldrb	r3, [r7, #0]
 80017a8:	4e4c      	ldr	r6, [pc, #304]	; (80018dc <pUseM+0x26c>)
 80017aa:	011b      	lsls	r3, r3, #4
 80017ac:	18d3      	adds	r3, r2, r3
 80017ae:	791b      	ldrb	r3, [r3, #4]
 80017b0:	484b      	ldr	r0, [pc, #300]	; (80018e0 <pUseM+0x270>)
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	2201      	movs	r2, #1
 80017b6:	0031      	movs	r1, r6
 80017b8:	5818      	ldr	r0, [r3, r0]
 80017ba:	f000 fb03 	bl	8001dc4 <SSD1306_Puts>
				SSD1306_PutsXY(1, 4, "Name:", 1);
 80017be:	2301      	movs	r3, #1
 80017c0:	2104      	movs	r1, #4
 80017c2:	0018      	movs	r0, r3
 80017c4:	4a47      	ldr	r2, [pc, #284]	; (80018e4 <pUseM+0x274>)
 80017c6:	f7ff f805 	bl	80007d4 <SSD1306_PutsXY>
				SSD1306_Puts(pt[ptC].name, &Font_6x8, 1);
 80017ca:	783b      	ldrb	r3, [r7, #0]
 80017cc:	4840      	ldr	r0, [pc, #256]	; (80018d0 <pUseM+0x260>)
 80017ce:	011b      	lsls	r3, r3, #4
 80017d0:	2201      	movs	r2, #1
 80017d2:	0031      	movs	r1, r6
 80017d4:	5818      	ldr	r0, [r3, r0]
 80017d6:	f000 faf5 	bl	8001dc4 <SSD1306_Puts>
				SSD1306_PutsXY(1, 5, "Store:", 1);
 80017da:	2301      	movs	r3, #1
 80017dc:	2105      	movs	r1, #5
 80017de:	0018      	movs	r0, r3
 80017e0:	4a41      	ldr	r2, [pc, #260]	; (80018e8 <pUseM+0x278>)
 80017e2:	f7fe fff7 	bl	80007d4 <SSD1306_PutsXY>
				sprintf(bf, "%d ", pt[ptC].store);
 80017e6:	783b      	ldrb	r3, [r7, #0]
 80017e8:	4a39      	ldr	r2, [pc, #228]	; (80018d0 <pUseM+0x260>)
 80017ea:	011b      	lsls	r3, r3, #4
 80017ec:	18d3      	adds	r3, r2, r3
 80017ee:	895a      	ldrh	r2, [r3, #10]
 80017f0:	493e      	ldr	r1, [pc, #248]	; (80018ec <pUseM+0x27c>)
 80017f2:	0028      	movs	r0, r5
 80017f4:	f003 f82e 	bl	8004854 <siprintf>
				SSD1306_Puts(bf, &Font_6x8, 1);
 80017f8:	2201      	movs	r2, #1
 80017fa:	0031      	movs	r1, r6
 80017fc:	0028      	movs	r0, r5
 80017fe:	f000 fae1 	bl	8001dc4 <SSD1306_Puts>
				free(bf);
 8001802:	0028      	movs	r0, r5
 8001804:	f002 fed8 	bl	80045b8 <free>
		led_clear();
 8001808:	f7fe ffc2 	bl	8000790 <led_clear>
		for(uint8_t i = 0; i < 36; i++){
 800180c:	2500      	movs	r5, #0
			if(pt[i].store) led_color(pt[i].pos, PTR, PTG, PTB);
 800180e:	2604      	movs	r6, #4
 8001810:	8963      	ldrh	r3, [r4, #10]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d00c      	beq.n	8001830 <pUseM+0x1c0>
 8001816:	7921      	ldrb	r1, [r4, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	0033      	movs	r3, r6
 800181c:	79a0      	ldrb	r0, [r4, #6]
 800181e:	2901      	cmp	r1, #1
 8001820:	d004      	beq.n	800182c <pUseM+0x1bc>
 8001822:	0032      	movs	r2, r6
 8001824:	2903      	cmp	r1, #3
 8001826:	d132      	bne.n	800188e <pUseM+0x21e>
 8001828:	2100      	movs	r1, #0
 800182a:	2304      	movs	r3, #4
 800182c:	f7fe ff7a 	bl	8000724 <led_color>
			if(!led_cmp(i, 0, 0, 0)) led_color(i, 0, 4, 0);
 8001830:	2300      	movs	r3, #0
 8001832:	0028      	movs	r0, r5
 8001834:	0019      	movs	r1, r3
 8001836:	001a      	movs	r2, r3
 8001838:	f7fe ffb4 	bl	80007a4 <led_cmp>
 800183c:	1e01      	subs	r1, r0, #0
 800183e:	d104      	bne.n	800184a <pUseM+0x1da>
 8001840:	0003      	movs	r3, r0
 8001842:	0032      	movs	r2, r6
 8001844:	0028      	movs	r0, r5
 8001846:	f7fe ff6d 	bl	8000724 <led_color>
		for(uint8_t i = 0; i < 36; i++){
 800184a:	3501      	adds	r5, #1
 800184c:	b2ed      	uxtb	r5, r5
 800184e:	3410      	adds	r4, #16
 8001850:	2d24      	cmp	r5, #36	; 0x24
 8001852:	d1dd      	bne.n	8001810 <pUseM+0x1a0>
		led_color(ledPos, 4, 4, 4);
 8001854:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <pUseM+0x254>)
 8001856:	7818      	ldrb	r0, [r3, #0]
 8001858:	2304      	movs	r3, #4
 800185a:	001a      	movs	r2, r3
 800185c:	0019      	movs	r1, r3
 800185e:	f7fe ff61 	bl	8000724 <led_color>
		led_update();
 8001862:	f7fe ff6b 	bl	800073c <led_update>
		SSD1306_UpdateScreen();
 8001866:	f000 fbb3 	bl	8001fd0 <SSD1306_UpdateScreen>
	return PUSE;
 800186a:	2002      	movs	r0, #2
 800186c:	e74c      	b.n	8001708 <pUseM+0x98>
				usePos = 255;
 800186e:	22ff      	movs	r2, #255	; 0xff
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <pUseM+0x24c>)
		for(uint8_t i = 0; i < 36; i++){
 8001872:	3601      	adds	r6, #1
				usePos = 255;
 8001874:	701a      	strb	r2, [r3, #0]
				SSD1306_PutsXY(1, 3, "(Empty)", 1);
 8001876:	2301      	movs	r3, #1
 8001878:	2103      	movs	r1, #3
 800187a:	0018      	movs	r0, r3
 800187c:	4a1c      	ldr	r2, [pc, #112]	; (80018f0 <pUseM+0x280>)
		for(uint8_t i = 0; i < 36; i++){
 800187e:	b2f6      	uxtb	r6, r6
				SSD1306_PutsXY(1, 3, "(Empty)", 1);
 8001880:	f7fe ffa8 	bl	80007d4 <SSD1306_PutsXY>
		for(uint8_t i = 0; i < 36; i++){
 8001884:	3510      	adds	r5, #16
 8001886:	2e24      	cmp	r6, #36	; 0x24
 8001888:	d000      	beq.n	800188c <pUseM+0x21c>
 800188a:	e776      	b.n	800177a <pUseM+0x10a>
 800188c:	e7bc      	b.n	8001808 <pUseM+0x198>
			if(pt[i].store) led_color(pt[i].pos, PTR, PTG, PTB);
 800188e:	2902      	cmp	r1, #2
 8001890:	d000      	beq.n	8001894 <pUseM+0x224>
 8001892:	2201      	movs	r2, #1
 8001894:	0031      	movs	r1, r6
 8001896:	2300      	movs	r3, #0
 8001898:	e7c8      	b.n	800182c <pUseM+0x1bc>
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	20000008 	.word	0x20000008
 80018a0:	20000885 	.word	0x20000885
 80018a4:	20000886 	.word	0x20000886
 80018a8:	20000883 	.word	0x20000883
 80018ac:	2000003c 	.word	0x2000003c
 80018b0:	20000430 	.word	0x20000430
 80018b4:	00000e74 	.word	0x00000e74
 80018b8:	20000028 	.word	0x20000028
 80018bc:	2000003d 	.word	0x2000003d
 80018c0:	20000436 	.word	0x20000436
 80018c4:	200005c4 	.word	0x200005c4
 80018c8:	08005a54 	.word	0x08005a54
 80018cc:	08005a59 	.word	0x08005a59
 80018d0:	20000640 	.word	0x20000640
 80018d4:	08005a07 	.word	0x08005a07
 80018d8:	20000880 	.word	0x20000880
 80018dc:	20000000 	.word	0x20000000
 80018e0:	2000002c 	.word	0x2000002c
 80018e4:	08005a0d 	.word	0x08005a0d
 80018e8:	08005a2e 	.word	0x08005a2e
 80018ec:	08005a65 	.word	0x08005a65
 80018f0:	08005a69 	.word	0x08005a69

080018f4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80018f4:	b510      	push	{r4, lr}
 80018f6:	b09c      	sub	sp, #112	; 0x70
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80018f8:	2224      	movs	r2, #36	; 0x24
 80018fa:	2100      	movs	r1, #0
 80018fc:	a80f      	add	r0, sp, #60	; 0x3c
 80018fe:	f002 fe81 	bl	8004604 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001902:	2214      	movs	r2, #20
 8001904:	2100      	movs	r1, #0
 8001906:	a801      	add	r0, sp, #4
 8001908:	f002 fe7c 	bl	8004604 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800190c:	2220      	movs	r2, #32
 800190e:	2100      	movs	r1, #0
 8001910:	a806      	add	r0, sp, #24
 8001912:	f002 fe77 	bl	8004604 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001916:	491b      	ldr	r1, [pc, #108]	; (8001984 <SystemClock_Config+0x90>)
 8001918:	4a1b      	ldr	r2, [pc, #108]	; (8001988 <SystemClock_Config+0x94>)
 800191a:	680b      	ldr	r3, [r1, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800191c:	2401      	movs	r4, #1
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800191e:	401a      	ands	r2, r3
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	011b      	lsls	r3, r3, #4
 8001924:	4313      	orrs	r3, r2
 8001926:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001928:	2302      	movs	r3, #2
 800192a:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800192c:	9318      	str	r3, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800192e:	2300      	movs	r3, #0
 8001930:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8001932:	931a      	str	r3, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001934:	2380      	movs	r3, #128	; 0x80
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001936:	2210      	movs	r2, #16
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001938:	03db      	lsls	r3, r3, #15
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800193a:	a80e      	add	r0, sp, #56	; 0x38
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800193c:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800193e:	9212      	str	r2, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001940:	931b      	str	r3, [sp, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001942:	f001 fe59 	bl	80035f8 <HAL_RCC_OscConfig>
 8001946:	2800      	cmp	r0, #0
 8001948:	d001      	beq.n	800194e <SystemClock_Config+0x5a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800194a:	b672      	cpsid	i
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800194c:	e7fe      	b.n	800194c <SystemClock_Config+0x58>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800194e:	230f      	movs	r3, #15
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001950:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001952:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001954:	9004      	str	r0, [sp, #16]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001956:	3b0c      	subs	r3, #12
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001958:	9005      	str	r0, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800195a:	0021      	movs	r1, r4
 800195c:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800195e:	9302      	str	r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001960:	f002 f8cc 	bl	8003afc <HAL_RCC_ClockConfig>
 8001964:	2800      	cmp	r0, #0
 8001966:	d001      	beq.n	800196c <SystemClock_Config+0x78>
 8001968:	b672      	cpsid	i
	while (1) {
 800196a:	e7fe      	b.n	800196a <SystemClock_Config+0x76>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800196c:	2308      	movs	r3, #8
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800196e:	900b      	str	r0, [sp, #44]	; 0x2c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001970:	a806      	add	r0, sp, #24
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001972:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001974:	f002 f990 	bl	8003c98 <HAL_RCCEx_PeriphCLKConfig>
 8001978:	2800      	cmp	r0, #0
 800197a:	d001      	beq.n	8001980 <SystemClock_Config+0x8c>
 800197c:	b672      	cpsid	i
	while (1) {
 800197e:	e7fe      	b.n	800197e <SystemClock_Config+0x8a>
}
 8001980:	b01c      	add	sp, #112	; 0x70
 8001982:	bd10      	pop	{r4, pc}
 8001984:	40007000 	.word	0x40007000
 8001988:	ffffe7ff 	.word	0xffffe7ff

0800198c <main>:
int main(void) {
 800198c:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800198e:	2601      	movs	r6, #1
int main(void) {
 8001990:	b08b      	sub	sp, #44	; 0x2c
 	HAL_Init();
 8001992:	f000 fd4d 	bl	8002430 <HAL_Init>
	SystemClock_Config();
 8001996:	f7ff ffad 	bl	80018f4 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800199a:	2214      	movs	r2, #20
 800199c:	2100      	movs	r1, #0
 800199e:	a805      	add	r0, sp, #20
 80019a0:	f002 fe30 	bl	8004604 <memset>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80019a4:	2102      	movs	r1, #2
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 80019a6:	20a0      	movs	r0, #160	; 0xa0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80019a8:	4fbb      	ldr	r7, [pc, #748]	; (8001c98 <main+0x30c>)
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 80019aa:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80019ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ae:	2500      	movs	r5, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80019b0:	4333      	orrs	r3, r6
 80019b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b6:	4033      	ands	r3, r6
 80019b8:	9301      	str	r3, [sp, #4]
 80019ba:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019be:	430a      	orrs	r2, r1
 80019c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 80019c4:	2200      	movs	r2, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80019c6:	400b      	ands	r3, r1
 80019c8:	9302      	str	r3, [sp, #8]
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 80019ca:	3106      	adds	r1, #6
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80019cc:	9b02      	ldr	r3, [sp, #8]
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 80019ce:	f001 fa3d 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RGB_DATA_GPIO_Port, RGB_DATA_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	0031      	movs	r1, r6
 80019d6:	48b1      	ldr	r0, [pc, #708]	; (8001c9c <main+0x310>)
 80019d8:	f001 fa38 	bl	8002e4c <HAL_GPIO_WritePin>
	HAL_GPIO_Init(JOY_SW_GPIO_Port, &GPIO_InitStruct);
 80019dc:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = JOY_SW_Pin;
 80019de:	2304      	movs	r3, #4
	HAL_GPIO_Init(JOY_SW_GPIO_Port, &GPIO_InitStruct);
 80019e0:	a905      	add	r1, sp, #20
 80019e2:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = JOY_SW_Pin;
 80019e4:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e6:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019e8:	9607      	str	r6, [sp, #28]
	HAL_GPIO_Init(JOY_SW_GPIO_Port, &GPIO_InitStruct);
 80019ea:	f001 f969 	bl	8002cc0 <HAL_GPIO_Init>
	HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 80019ee:	20a0      	movs	r0, #160	; 0xa0
	GPIO_InitStruct.Pin = BUZ_Pin;
 80019f0:	2208      	movs	r2, #8
	HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 80019f2:	a905      	add	r1, sp, #20
 80019f4:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = BUZ_Pin;
 80019f6:	9205      	str	r2, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f8:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	9507      	str	r5, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	9508      	str	r5, [sp, #32]
	HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 80019fe:	f001 f95f 	bl	8002cc0 <HAL_GPIO_Init>
	HAL_GPIO_Init(RGB_DATA_GPIO_Port, &GPIO_InitStruct);
 8001a02:	48a6      	ldr	r0, [pc, #664]	; (8001c9c <main+0x310>)
 8001a04:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Pin = RGB_DATA_Pin;
 8001a06:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a08:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	9507      	str	r5, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0c:	9508      	str	r5, [sp, #32]
	HAL_GPIO_Init(RGB_DATA_GPIO_Port, &GPIO_InitStruct);
 8001a0e:	f001 f957 	bl	8002cc0 <HAL_GPIO_Init>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001a12:	2208      	movs	r2, #8
 8001a14:	0029      	movs	r1, r5
 8001a16:	a805      	add	r0, sp, #20
 8001a18:	f002 fdf4 	bl	8004604 <memset>
	hadc.Init.SamplingTime = ADC_SAMPLETIME_79CYCLES_5;
 8001a1c:	2306      	movs	r3, #6
	hadc.Init.OversamplingMode = DISABLE;
 8001a1e:	4ca0      	ldr	r4, [pc, #640]	; (8001ca0 <main+0x314>)
	hadc.Init.SamplingTime = ADC_SAMPLETIME_79CYCLES_5;
 8001a20:	63a3      	str	r3, [r4, #56]	; 0x38
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a22:	23c2      	movs	r3, #194	; 0xc2
 8001a24:	33ff      	adds	r3, #255	; 0xff
 8001a26:	6263      	str	r3, [r4, #36]	; 0x24
	hadc.Instance = ADC1;
 8001a28:	4b9e      	ldr	r3, [pc, #632]	; (8001ca4 <main+0x318>)
	hadc.Init.DMAContinuousRequests = DISABLE;
 8001a2a:	0022      	movs	r2, r4
	hadc.Instance = ADC1;
 8001a2c:	6023      	str	r3, [r4, #0]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a2e:	2304      	movs	r3, #4
	hadc.Init.DMAContinuousRequests = DISABLE;
 8001a30:	322c      	adds	r2, #44	; 0x2c
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8001a32:	0020      	movs	r0, r4
	hadc.Init.ContinuousConvMode = DISABLE;
 8001a34:	8425      	strh	r5, [r4, #32]
	hadc.Init.OversamplingMode = DISABLE;
 8001a36:	63e5      	str	r5, [r4, #60]	; 0x3c
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a38:	62a5      	str	r5, [r4, #40]	; 0x28
	hadc.Init.DMAContinuousRequests = DISABLE;
 8001a3a:	7015      	strb	r5, [r2, #0]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a3c:	6325      	str	r5, [r4, #48]	; 0x30
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001a3e:	6365      	str	r5, [r4, #52]	; 0x34
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001a40:	6065      	str	r5, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001a42:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a44:	60e5      	str	r5, [r4, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001a46:	6126      	str	r6, [r4, #16]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a48:	6163      	str	r3, [r4, #20]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8001a4a:	61a5      	str	r5, [r4, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001a4c:	61e5      	str	r5, [r4, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8001a4e:	f000 fd79 	bl	8002544 <HAL_ADC_Init>
 8001a52:	42a8      	cmp	r0, r5
 8001a54:	d001      	beq.n	8001a5a <main+0xce>
 8001a56:	b672      	cpsid	i
	while (1) {
 8001a58:	e7fe      	b.n	8001a58 <main+0xcc>
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001a5a:	2380      	movs	r3, #128	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001a5c:	0020      	movs	r0, r4
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001a5e:	015b      	lsls	r3, r3, #5
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001a60:	a905      	add	r1, sp, #20
	sConfig.Channel = ADC_CHANNEL_0;
 8001a62:	9605      	str	r6, [sp, #20]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001a64:	9306      	str	r3, [sp, #24]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001a66:	f000 fedb 	bl	8002820 <HAL_ADC_ConfigChannel>
 8001a6a:	2800      	cmp	r0, #0
 8001a6c:	d001      	beq.n	8001a72 <main+0xe6>
 8001a6e:	b672      	cpsid	i
	while (1) {
 8001a70:	e7fe      	b.n	8001a70 <main+0xe4>
	sConfig.Channel = ADC_CHANNEL_1;
 8001a72:	4b8d      	ldr	r3, [pc, #564]	; (8001ca8 <main+0x31c>)
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001a74:	0020      	movs	r0, r4
 8001a76:	a905      	add	r1, sp, #20
	sConfig.Channel = ADC_CHANNEL_1;
 8001a78:	9305      	str	r3, [sp, #20]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001a7a:	f000 fed1 	bl	8002820 <HAL_ADC_ConfigChannel>
 8001a7e:	1e04      	subs	r4, r0, #0
 8001a80:	d001      	beq.n	8001a86 <main+0xfa>
 8001a82:	b672      	cpsid	i
	while (1) {
 8001a84:	e7fe      	b.n	8001a84 <main+0xf8>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001a88:	0001      	movs	r1, r0
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001a8a:	4333      	orrs	r3, r6
 8001a8c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001a90:	0002      	movs	r2, r0
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001a92:	4033      	ands	r3, r6
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001a94:	200a      	movs	r0, #10
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	9b00      	ldr	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001a9a:	f000 ff15 	bl	80028c8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001a9e:	200a      	movs	r0, #10
 8001aa0:	f000 ff3c 	bl	800291c <HAL_NVIC_EnableIRQ>
	hi2c1.Instance = I2C1;
 8001aa4:	4d81      	ldr	r5, [pc, #516]	; (8001cac <main+0x320>)
 8001aa6:	4b82      	ldr	r3, [pc, #520]	; (8001cb0 <main+0x324>)
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001aa8:	0028      	movs	r0, r5
	hi2c1.Instance = I2C1;
 8001aaa:	602b      	str	r3, [r5, #0]
	hi2c1.Init.Timing = 0x00200C28;
 8001aac:	4b81      	ldr	r3, [pc, #516]	; (8001cb4 <main+0x328>)
	hi2c1.Init.OwnAddress1 = 0;
 8001aae:	60ac      	str	r4, [r5, #8]
	hi2c1.Init.Timing = 0x00200C28;
 8001ab0:	606b      	str	r3, [r5, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ab2:	60ee      	str	r6, [r5, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ab4:	612c      	str	r4, [r5, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001ab6:	616c      	str	r4, [r5, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ab8:	61ac      	str	r4, [r5, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001aba:	61ec      	str	r4, [r5, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001abc:	622c      	str	r4, [r5, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001abe:	f001 faeb 	bl	8003098 <HAL_I2C_Init>
 8001ac2:	1e01      	subs	r1, r0, #0
 8001ac4:	d001      	beq.n	8001aca <main+0x13e>
 8001ac6:	b672      	cpsid	i
	while (1) {
 8001ac8:	e7fe      	b.n	8001ac8 <main+0x13c>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001aca:	0028      	movs	r0, r5
 8001acc:	f001 fd02 	bl	80034d4 <HAL_I2CEx_ConfigAnalogFilter>
 8001ad0:	1e01      	subs	r1, r0, #0
 8001ad2:	d001      	beq.n	8001ad8 <main+0x14c>
 8001ad4:	b672      	cpsid	i
	while (1) {
 8001ad6:	e7fe      	b.n	8001ad6 <main+0x14a>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8001ad8:	0028      	movs	r0, r5
 8001ada:	f001 fd21 	bl	8003520 <HAL_I2CEx_ConfigDigitalFilter>
 8001ade:	1e03      	subs	r3, r0, #0
 8001ae0:	d001      	beq.n	8001ae6 <main+0x15a>
 8001ae2:	b672      	cpsid	i
	while (1) {
 8001ae4:	e7fe      	b.n	8001ae4 <main+0x158>
	hspi1.Instance = SPI1;
 8001ae6:	4874      	ldr	r0, [pc, #464]	; (8001cb8 <main+0x32c>)
 8001ae8:	4a74      	ldr	r2, [pc, #464]	; (8001cbc <main+0x330>)
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aea:	6083      	str	r3, [r0, #8]
	hspi1.Instance = SPI1;
 8001aec:	6002      	str	r2, [r0, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aee:	2282      	movs	r2, #130	; 0x82
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001af0:	60c3      	str	r3, [r0, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001af2:	6103      	str	r3, [r0, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001af4:	6143      	str	r3, [r0, #20]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001af6:	6203      	str	r3, [r0, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001af8:	6243      	str	r3, [r0, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001afa:	6283      	str	r3, [r0, #40]	; 0x28
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001afc:	2410      	movs	r4, #16
	hspi1.Init.CRCPolynomial = 7;
 8001afe:	2307      	movs	r3, #7
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b00:	0052      	lsls	r2, r2, #1
 8001b02:	6042      	str	r2, [r0, #4]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b04:	32fc      	adds	r2, #252	; 0xfc
 8001b06:	6182      	str	r2, [r0, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b08:	61c4      	str	r4, [r0, #28]
	hspi1.Init.CRCPolynomial = 7;
 8001b0a:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001b0c:	f002 fa24 	bl	8003f58 <HAL_SPI_Init>
 8001b10:	1e05      	subs	r5, r0, #0
 8001b12:	d001      	beq.n	8001b18 <main+0x18c>
 8001b14:	b672      	cpsid	i
	while (1) {
 8001b16:	e7fe      	b.n	8001b16 <main+0x18a>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b18:	0001      	movs	r1, r0
 8001b1a:	0022      	movs	r2, r4
 8001b1c:	a805      	add	r0, sp, #20
 8001b1e:	f002 fd71 	bl	8004604 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b22:	2208      	movs	r2, #8
 8001b24:	0029      	movs	r1, r5
 8001b26:	a803      	add	r0, sp, #12
 8001b28:	f002 fd6c 	bl	8004604 <memset>
	htim2.Instance = TIM2;
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	4e64      	ldr	r6, [pc, #400]	; (8001cc0 <main+0x334>)
 8001b30:	05db      	lsls	r3, r3, #23
 8001b32:	6033      	str	r3, [r6, #0]
	htim2.Init.Prescaler = 32 - 1;
 8001b34:	231f      	movs	r3, #31
 8001b36:	6073      	str	r3, [r6, #4]
	htim2.Init.Period = 1000 - 1;
 8001b38:	4b62      	ldr	r3, [pc, #392]	; (8001cc4 <main+0x338>)
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001b3a:	0030      	movs	r0, r6
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b3c:	60b5      	str	r5, [r6, #8]
	htim2.Init.Period = 1000 - 1;
 8001b3e:	60f3      	str	r3, [r6, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	6135      	str	r5, [r6, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b42:	6175      	str	r5, [r6, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001b44:	f002 fb4e 	bl	80041e4 <HAL_TIM_Base_Init>
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d001      	beq.n	8001b50 <main+0x1c4>
 8001b4c:	b672      	cpsid	i
	while (1) {
 8001b4e:	e7fe      	b.n	8001b4e <main+0x1c2>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b50:	2380      	movs	r3, #128	; 0x80
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001b52:	0030      	movs	r0, r6
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b54:	015b      	lsls	r3, r3, #5
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001b56:	a905      	add	r1, sp, #20
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b58:	9305      	str	r3, [sp, #20]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001b5a:	f002 fb93 	bl	8004284 <HAL_TIM_ConfigClockSource>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d001      	beq.n	8001b66 <main+0x1da>
 8001b62:	b672      	cpsid	i
	while (1) {
 8001b64:	e7fe      	b.n	8001b64 <main+0x1d8>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b66:	9003      	str	r0, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b68:	9004      	str	r0, [sp, #16]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001b6a:	a903      	add	r1, sp, #12
 8001b6c:	0030      	movs	r0, r6
 8001b6e:	f002 fcc3 	bl	80044f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b72:	1e04      	subs	r4, r0, #0
 8001b74:	d001      	beq.n	8001b7a <main+0x1ee>
 8001b76:	b672      	cpsid	i
	while (1) {
 8001b78:	e7fe      	b.n	8001b78 <main+0x1ec>
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	200f      	movs	r0, #15
 8001b7e:	0011      	movs	r1, r2
 8001b80:	f000 fea2 	bl	80028c8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b84:	200f      	movs	r0, #15
 8001b86:	f000 fec9 	bl	800291c <HAL_NVIC_EnableIRQ>
	SSD1306_Init();
 8001b8a:	f000 fa4b 	bl	8002024 <SSD1306_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 8001b8e:	0030      	movs	r0, r6
 8001b90:	f002 fb4c 	bl	800422c <HAL_TIM_Base_Start_IT>
	pLog[0].content[0] = (String)calloc(0, sizeof(char) * 22);
 8001b94:	2116      	movs	r1, #22
 8001b96:	2000      	movs	r0, #0
 8001b98:	f002 fcda 	bl	8004550 <calloc>
 8001b9c:	4d4a      	ldr	r5, [pc, #296]	; (8001cc8 <main+0x33c>)
	pLog[0].content[1] = (String)calloc(0, sizeof(char) * 22);
 8001b9e:	2116      	movs	r1, #22
	pLog[0].content[0] = (String)calloc(0, sizeof(char) * 22);
 8001ba0:	6068      	str	r0, [r5, #4]
	pLog[0].content[1] = (String)calloc(0, sizeof(char) * 22);
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f002 fcd4 	bl	8004550 <calloc>
		led_color(i, i / 6 == 0 || i / 6 == 3 ? 4 : 0, i / 6 == 1 || i / 6 == 4 ? 4 : 0, i / 6 == 2 || i / 6 == 5 ? 4 : 0);
 8001ba8:	2104      	movs	r1, #4
	pLog[0].content[1] = (String)calloc(0, sizeof(char) * 22);
 8001baa:	60a8      	str	r0, [r5, #8]
		led_color(i, i / 6 == 0 || i / 6 == 3 ? 4 : 0, i / 6 == 1 || i / 6 == 4 ? 4 : 0, i / 6 == 2 || i / 6 == 5 ? 4 : 0);
 8001bac:	000e      	movs	r6, r1
	for (uint8_t i = 0; i < 36; i++){
 8001bae:	2500      	movs	r5, #0
		led_color(i, i / 6 == 0 || i / 6 == 3 ? 4 : 0, i / 6 == 1 || i / 6 == 4 ? 4 : 0, i / 6 == 2 || i / 6 == 5 ? 4 : 0);
 8001bb0:	1fab      	subs	r3, r5, #6
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	0032      	movs	r2, r6
 8001bb6:	2b05      	cmp	r3, #5
 8001bb8:	d906      	bls.n	8001bc8 <main+0x23c>
 8001bba:	002b      	movs	r3, r5
 8001bbc:	3b18      	subs	r3, #24
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2b05      	cmp	r3, #5
 8001bc4:	d800      	bhi.n	8001bc8 <main+0x23c>
 8001bc6:	0032      	movs	r2, r6
 8001bc8:	0028      	movs	r0, r5
 8001bca:	380c      	subs	r0, #12
 8001bcc:	b2c0      	uxtb	r0, r0
 8001bce:	0033      	movs	r3, r6
 8001bd0:	2805      	cmp	r0, #5
 8001bd2:	d906      	bls.n	8001be2 <main+0x256>
 8001bd4:	0028      	movs	r0, r5
 8001bd6:	381e      	subs	r0, #30
 8001bd8:	b2c0      	uxtb	r0, r0
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2805      	cmp	r0, #5
 8001bde:	d800      	bhi.n	8001be2 <main+0x256>
 8001be0:	0033      	movs	r3, r6
 8001be2:	0028      	movs	r0, r5
 8001be4:	f7fe fd9e 	bl	8000724 <led_color>
	for (uint8_t i = 0; i < 36; i++){
 8001be8:	1c6b      	adds	r3, r5, #1
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	2b24      	cmp	r3, #36	; 0x24
 8001bee:	d13e      	bne.n	8001c6e <main+0x2e2>
	led_update();
 8001bf0:	f7fe fda4 	bl	800073c <led_update>
 8001bf4:	251c      	movs	r5, #28
		SSD1306_Fill(0);
 8001bf6:	2000      	movs	r0, #0
 8001bf8:	f000 f872 	bl	8001ce0 <SSD1306_Fill>
		SSD1306_GotoXY(46, 28 + i);
 8001bfc:	0029      	movs	r1, r5
 8001bfe:	202e      	movs	r0, #46	; 0x2e
 8001c00:	f000 f8a4 	bl	8001d4c <SSD1306_GotoXY>
		SSD1306_Puts("Drawer", &Font_6x8, 0);
 8001c04:	4e31      	ldr	r6, [pc, #196]	; (8001ccc <main+0x340>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	0031      	movs	r1, r6
 8001c0a:	4831      	ldr	r0, [pc, #196]	; (8001cd0 <main+0x344>)
 8001c0c:	f000 f8da 	bl	8001dc4 <SSD1306_Puts>
		SSD1306_GotoXY(43, 28);
 8001c10:	211c      	movs	r1, #28
 8001c12:	202b      	movs	r0, #43	; 0x2b
 8001c14:	f000 f89a 	bl	8001d4c <SSD1306_GotoXY>
	for (uint8_t i = 0; i < 8; i++) {
 8001c18:	3501      	adds	r5, #1
		SSD1306_Puts(" Parts ", &Font_6x8, 1);
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	0031      	movs	r1, r6
 8001c1e:	482d      	ldr	r0, [pc, #180]	; (8001cd4 <main+0x348>)
 8001c20:	f000 f8d0 	bl	8001dc4 <SSD1306_Puts>
	for (uint8_t i = 0; i < 8; i++) {
 8001c24:	b2ad      	uxth	r5, r5
		SSD1306_UpdateScreen();
 8001c26:	f000 f9d3 	bl	8001fd0 <SSD1306_UpdateScreen>
		HAL_Delay(200);
 8001c2a:	20c8      	movs	r0, #200	; 0xc8
 8001c2c:	f000 fc26 	bl	800247c <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 8001c30:	2d24      	cmp	r5, #36	; 0x24
 8001c32:	d1e0      	bne.n	8001bf6 <main+0x26a>
	HAL_Delay(1000);
 8001c34:	20fa      	movs	r0, #250	; 0xfa
 8001c36:	0080      	lsls	r0, r0, #2
 8001c38:	f000 fc20 	bl	800247c <HAL_Delay>
	memset(pt, 0, sizeof(pt));
 8001c3c:	2290      	movs	r2, #144	; 0x90
 8001c3e:	2100      	movs	r1, #0
 8001c40:	0092      	lsls	r2, r2, #2
 8001c42:	4825      	ldr	r0, [pc, #148]	; (8001cd8 <main+0x34c>)
 8001c44:	f002 fcde 	bl	8004604 <memset>
	SSD1306_Clear();
 8001c48:	f000 f9e4 	bl	8002014 <SSD1306_Clear>
	led_clear();
 8001c4c:	f7fe fda0 	bl	8000790 <led_clear>
	UPDATE;
 8001c50:	f000 f9be 	bl	8001fd0 <SSD1306_UpdateScreen>
 8001c54:	f7fe fd72 	bl	800073c <led_update>
	firstOn = eepReadData(0);
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f000 faa1 	bl	80021a0 <eepReadData>
	timeSet(firstOn);
 8001c5e:	f7fe ffa5 	bl	8000bac <timeSet>
		if(modeFlag == MAIN) modeFlag = mainM();
 8001c62:	2c00      	cmp	r4, #0
 8001c64:	d10e      	bne.n	8001c84 <main+0x2f8>
 8001c66:	f7ff f8ed 	bl	8000e44 <mainM>
		else if(modeFlag == PUSE) modeFlag = pUseM();
 8001c6a:	0004      	movs	r4, r0
 8001c6c:	e7f9      	b.n	8001c62 <main+0x2d6>
		led_color(i, i / 6 == 0 || i / 6 == 3 ? 4 : 0, i / 6 == 1 || i / 6 == 4 ? 4 : 0, i / 6 == 2 || i / 6 == 5 ? 4 : 0);
 8001c6e:	0031      	movs	r1, r6
 8001c70:	2b05      	cmp	r3, #5
 8001c72:	d905      	bls.n	8001c80 <main+0x2f4>
 8001c74:	3d11      	subs	r5, #17
 8001c76:	b2ed      	uxtb	r5, r5
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2d05      	cmp	r5, #5
 8001c7c:	d800      	bhi.n	8001c80 <main+0x2f4>
 8001c7e:	0031      	movs	r1, r6
 8001c80:	001d      	movs	r5, r3
 8001c82:	e795      	b.n	8001bb0 <main+0x224>
		else if(modeFlag == PSAVE) modeFlag = partS();
 8001c84:	2c01      	cmp	r4, #1
 8001c86:	d102      	bne.n	8001c8e <main+0x302>
 8001c88:	f7ff f9f8 	bl	800107c <partS>
 8001c8c:	e7ed      	b.n	8001c6a <main+0x2de>
		else if(modeFlag == PUSE) modeFlag = pUseM();
 8001c8e:	2c02      	cmp	r4, #2
 8001c90:	d1e7      	bne.n	8001c62 <main+0x2d6>
 8001c92:	f7ff fced 	bl	8001670 <pUseM>
 8001c96:	e7e8      	b.n	8001c6a <main+0x2de>
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	50000400 	.word	0x50000400
 8001ca0:	2000043c 	.word	0x2000043c
 8001ca4:	40012400 	.word	0x40012400
 8001ca8:	04000002 	.word	0x04000002
 8001cac:	200004e0 	.word	0x200004e0
 8001cb0:	40005400 	.word	0x40005400
 8001cb4:	00200c28 	.word	0x00200c28
 8001cb8:	2000052c 	.word	0x2000052c
 8001cbc:	40013000 	.word	0x40013000
 8001cc0:	20000584 	.word	0x20000584
 8001cc4:	000003e7 	.word	0x000003e7
 8001cc8:	200005c8 	.word	0x200005c8
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	08005a71 	.word	0x08005a71
 8001cd4:	08005a78 	.word	0x08005a78
 8001cd8:	20000640 	.word	0x20000640

08001cdc <Error_Handler>:
 8001cdc:	b672      	cpsid	i
	while (1) {
 8001cde:	e7fe      	b.n	8001cde <Error_Handler+0x2>

08001ce0 <SSD1306_Fill>:
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001ce0:	2100      	movs	r1, #0
void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001ce2:	b510      	push	{r4, lr}
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001ce4:	4288      	cmp	r0, r1
 8001ce6:	d000      	beq.n	8001cea <SSD1306_Fill+0xa>
 8001ce8:	31ff      	adds	r1, #255	; 0xff
 8001cea:	2280      	movs	r2, #128	; 0x80
 8001cec:	4802      	ldr	r0, [pc, #8]	; (8001cf8 <SSD1306_Fill+0x18>)
 8001cee:	00d2      	lsls	r2, r2, #3
 8001cf0:	f002 fc88 	bl	8004604 <memset>
}
 8001cf4:	bd10      	pop	{r4, pc}
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	20000890 	.word	0x20000890

08001cfc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001cfc:	b530      	push	{r4, r5, lr}
 8001cfe:	0004      	movs	r4, r0
	if (
 8001d00:	287f      	cmp	r0, #127	; 0x7f
 8001d02:	d812      	bhi.n	8001d2a <SSD1306_DrawPixel+0x2e>
			x >= SSD1306_WIDTH ||
 8001d04:	293f      	cmp	r1, #63	; 0x3f
 8001d06:	d810      	bhi.n	8001d2a <SSD1306_DrawPixel+0x2e>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001d08:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <SSD1306_DrawPixel+0x48>)
 8001d0a:	4d0f      	ldr	r5, [pc, #60]	; (8001d48 <SSD1306_DrawPixel+0x4c>)
 8001d0c:	7918      	ldrb	r0, [r3, #4]
 8001d0e:	08cb      	lsrs	r3, r1, #3
 8001d10:	2800      	cmp	r0, #0
 8001d12:	d00b      	beq.n	8001d2c <SSD1306_DrawPixel+0x30>
		color = (SSD1306_COLOR_t)!color;
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001d14:	2a00      	cmp	r2, #0
 8001d16:	d10b      	bne.n	8001d30 <SSD1306_DrawPixel+0x34>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001d18:	01d8      	lsls	r0, r3, #7
 8001d1a:	2307      	movs	r3, #7
 8001d1c:	4019      	ands	r1, r3
 8001d1e:	3b06      	subs	r3, #6
 8001d20:	408b      	lsls	r3, r1
 8001d22:	1900      	adds	r0, r0, r4
 8001d24:	5c2a      	ldrb	r2, [r5, r0]
 8001d26:	4313      	orrs	r3, r2
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d28:	542b      	strb	r3, [r5, r0]
	}
}
 8001d2a:	bd30      	pop	{r4, r5, pc}
	if (color == SSD1306_COLOR_WHITE) {
 8001d2c:	2a01      	cmp	r2, #1
 8001d2e:	d0f3      	beq.n	8001d18 <SSD1306_DrawPixel+0x1c>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d30:	01d8      	lsls	r0, r3, #7
 8001d32:	2307      	movs	r3, #7
 8001d34:	2201      	movs	r2, #1
 8001d36:	4019      	ands	r1, r3
 8001d38:	408a      	lsls	r2, r1
 8001d3a:	1900      	adds	r0, r0, r4
 8001d3c:	5c2b      	ldrb	r3, [r5, r0]
 8001d3e:	4393      	bics	r3, r2
 8001d40:	e7f2      	b.n	8001d28 <SSD1306_DrawPixel+0x2c>
 8001d42:	46c0      	nop			; (mov r8, r8)
 8001d44:	2000088a 	.word	0x2000088a
 8001d48:	20000890 	.word	0x20000890

08001d4c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001d4c:	4b01      	ldr	r3, [pc, #4]	; (8001d54 <SSD1306_GotoXY+0x8>)
 8001d4e:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 8001d50:	8059      	strh	r1, [r3, #2]
}
 8001d52:	4770      	bx	lr
 8001d54:	2000088a 	.word	0x2000088a

08001d58 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001d5a:	0007      	movs	r7, r0
 8001d5c:	000c      	movs	r4, r1
	//		/* Error */
	//		return 0;
	//	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001d5e:	2500      	movs	r5, #0
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001d60:	9200      	str	r2, [sp, #0]
	for (i = 0; i < Font->FontHeight; i++) {
 8001d62:	7863      	ldrb	r3, [r4, #1]
 8001d64:	42ab      	cmp	r3, r5
 8001d66:	d806      	bhi.n	8001d76 <SSD1306_Putc+0x1e>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001d68:	4a15      	ldr	r2, [pc, #84]	; (8001dc0 <SSD1306_Putc+0x68>)
 8001d6a:	7823      	ldrb	r3, [r4, #0]
 8001d6c:	8811      	ldrh	r1, [r2, #0]

	/* Return character written */
	return ch;
}
 8001d6e:	0038      	movs	r0, r7
	SSD1306.CurrentX += Font->FontWidth;
 8001d70:	185b      	adds	r3, r3, r1
 8001d72:	8013      	strh	r3, [r2, #0]
}
 8001d74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001d76:	003a      	movs	r2, r7
		for (j = 0; j < Font->FontWidth; j++) {
 8001d78:	2600      	movs	r6, #0
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001d7a:	3a20      	subs	r2, #32
 8001d7c:	4353      	muls	r3, r2
 8001d7e:	6862      	ldr	r2, [r4, #4]
 8001d80:	195b      	adds	r3, r3, r5
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	5a9b      	ldrh	r3, [r3, r2]
 8001d86:	9301      	str	r3, [sp, #4]
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001d88:	4b0d      	ldr	r3, [pc, #52]	; (8001dc0 <SSD1306_Putc+0x68>)
		for (j = 0; j < Font->FontWidth; j++) {
 8001d8a:	7822      	ldrb	r2, [r4, #0]
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001d8c:	8818      	ldrh	r0, [r3, #0]
		for (j = 0; j < Font->FontWidth; j++) {
 8001d8e:	42b2      	cmp	r2, r6
 8001d90:	d801      	bhi.n	8001d96 <SSD1306_Putc+0x3e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001d92:	3501      	adds	r5, #1
 8001d94:	e7e5      	b.n	8001d62 <SSD1306_Putc+0xa>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001d96:	8859      	ldrh	r1, [r3, #2]
			if ((b << j) & 0x8000) {
 8001d98:	9b01      	ldr	r3, [sp, #4]
 8001d9a:	2280      	movs	r2, #128	; 0x80
 8001d9c:	40b3      	lsls	r3, r6
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001d9e:	1980      	adds	r0, r0, r6
 8001da0:	1949      	adds	r1, r1, r5
			if ((b << j) & 0x8000) {
 8001da2:	0212      	lsls	r2, r2, #8
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001da4:	b280      	uxth	r0, r0
 8001da6:	b289      	uxth	r1, r1
			if ((b << j) & 0x8000) {
 8001da8:	4213      	tst	r3, r2
 8001daa:	d004      	beq.n	8001db6 <SSD1306_Putc+0x5e>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001dac:	9a00      	ldr	r2, [sp, #0]
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001dae:	f7ff ffa5 	bl	8001cfc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001db2:	3601      	adds	r6, #1
 8001db4:	e7e8      	b.n	8001d88 <SSD1306_Putc+0x30>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001db6:	9b00      	ldr	r3, [sp, #0]
 8001db8:	425a      	negs	r2, r3
 8001dba:	415a      	adcs	r2, r3
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	e7f6      	b.n	8001dae <SSD1306_Putc+0x56>
 8001dc0:	2000088a 	.word	0x2000088a

08001dc4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001dc4:	b570      	push	{r4, r5, r6, lr}
 8001dc6:	0004      	movs	r4, r0
 8001dc8:	000d      	movs	r5, r1
 8001dca:	0016      	movs	r6, r2
	/* Write characters */
	while (*str) {
 8001dcc:	7820      	ldrb	r0, [r4, #0]
 8001dce:	2800      	cmp	r0, #0
 8001dd0:	d100      	bne.n	8001dd4 <SSD1306_Puts+0x10>
		str++;
	}

	/* Everything OK, zero should be returned */
	return *str;
}
 8001dd2:	bd70      	pop	{r4, r5, r6, pc}
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001dd4:	0032      	movs	r2, r6
 8001dd6:	0029      	movs	r1, r5
 8001dd8:	f7ff ffbe 	bl	8001d58 <SSD1306_Putc>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	7820      	ldrb	r0, [r4, #0]
 8001de0:	4283      	cmp	r3, r0
 8001de2:	d1f6      	bne.n	8001dd2 <SSD1306_Puts+0xe>
		str++;
 8001de4:	3401      	adds	r4, #1
 8001de6:	e7f1      	b.n	8001dcc <SSD1306_Puts+0x8>

08001de8 <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8001de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dea:	b087      	sub	sp, #28
 8001dec:	ac0c      	add	r4, sp, #48	; 0x30
 8001dee:	7824      	ldrb	r4, [r4, #0]
 8001df0:	9405      	str	r4, [sp, #20]
 8001df2:	1c04      	adds	r4, r0, #0
 8001df4:	287f      	cmp	r0, #127	; 0x7f
 8001df6:	d900      	bls.n	8001dfa <SSD1306_DrawLine+0x12>
 8001df8:	247f      	movs	r4, #127	; 0x7f
 8001dfa:	b2a4      	uxth	r4, r4

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
		x0 = SSD1306_WIDTH - 1;
	}
	if (x1 >= SSD1306_WIDTH) {
 8001dfc:	1c16      	adds	r6, r2, #0
 8001dfe:	2a7f      	cmp	r2, #127	; 0x7f
 8001e00:	d900      	bls.n	8001e04 <SSD1306_DrawLine+0x1c>
 8001e02:	267f      	movs	r6, #127	; 0x7f
 8001e04:	b2b6      	uxth	r6, r6
		x1 = SSD1306_WIDTH - 1;
	}
	if (y0 >= SSD1306_HEIGHT) {
 8001e06:	1c0d      	adds	r5, r1, #0
 8001e08:	293f      	cmp	r1, #63	; 0x3f
 8001e0a:	d900      	bls.n	8001e0e <SSD1306_DrawLine+0x26>
 8001e0c:	253f      	movs	r5, #63	; 0x3f
 8001e0e:	b2ad      	uxth	r5, r5
		y0 = SSD1306_HEIGHT - 1;
	}
	if (y1 >= SSD1306_HEIGHT) {
 8001e10:	1c1f      	adds	r7, r3, #0
 8001e12:	2b3f      	cmp	r3, #63	; 0x3f
 8001e14:	d900      	bls.n	8001e18 <SSD1306_DrawLine+0x30>
 8001e16:	273f      	movs	r7, #63	; 0x3f
 8001e18:	b2bf      	uxth	r7, r7
		y1 = SSD1306_HEIGHT - 1;
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001e1a:	1b33      	subs	r3, r6, r4
 8001e1c:	42a6      	cmp	r6, r4
 8001e1e:	d800      	bhi.n	8001e22 <SSD1306_DrawLine+0x3a>
 8001e20:	1ba3      	subs	r3, r4, r6
 8001e22:	b21b      	sxth	r3, r3
 8001e24:	9300      	str	r3, [sp, #0]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001e26:	42bd      	cmp	r5, r7
 8001e28:	d224      	bcs.n	8001e74 <SSD1306_DrawLine+0x8c>
 8001e2a:	1b7b      	subs	r3, r7, r5
 8001e2c:	b21b      	sxth	r3, r3
 8001e2e:	9301      	str	r3, [sp, #4]
	sx = (x0 < x1) ? 1 : -1; 
 8001e30:	2301      	movs	r3, #1
 8001e32:	9303      	str	r3, [sp, #12]
	sy = (y0 < y1) ? 1 : -1; 
 8001e34:	9304      	str	r3, [sp, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001e36:	42a6      	cmp	r6, r4
 8001e38:	d801      	bhi.n	8001e3e <SSD1306_DrawLine+0x56>
 8001e3a:	3b02      	subs	r3, #2
 8001e3c:	9303      	str	r3, [sp, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001e3e:	9b00      	ldr	r3, [sp, #0]
 8001e40:	9a01      	ldr	r2, [sp, #4]
 8001e42:	4293      	cmp	r3, r2
 8001e44:	dd23      	ble.n	8001e8e <SSD1306_DrawLine+0xa6>
 8001e46:	9a00      	ldr	r2, [sp, #0]
 8001e48:	0fdb      	lsrs	r3, r3, #31
 8001e4a:	189b      	adds	r3, r3, r2
 8001e4c:	105b      	asrs	r3, r3, #1
 8001e4e:	9302      	str	r3, [sp, #8]

	if (dx == 0) {
 8001e50:	9b00      	ldr	r3, [sp, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d12b      	bne.n	8001eae <SSD1306_DrawLine+0xc6>
		if (y1 < y0) {
 8001e56:	42bd      	cmp	r5, r7
 8001e58:	d902      	bls.n	8001e60 <SSD1306_DrawLine+0x78>
 8001e5a:	002b      	movs	r3, r5
 8001e5c:	003d      	movs	r5, r7
 8001e5e:	001f      	movs	r7, r3
			tmp = y1;
			y1 = y0;
			y0 = tmp;
		}

		if (x1 < x0) {
 8001e60:	1c33      	adds	r3, r6, #0
 8001e62:	42a6      	cmp	r6, r4
 8001e64:	d900      	bls.n	8001e68 <SSD1306_DrawLine+0x80>
 8001e66:	1c23      	adds	r3, r4, #0
 8001e68:	b29c      	uxth	r4, r3
			x1 = x0;
			x0 = tmp;
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001e6a:	b22d      	sxth	r5, r5
 8001e6c:	42bd      	cmp	r5, r7
 8001e6e:	dd16      	ble.n	8001e9e <SSD1306_DrawLine+0xb6>
		if (e2 < dy) {
			err += dx;
			y0 += sy;
		} 
	}
}
 8001e70:	b007      	add	sp, #28
 8001e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001e74:	1beb      	subs	r3, r5, r7
 8001e76:	b21b      	sxth	r3, r3
 8001e78:	9301      	str	r3, [sp, #4]
	sx = (x0 < x1) ? 1 : -1; 
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	42a6      	cmp	r6, r4
 8001e7e:	d903      	bls.n	8001e88 <SSD1306_DrawLine+0xa0>
 8001e80:	9303      	str	r3, [sp, #12]
	sy = (y0 < y1) ? 1 : -1; 
 8001e82:	3b02      	subs	r3, #2
 8001e84:	9304      	str	r3, [sp, #16]
 8001e86:	e7da      	b.n	8001e3e <SSD1306_DrawLine+0x56>
	sx = (x0 < x1) ? 1 : -1; 
 8001e88:	425b      	negs	r3, r3
 8001e8a:	9303      	str	r3, [sp, #12]
 8001e8c:	e7fa      	b.n	8001e84 <SSD1306_DrawLine+0x9c>
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001e8e:	9b01      	ldr	r3, [sp, #4]
 8001e90:	9a01      	ldr	r2, [sp, #4]
 8001e92:	0fdb      	lsrs	r3, r3, #31
 8001e94:	189b      	adds	r3, r3, r2
 8001e96:	105b      	asrs	r3, r3, #1
 8001e98:	425b      	negs	r3, r3
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	e7d7      	b.n	8001e4e <SSD1306_DrawLine+0x66>
			SSD1306_DrawPixel(x0, i, c);
 8001e9e:	b2ad      	uxth	r5, r5
 8001ea0:	0029      	movs	r1, r5
 8001ea2:	0020      	movs	r0, r4
 8001ea4:	9a05      	ldr	r2, [sp, #20]
 8001ea6:	f7ff ff29 	bl	8001cfc <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001eaa:	3501      	adds	r5, #1
 8001eac:	e7dd      	b.n	8001e6a <SSD1306_DrawLine+0x82>
	if (dy == 0) {
 8001eae:	9b01      	ldr	r3, [sp, #4]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d115      	bne.n	8001ee0 <SSD1306_DrawLine+0xf8>
		if (y1 < y0) {
 8001eb4:	1c2b      	adds	r3, r5, #0
 8001eb6:	42bd      	cmp	r5, r7
 8001eb8:	d900      	bls.n	8001ebc <SSD1306_DrawLine+0xd4>
 8001eba:	1c3b      	adds	r3, r7, #0
 8001ebc:	b29d      	uxth	r5, r3
		if (x1 < x0) {
 8001ebe:	42a6      	cmp	r6, r4
 8001ec0:	d202      	bcs.n	8001ec8 <SSD1306_DrawLine+0xe0>
 8001ec2:	0023      	movs	r3, r4
 8001ec4:	0034      	movs	r4, r6
 8001ec6:	001e      	movs	r6, r3
		for (i = x0; i <= x1; i++) {
 8001ec8:	b224      	sxth	r4, r4
 8001eca:	42b4      	cmp	r4, r6
 8001ecc:	dcd0      	bgt.n	8001e70 <SSD1306_DrawLine+0x88>
			SSD1306_DrawPixel(i, y0, c);
 8001ece:	b2a4      	uxth	r4, r4
 8001ed0:	0020      	movs	r0, r4
 8001ed2:	0029      	movs	r1, r5
 8001ed4:	9a05      	ldr	r2, [sp, #20]
 8001ed6:	f7ff ff11 	bl	8001cfc <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001eda:	3401      	adds	r4, #1
 8001edc:	e7f4      	b.n	8001ec8 <SSD1306_DrawLine+0xe0>
		if (x1 < x0) {
 8001ede:	9302      	str	r3, [sp, #8]
		SSD1306_DrawPixel(x0, y0, c);
 8001ee0:	0029      	movs	r1, r5
 8001ee2:	0020      	movs	r0, r4
 8001ee4:	9a05      	ldr	r2, [sp, #20]
 8001ee6:	f7ff ff09 	bl	8001cfc <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001eea:	42a6      	cmp	r6, r4
 8001eec:	d101      	bne.n	8001ef2 <SSD1306_DrawLine+0x10a>
 8001eee:	42bd      	cmp	r5, r7
 8001ef0:	d0be      	beq.n	8001e70 <SSD1306_DrawLine+0x88>
		if (e2 > -dx) {
 8001ef2:	9b00      	ldr	r3, [sp, #0]
 8001ef4:	425a      	negs	r2, r3
 8001ef6:	9b02      	ldr	r3, [sp, #8]
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	dd05      	ble.n	8001f08 <SSD1306_DrawLine+0x120>
			err -= dy;
 8001efc:	9a01      	ldr	r2, [sp, #4]
 8001efe:	1a9b      	subs	r3, r3, r2
			x0 += sx;
 8001f00:	9a03      	ldr	r2, [sp, #12]
			err -= dy;
 8001f02:	b21b      	sxth	r3, r3
			x0 += sx;
 8001f04:	18a4      	adds	r4, r4, r2
 8001f06:	b2a4      	uxth	r4, r4
		if (e2 < dy) {
 8001f08:	9a02      	ldr	r2, [sp, #8]
 8001f0a:	9901      	ldr	r1, [sp, #4]
 8001f0c:	428a      	cmp	r2, r1
 8001f0e:	dae6      	bge.n	8001ede <SSD1306_DrawLine+0xf6>
			err += dx;
 8001f10:	9a00      	ldr	r2, [sp, #0]
 8001f12:	189b      	adds	r3, r3, r2
			y0 += sy;
 8001f14:	9a04      	ldr	r2, [sp, #16]
			err += dx;
 8001f16:	b21b      	sxth	r3, r3
			y0 += sy;
 8001f18:	18ad      	adds	r5, r5, r2
 8001f1a:	b2ad      	uxth	r5, r5
 8001f1c:	e7df      	b.n	8001ede <SSD1306_DrawLine+0xf6>

08001f1e <SSD1306_DrawFilledRectangle>:
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
}

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001f1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f20:	b085      	sub	sp, #20
 8001f22:	9302      	str	r3, [sp, #8]
 8001f24:	ab0a      	add	r3, sp, #40	; 0x28
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	0005      	movs	r5, r0
 8001f2a:	000f      	movs	r7, r1
 8001f2c:	0014      	movs	r4, r2
 8001f2e:	9303      	str	r3, [sp, #12]
	uint8_t i;

	/* Check input parameters */
	if (
 8001f30:	287f      	cmp	r0, #127	; 0x7f
 8001f32:	d814      	bhi.n	8001f5e <SSD1306_DrawFilledRectangle+0x40>
			x >= SSD1306_WIDTH ||
 8001f34:	293f      	cmp	r1, #63	; 0x3f
 8001f36:	d812      	bhi.n	8001f5e <SSD1306_DrawFilledRectangle+0x40>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001f38:	1883      	adds	r3, r0, r2
 8001f3a:	2b7f      	cmp	r3, #127	; 0x7f
 8001f3c:	dd02      	ble.n	8001f44 <SSD1306_DrawFilledRectangle+0x26>
		w = SSD1306_WIDTH - x;
 8001f3e:	2480      	movs	r4, #128	; 0x80
 8001f40:	1a24      	subs	r4, r4, r0
 8001f42:	b2a4      	uxth	r4, r4
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001f44:	9b02      	ldr	r3, [sp, #8]
 8001f46:	18fb      	adds	r3, r7, r3
 8001f48:	2b3f      	cmp	r3, #63	; 0x3f
 8001f4a:	dd03      	ble.n	8001f54 <SSD1306_DrawFilledRectangle+0x36>
		h = SSD1306_HEIGHT - y;
 8001f4c:	2340      	movs	r3, #64	; 0x40
 8001f4e:	1bdb      	subs	r3, r3, r7
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	9302      	str	r3, [sp, #8]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8001f54:	2600      	movs	r6, #0
 8001f56:	9b02      	ldr	r3, [sp, #8]
 8001f58:	b2b1      	uxth	r1, r6
 8001f5a:	429e      	cmp	r6, r3
 8001f5c:	d901      	bls.n	8001f62 <SSD1306_DrawFilledRectangle+0x44>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
	}
}
 8001f5e:	b005      	add	sp, #20
 8001f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8001f62:	9b03      	ldr	r3, [sp, #12]
 8001f64:	19c9      	adds	r1, r1, r7
 8001f66:	b289      	uxth	r1, r1
 8001f68:	1962      	adds	r2, r4, r5
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	0028      	movs	r0, r5
 8001f6e:	000b      	movs	r3, r1
 8001f70:	b292      	uxth	r2, r2
	for (i = 0; i <= h; i++) {
 8001f72:	3601      	adds	r6, #1
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8001f74:	f7ff ff38 	bl	8001de8 <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8001f78:	b2f6      	uxtb	r6, r6
 8001f7a:	e7ec      	b.n	8001f56 <SSD1306_DrawFilledRectangle+0x38>

08001f7c <ssd1306_I2C_WriteMulti>:
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001f7c:	b570      	push	{r4, r5, r6, lr}
	uint8_t dt[256];
	dt[0] = reg;
	uint8_t i;
	for(i = 0; i < count; i++)
 8001f7e:	2400      	movs	r4, #0
void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001f80:	b0c2      	sub	sp, #264	; 0x108
 8001f82:	0015      	movs	r5, r2
	dt[0] = reg;
 8001f84:	aa02      	add	r2, sp, #8
 8001f86:	7011      	strb	r1, [r2, #0]
	for(i = 0; i < count; i++)
 8001f88:	429c      	cmp	r4, r3
 8001f8a:	d309      	bcc.n	8001fa0 <ssd1306_I2C_WriteMulti+0x24>
		dt[i+1] = data[i];
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001f8c:	b281      	uxth	r1, r0
 8001f8e:	200a      	movs	r0, #10
 8001f90:	3301      	adds	r3, #1
 8001f92:	9000      	str	r0, [sp, #0]
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	4805      	ldr	r0, [pc, #20]	; (8001fac <ssd1306_I2C_WriteMulti+0x30>)
 8001f98:	f001 f8d4 	bl	8003144 <HAL_I2C_Master_Transmit>
}
 8001f9c:	b042      	add	sp, #264	; 0x108
 8001f9e:	bd70      	pop	{r4, r5, r6, pc}
		dt[i+1] = data[i];
 8001fa0:	5d2e      	ldrb	r6, [r5, r4]
 8001fa2:	1911      	adds	r1, r2, r4
	for(i = 0; i < count; i++)
 8001fa4:	3401      	adds	r4, #1
		dt[i+1] = data[i];
 8001fa6:	704e      	strb	r6, [r1, #1]
	for(i = 0; i < count; i++)
 8001fa8:	b2e4      	uxtb	r4, r4
 8001faa:	e7ed      	b.n	8001f88 <ssd1306_I2C_WriteMulti+0xc>
 8001fac:	200004e0 	.word	0x200004e0

08001fb0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001fb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t dt[2];
	dt[0] = reg;
 8001fb2:	466b      	mov	r3, sp
 8001fb4:	7319      	strb	r1, [r3, #12]
	dt[1] = data;
 8001fb6:	735a      	strb	r2, [r3, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001fb8:	230a      	movs	r3, #10
 8001fba:	0001      	movs	r1, r0
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	aa03      	add	r2, sp, #12
 8001fc0:	3b08      	subs	r3, #8
 8001fc2:	4802      	ldr	r0, [pc, #8]	; (8001fcc <ssd1306_I2C_Write+0x1c>)
 8001fc4:	f001 f8be 	bl	8003144 <HAL_I2C_Master_Transmit>
}
 8001fc8:	b005      	add	sp, #20
 8001fca:	bd00      	pop	{pc}
 8001fcc:	200004e0 	.word	0x200004e0

08001fd0 <SSD1306_UpdateScreen>:
void SSD1306_UpdateScreen(void) {
 8001fd0:	b570      	push	{r4, r5, r6, lr}
 8001fd2:	24b0      	movs	r4, #176	; 0xb0
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001fd4:	2578      	movs	r5, #120	; 0x78
 8001fd6:	4e0e      	ldr	r6, [pc, #56]	; (8002010 <SSD1306_UpdateScreen+0x40>)
 8001fd8:	0022      	movs	r2, r4
 8001fda:	2100      	movs	r1, #0
 8001fdc:	0028      	movs	r0, r5
 8001fde:	f7ff ffe7 	bl	8001fb0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	0028      	movs	r0, r5
 8001fe6:	0011      	movs	r1, r2
 8001fe8:	f7ff ffe2 	bl	8001fb0 <ssd1306_I2C_Write>
	for (m = 0; m < 8; m++) {
 8001fec:	3401      	adds	r4, #1
		SSD1306_WRITECOMMAND(0x10);
 8001fee:	2210      	movs	r2, #16
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	0028      	movs	r0, r5
 8001ff4:	f7ff ffdc 	bl	8001fb0 <ssd1306_I2C_Write>
	for (m = 0; m < 8; m++) {
 8001ff8:	b2e4      	uxtb	r4, r4
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001ffa:	0032      	movs	r2, r6
 8001ffc:	2380      	movs	r3, #128	; 0x80
 8001ffe:	2140      	movs	r1, #64	; 0x40
 8002000:	0028      	movs	r0, r5
 8002002:	f7ff ffbb 	bl	8001f7c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002006:	3680      	adds	r6, #128	; 0x80
 8002008:	2cb8      	cmp	r4, #184	; 0xb8
 800200a:	d1e5      	bne.n	8001fd8 <SSD1306_UpdateScreen+0x8>
}
 800200c:	bd70      	pop	{r4, r5, r6, pc}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	20000890 	.word	0x20000890

08002014 <SSD1306_Clear>:
{
 8002014:	b510      	push	{r4, lr}
	SSD1306_Fill (0);
 8002016:	2000      	movs	r0, #0
 8002018:	f7ff fe62 	bl	8001ce0 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 800201c:	f7ff ffd8 	bl	8001fd0 <SSD1306_UpdateScreen>
}
 8002020:	bd10      	pop	{r4, pc}
	...

08002024 <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 8002024:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002026:	2201      	movs	r2, #1
 8002028:	2178      	movs	r1, #120	; 0x78
 800202a:	4b52      	ldr	r3, [pc, #328]	; (8002174 <SSD1306_Init+0x150>)
 800202c:	4852      	ldr	r0, [pc, #328]	; (8002178 <SSD1306_Init+0x154>)
 800202e:	f001 f9ad 	bl	800338c <HAL_I2C_IsDeviceReady>
		return 0;
 8002032:	2400      	movs	r4, #0
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002034:	42a0      	cmp	r0, r4
 8002036:	d000      	beq.n	800203a <SSD1306_Init+0x16>
 8002038:	e09a      	b.n	8002170 <SSD1306_Init+0x14c>
	SSD1306_WRITECOMMAND(0xAE); //display off
 800203a:	0021      	movs	r1, r4
 800203c:	22ae      	movs	r2, #174	; 0xae
 800203e:	2078      	movs	r0, #120	; 0x78
 8002040:	f7ff ffb6 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002044:	0021      	movs	r1, r4
 8002046:	2220      	movs	r2, #32
 8002048:	2078      	movs	r0, #120	; 0x78
 800204a:	f7ff ffb1 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800204e:	0021      	movs	r1, r4
 8002050:	2210      	movs	r2, #16
 8002052:	2078      	movs	r0, #120	; 0x78
 8002054:	f7ff ffac 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002058:	0021      	movs	r1, r4
 800205a:	22b0      	movs	r2, #176	; 0xb0
 800205c:	2078      	movs	r0, #120	; 0x78
 800205e:	f7ff ffa7 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002062:	0021      	movs	r1, r4
 8002064:	22c8      	movs	r2, #200	; 0xc8
 8002066:	2078      	movs	r0, #120	; 0x78
 8002068:	f7ff ffa2 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800206c:	0022      	movs	r2, r4
 800206e:	0021      	movs	r1, r4
 8002070:	2078      	movs	r0, #120	; 0x78
 8002072:	f7ff ff9d 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002076:	0021      	movs	r1, r4
 8002078:	2210      	movs	r2, #16
 800207a:	2078      	movs	r0, #120	; 0x78
 800207c:	f7ff ff98 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002080:	0021      	movs	r1, r4
 8002082:	2240      	movs	r2, #64	; 0x40
 8002084:	2078      	movs	r0, #120	; 0x78
 8002086:	f7ff ff93 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800208a:	0021      	movs	r1, r4
 800208c:	2281      	movs	r2, #129	; 0x81
 800208e:	2078      	movs	r0, #120	; 0x78
 8002090:	f7ff ff8e 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002094:	0021      	movs	r1, r4
 8002096:	22ff      	movs	r2, #255	; 0xff
 8002098:	2078      	movs	r0, #120	; 0x78
 800209a:	f7ff ff89 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800209e:	0021      	movs	r1, r4
 80020a0:	22a1      	movs	r2, #161	; 0xa1
 80020a2:	2078      	movs	r0, #120	; 0x78
 80020a4:	f7ff ff84 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80020a8:	0021      	movs	r1, r4
 80020aa:	22a6      	movs	r2, #166	; 0xa6
 80020ac:	2078      	movs	r0, #120	; 0x78
 80020ae:	f7ff ff7f 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80020b2:	0021      	movs	r1, r4
 80020b4:	22a8      	movs	r2, #168	; 0xa8
 80020b6:	2078      	movs	r0, #120	; 0x78
 80020b8:	f7ff ff7a 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80020bc:	0021      	movs	r1, r4
 80020be:	223f      	movs	r2, #63	; 0x3f
 80020c0:	2078      	movs	r0, #120	; 0x78
 80020c2:	f7ff ff75 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80020c6:	0021      	movs	r1, r4
 80020c8:	22a4      	movs	r2, #164	; 0xa4
 80020ca:	2078      	movs	r0, #120	; 0x78
 80020cc:	f7ff ff70 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80020d0:	0021      	movs	r1, r4
 80020d2:	22d3      	movs	r2, #211	; 0xd3
 80020d4:	2078      	movs	r0, #120	; 0x78
 80020d6:	f7ff ff6b 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80020da:	0022      	movs	r2, r4
 80020dc:	0021      	movs	r1, r4
 80020de:	2078      	movs	r0, #120	; 0x78
 80020e0:	f7ff ff66 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80020e4:	0021      	movs	r1, r4
 80020e6:	22d5      	movs	r2, #213	; 0xd5
 80020e8:	2078      	movs	r0, #120	; 0x78
 80020ea:	f7ff ff61 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80020ee:	0021      	movs	r1, r4
 80020f0:	22f0      	movs	r2, #240	; 0xf0
 80020f2:	2078      	movs	r0, #120	; 0x78
 80020f4:	f7ff ff5c 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80020f8:	0021      	movs	r1, r4
 80020fa:	22d9      	movs	r2, #217	; 0xd9
 80020fc:	2078      	movs	r0, #120	; 0x78
 80020fe:	f7ff ff57 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002102:	0021      	movs	r1, r4
 8002104:	2222      	movs	r2, #34	; 0x22
 8002106:	2078      	movs	r0, #120	; 0x78
 8002108:	f7ff ff52 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800210c:	0021      	movs	r1, r4
 800210e:	22da      	movs	r2, #218	; 0xda
 8002110:	2078      	movs	r0, #120	; 0x78
 8002112:	f7ff ff4d 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002116:	0021      	movs	r1, r4
 8002118:	2212      	movs	r2, #18
 800211a:	2078      	movs	r0, #120	; 0x78
 800211c:	f7ff ff48 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002120:	0021      	movs	r1, r4
 8002122:	22db      	movs	r2, #219	; 0xdb
 8002124:	2078      	movs	r0, #120	; 0x78
 8002126:	f7ff ff43 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800212a:	0021      	movs	r1, r4
 800212c:	2220      	movs	r2, #32
 800212e:	2078      	movs	r0, #120	; 0x78
 8002130:	f7ff ff3e 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002134:	0021      	movs	r1, r4
 8002136:	228d      	movs	r2, #141	; 0x8d
 8002138:	2078      	movs	r0, #120	; 0x78
 800213a:	f7ff ff39 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800213e:	0021      	movs	r1, r4
 8002140:	2214      	movs	r2, #20
 8002142:	2078      	movs	r0, #120	; 0x78
 8002144:	f7ff ff34 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002148:	0021      	movs	r1, r4
 800214a:	22af      	movs	r2, #175	; 0xaf
 800214c:	2078      	movs	r0, #120	; 0x78
 800214e:	f7ff ff2f 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002152:	0021      	movs	r1, r4
 8002154:	222e      	movs	r2, #46	; 0x2e
 8002156:	2078      	movs	r0, #120	; 0x78
 8002158:	f7ff ff2a 	bl	8001fb0 <ssd1306_I2C_Write>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800215c:	0020      	movs	r0, r4
 800215e:	f7ff fdbf 	bl	8001ce0 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8002162:	f7ff ff35 	bl	8001fd0 <SSD1306_UpdateScreen>
	SSD1306.CurrentX = 0;
 8002166:	4b05      	ldr	r3, [pc, #20]	; (800217c <SSD1306_Init+0x158>)
 8002168:	801c      	strh	r4, [r3, #0]
	SSD1306.CurrentY = 0;
 800216a:	805c      	strh	r4, [r3, #2]
	SSD1306.Initialized = 1;
 800216c:	3401      	adds	r4, #1
 800216e:	715c      	strb	r4, [r3, #5]
}
 8002170:	0020      	movs	r0, r4
 8002172:	bd10      	pop	{r4, pc}
 8002174:	00004e20 	.word	0x00004e20
 8002178:	200004e0 	.word	0x200004e0
 800217c:	2000088a 	.word	0x2000088a

08002180 <eepWriteData>:
 */
#include "stm32l0xx_EEPROM.h"
#include "stm32l052xx.h"

void eepWriteData(uint16_t addr, uint8_t inData)
{
 8002180:	b570      	push	{r4, r5, r6, lr}
 8002182:	000d      	movs	r5, r1
 8002184:	0004      	movs	r4, r0
	HAL_FLASHEx_DATAEEPROM_Unlock();
 8002186:	f000 fd4f 	bl	8002c28 <HAL_FLASHEx_DATAEEPROM_Unlock>
	HAL_FLASHEx_DATAEEPROM_Program(TYPEPROGRAMDATA_BYTE,(DATA_EEPROM_BASE+addr),inData);
 800218a:	4b04      	ldr	r3, [pc, #16]	; (800219c <eepWriteData+0x1c>)
 800218c:	002a      	movs	r2, r5
 800218e:	18e1      	adds	r1, r4, r3
 8002190:	2000      	movs	r0, #0
 8002192:	f000 fd6b 	bl	8002c6c <HAL_FLASHEx_DATAEEPROM_Program>
	HAL_FLASHEx_DATAEEPROM_Lock();
 8002196:	f000 fd5f 	bl	8002c58 <HAL_FLASHEx_DATAEEPROM_Lock>
}
 800219a:	bd70      	pop	{r4, r5, r6, pc}
 800219c:	08080000 	.word	0x08080000

080021a0 <eepReadData>:
uint8_t eepReadData(uint16_t addr)
{
	//return (*(__IO uint32_t *)(EEP_START_ADRESS+addr));
	return (*(__IO uint8_t*)(DATA_EEPROM_BASE+addr));
 80021a0:	4b02      	ldr	r3, [pc, #8]	; (80021ac <eepReadData+0xc>)
 80021a2:	18c0      	adds	r0, r0, r3
 80021a4:	7800      	ldrb	r0, [r0, #0]
 80021a6:	b2c0      	uxtb	r0, r0
}
 80021a8:	4770      	bx	lr
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	08080000 	.word	0x08080000

080021b0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b0:	2201      	movs	r2, #1
 80021b2:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <HAL_MspInit+0x18>)
 80021b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021b6:	430a      	orrs	r2, r1
 80021b8:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ba:	2280      	movs	r2, #128	; 0x80
 80021bc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80021be:	0552      	lsls	r2, r2, #21
 80021c0:	430a      	orrs	r2, r1
 80021c2:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021c4:	4770      	bx	lr
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	40021000 	.word	0x40021000

080021cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021cc:	b510      	push	{r4, lr}
 80021ce:	0004      	movs	r4, r0
 80021d0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d2:	2214      	movs	r2, #20
 80021d4:	2100      	movs	r1, #0
 80021d6:	a801      	add	r0, sp, #4
 80021d8:	f002 fa14 	bl	8004604 <memset>
  if(hadc->Instance==ADC1)
 80021dc:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <HAL_ADC_MspInit+0x48>)
 80021de:	6822      	ldr	r2, [r4, #0]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d115      	bne.n	8002210 <HAL_ADC_MspInit+0x44>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021e4:	2280      	movs	r2, #128	; 0x80
 80021e6:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <HAL_ADC_MspInit+0x4c>)
 80021e8:	0092      	lsls	r2, r2, #2
 80021ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = JOY_X_Pin|JOY_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ec:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021ee:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f0:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021f2:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f6:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f8:	430a      	orrs	r2, r1
 80021fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80021fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fe:	400b      	ands	r3, r1
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = JOY_X_Pin|JOY_Y_Pin;
 8002204:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002206:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = JOY_X_Pin|JOY_Y_Pin;
 8002208:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800220a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220c:	f000 fd58 	bl	8002cc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002210:	b006      	add	sp, #24
 8002212:	bd10      	pop	{r4, pc}
 8002214:	40012400 	.word	0x40012400
 8002218:	40021000 	.word	0x40021000

0800221c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800221c:	b510      	push	{r4, lr}
 800221e:	0004      	movs	r4, r0
 8002220:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002222:	2214      	movs	r2, #20
 8002224:	2100      	movs	r1, #0
 8002226:	a801      	add	r0, sp, #4
 8002228:	f002 f9ec 	bl	8004604 <memset>
  if(hi2c->Instance==I2C1)
 800222c:	4b0f      	ldr	r3, [pc, #60]	; (800226c <HAL_I2C_MspInit+0x50>)
 800222e:	6822      	ldr	r2, [r4, #0]
 8002230:	429a      	cmp	r2, r3
 8002232:	d119      	bne.n	8002268 <HAL_I2C_MspInit+0x4c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002234:	2102      	movs	r1, #2
 8002236:	4c0e      	ldr	r4, [pc, #56]	; (8002270 <HAL_I2C_MspInit+0x54>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002238:	480e      	ldr	r0, [pc, #56]	; (8002274 <HAL_I2C_MspInit+0x58>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800223a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800223c:	430a      	orrs	r2, r1
 800223e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8002240:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002242:	400b      	ands	r3, r1
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002248:	23c0      	movs	r3, #192	; 0xc0
 800224a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800224c:	3bae      	subs	r3, #174	; 0xae
 800224e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002250:	3b0f      	subs	r3, #15
 8002252:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002256:	3b02      	subs	r3, #2
 8002258:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225a:	f000 fd31 	bl	8002cc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002262:	039b      	lsls	r3, r3, #14
 8002264:	4313      	orrs	r3, r2
 8002266:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002268:	b006      	add	sp, #24
 800226a:	bd10      	pop	{r4, pc}
 800226c:	40005400 	.word	0x40005400
 8002270:	40021000 	.word	0x40021000
 8002274:	50000400 	.word	0x50000400

08002278 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002278:	b570      	push	{r4, r5, r6, lr}
 800227a:	0005      	movs	r5, r0
 800227c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800227e:	2214      	movs	r2, #20
 8002280:	2100      	movs	r1, #0
 8002282:	a801      	add	r0, sp, #4
 8002284:	f002 f9be 	bl	8004604 <memset>
  if(hspi->Instance==SPI1)
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <HAL_SPI_MspInit+0x7c>)
 800228a:	682a      	ldr	r2, [r5, #0]
 800228c:	429a      	cmp	r2, r3
 800228e:	d12f      	bne.n	80022f0 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002290:	2280      	movs	r2, #128	; 0x80

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002292:	2601      	movs	r6, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002294:	4b18      	ldr	r3, [pc, #96]	; (80022f8 <HAL_SPI_MspInit+0x80>)
 8002296:	0152      	lsls	r2, r2, #5
 8002298:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229a:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 800229c:	430a      	orrs	r2, r1
 800229e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a4:	4332      	orrs	r2, r6
 80022a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80022a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022aa:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ac:	4033      	ands	r3, r6
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80022b2:	23a0      	movs	r3, #160	; 0xa0
 80022b4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b6:	3b9e      	subs	r3, #158	; 0x9e
 80022b8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ba:	199b      	adds	r3, r3, r6
 80022bc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022be:	f000 fcff 	bl	8002cc0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80022c2:	4c0e      	ldr	r4, [pc, #56]	; (80022fc <HAL_SPI_MspInit+0x84>)
 80022c4:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <HAL_SPI_MspInit+0x88>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022c6:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80022c8:	6023      	str	r3, [r4, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022ca:	2310      	movs	r3, #16
 80022cc:	60a3      	str	r3, [r4, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ce:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80022d0:	0020      	movs	r0, r4
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80022d2:	6066      	str	r6, [r4, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d4:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022d6:	6122      	str	r2, [r4, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022d8:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022da:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80022dc:	61e3      	str	r3, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022de:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80022e0:	f000 fb42 	bl	8002968 <HAL_DMA_Init>
 80022e4:	2800      	cmp	r0, #0
 80022e6:	d001      	beq.n	80022ec <HAL_SPI_MspInit+0x74>
    {
      Error_Handler();
 80022e8:	f7ff fcf8 	bl	8001cdc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80022ec:	64ac      	str	r4, [r5, #72]	; 0x48
 80022ee:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80022f0:	b006      	add	sp, #24
 80022f2:	bd70      	pop	{r4, r5, r6, pc}
 80022f4:	40013000 	.word	0x40013000
 80022f8:	40021000 	.word	0x40021000
 80022fc:	20000498 	.word	0x20000498
 8002300:	40020030 	.word	0x40020030

08002304 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	6802      	ldr	r2, [r0, #0]
 8002308:	05db      	lsls	r3, r3, #23
 800230a:	429a      	cmp	r2, r3
 800230c:	d104      	bne.n	8002318 <HAL_TIM_Base_MspInit+0x14>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800230e:	2301      	movs	r3, #1
 8002310:	4a02      	ldr	r2, [pc, #8]	; (800231c <HAL_TIM_Base_MspInit+0x18>)
 8002312:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002314:	430b      	orrs	r3, r1
 8002316:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002318:	4770      	bx	lr
 800231a:	46c0      	nop			; (mov r8, r8)
 800231c:	40021000 	.word	0x40021000

08002320 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002320:	e7fe      	b.n	8002320 <NMI_Handler>

08002322 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002322:	e7fe      	b.n	8002322 <HardFault_Handler>

08002324 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002324:	4770      	bx	lr

08002326 <PendSV_Handler>:
 8002326:	4770      	bx	lr

08002328 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002328:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800232a:	f000 f895 	bl	8002458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800232e:	bd10      	pop	{r4, pc}

08002330 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002330:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002332:	4802      	ldr	r0, [pc, #8]	; (800233c <DMA1_Channel2_3_IRQHandler+0xc>)
 8002334:	f000 fb9c 	bl	8002a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002338:	bd10      	pop	{r4, pc}
 800233a:	46c0      	nop			; (mov r8, r8)
 800233c:	20000498 	.word	0x20000498

08002340 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002340:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002342:	4802      	ldr	r0, [pc, #8]	; (800234c <TIM2_IRQHandler+0xc>)
 8002344:	f002 f850 	bl	80043e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002348:	bd10      	pop	{r4, pc}
 800234a:	46c0      	nop			; (mov r8, r8)
 800234c:	20000584 	.word	0x20000584

08002350 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002350:	4a0b      	ldr	r2, [pc, #44]	; (8002380 <_sbrk+0x30>)
 8002352:	490c      	ldr	r1, [pc, #48]	; (8002384 <_sbrk+0x34>)
{
 8002354:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002356:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002358:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <_sbrk+0x38>)
{
 800235a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800235c:	6810      	ldr	r0, [r2, #0]
 800235e:	2800      	cmp	r0, #0
 8002360:	d101      	bne.n	8002366 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8002362:	480a      	ldr	r0, [pc, #40]	; (800238c <_sbrk+0x3c>)
 8002364:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002366:	6810      	ldr	r0, [r2, #0]
 8002368:	18c3      	adds	r3, r0, r3
 800236a:	428b      	cmp	r3, r1
 800236c:	d906      	bls.n	800237c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 800236e:	f002 f8f9 	bl	8004564 <__errno>
 8002372:	230c      	movs	r3, #12
 8002374:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002376:	2001      	movs	r0, #1
 8002378:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800237a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800237c:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800237e:	e7fc      	b.n	800237a <_sbrk+0x2a>
 8002380:	00000400 	.word	0x00000400
 8002384:	20002000 	.word	0x20002000
 8002388:	20000c90 	.word	0x20000c90
 800238c:	20000cc0 	.word	0x20000cc0

08002390 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002390:	4770      	bx	lr
	...

08002394 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002394:	480d      	ldr	r0, [pc, #52]	; (80023cc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002396:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002398:	480d      	ldr	r0, [pc, #52]	; (80023d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800239a:	490e      	ldr	r1, [pc, #56]	; (80023d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800239c:	4a0e      	ldr	r2, [pc, #56]	; (80023d8 <LoopForever+0xe>)
  movs r3, #0
 800239e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023a0:	e002      	b.n	80023a8 <LoopCopyDataInit>

080023a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a6:	3304      	adds	r3, #4

080023a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023ac:	d3f9      	bcc.n	80023a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ae:	4a0b      	ldr	r2, [pc, #44]	; (80023dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80023b0:	4c0b      	ldr	r4, [pc, #44]	; (80023e0 <LoopForever+0x16>)
  movs r3, #0
 80023b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b4:	e001      	b.n	80023ba <LoopFillZerobss>

080023b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b8:	3204      	adds	r2, #4

080023ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023bc:	d3fb      	bcc.n	80023b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80023be:	f7ff ffe7 	bl	8002390 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023c2:	f002 f8d5 	bl	8004570 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023c6:	f7ff fae1 	bl	800198c <main>

080023ca <LoopForever>:

LoopForever:
    b LoopForever
 80023ca:	e7fe      	b.n	80023ca <LoopForever>
   ldr   r0, =_estack
 80023cc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80023d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d4:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 80023d8:	08005b18 	.word	0x08005b18
  ldr r2, =_sbss
 80023dc:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 80023e0:	20000cc0 	.word	0x20000cc0

080023e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e4:	e7fe      	b.n	80023e4 <ADC1_COMP_IRQHandler>
	...

080023e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e8:	b570      	push	{r4, r5, r6, lr}
 80023ea:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023ec:	20fa      	movs	r0, #250	; 0xfa
 80023ee:	4b0d      	ldr	r3, [pc, #52]	; (8002424 <HAL_InitTick+0x3c>)
 80023f0:	0080      	lsls	r0, r0, #2
 80023f2:	7819      	ldrb	r1, [r3, #0]
 80023f4:	f7fd fe9c 	bl	8000130 <__udivsi3>
 80023f8:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <HAL_InitTick+0x40>)
 80023fa:	0001      	movs	r1, r0
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	f7fd fe97 	bl	8000130 <__udivsi3>
 8002402:	f000 fa97 	bl	8002934 <HAL_SYSTICK_Config>
 8002406:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002408:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800240a:	2c00      	cmp	r4, #0
 800240c:	d109      	bne.n	8002422 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800240e:	2d03      	cmp	r5, #3
 8002410:	d807      	bhi.n	8002422 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002412:	3802      	subs	r0, #2
 8002414:	0022      	movs	r2, r4
 8002416:	0029      	movs	r1, r5
 8002418:	f000 fa56 	bl	80028c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800241c:	0020      	movs	r0, r4
 800241e:	4b03      	ldr	r3, [pc, #12]	; (800242c <HAL_InitTick+0x44>)
 8002420:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002422:	bd70      	pop	{r4, r5, r6, pc}
 8002424:	20000044 	.word	0x20000044
 8002428:	20000040 	.word	0x20000040
 800242c:	20000048 	.word	0x20000048

08002430 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002430:	2340      	movs	r3, #64	; 0x40
 8002432:	4a08      	ldr	r2, [pc, #32]	; (8002454 <HAL_Init+0x24>)
{
 8002434:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002436:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002438:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800243a:	430b      	orrs	r3, r1
 800243c:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800243e:	f7ff ffd3 	bl	80023e8 <HAL_InitTick>
 8002442:	1e04      	subs	r4, r0, #0
 8002444:	d103      	bne.n	800244e <HAL_Init+0x1e>
    HAL_MspInit();
 8002446:	f7ff feb3 	bl	80021b0 <HAL_MspInit>
}
 800244a:	0020      	movs	r0, r4
 800244c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800244e:	2401      	movs	r4, #1
 8002450:	e7fb      	b.n	800244a <HAL_Init+0x1a>
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	40022000 	.word	0x40022000

08002458 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002458:	4a03      	ldr	r2, [pc, #12]	; (8002468 <HAL_IncTick+0x10>)
 800245a:	4b04      	ldr	r3, [pc, #16]	; (800246c <HAL_IncTick+0x14>)
 800245c:	6811      	ldr	r1, [r2, #0]
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	185b      	adds	r3, r3, r1
 8002462:	6013      	str	r3, [r2, #0]
}
 8002464:	4770      	bx	lr
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	20000c94 	.word	0x20000c94
 800246c:	20000044 	.word	0x20000044

08002470 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002470:	4b01      	ldr	r3, [pc, #4]	; (8002478 <HAL_GetTick+0x8>)
 8002472:	6818      	ldr	r0, [r3, #0]
}
 8002474:	4770      	bx	lr
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	20000c94 	.word	0x20000c94

0800247c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800247c:	b570      	push	{r4, r5, r6, lr}
 800247e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002480:	f7ff fff6 	bl	8002470 <HAL_GetTick>
 8002484:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002486:	1c63      	adds	r3, r4, #1
 8002488:	d002      	beq.n	8002490 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800248a:	4b04      	ldr	r3, [pc, #16]	; (800249c <HAL_Delay+0x20>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002490:	f7ff ffee 	bl	8002470 <HAL_GetTick>
 8002494:	1b40      	subs	r0, r0, r5
 8002496:	42a0      	cmp	r0, r4
 8002498:	d3fa      	bcc.n	8002490 <HAL_Delay+0x14>
  {
  }
}
 800249a:	bd70      	pop	{r4, r5, r6, pc}
 800249c:	20000044 	.word	0x20000044

080024a0 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80024a0:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <ADC_DelayMicroSecond+0x24>)
{
 80024a2:	b513      	push	{r0, r1, r4, lr}
 80024a4:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80024a6:	4908      	ldr	r1, [pc, #32]	; (80024c8 <ADC_DelayMicroSecond+0x28>)
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	f7fd fe41 	bl	8000130 <__udivsi3>
 80024ae:	4344      	muls	r4, r0
 80024b0:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 80024b2:	9b01      	ldr	r3, [sp, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d100      	bne.n	80024ba <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 80024b8:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 80024ba:	9b01      	ldr	r3, [sp, #4]
 80024bc:	3b01      	subs	r3, #1
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	e7f7      	b.n	80024b2 <ADC_DelayMicroSecond+0x12>
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	20000040 	.word	0x20000040
 80024c8:	000f4240 	.word	0x000f4240

080024cc <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024cc:	2103      	movs	r1, #3
 80024ce:	6803      	ldr	r3, [r0, #0]
{
 80024d0:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024d2:	689a      	ldr	r2, [r3, #8]
{
 80024d4:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024d6:	400a      	ands	r2, r1
 80024d8:	2a01      	cmp	r2, #1
 80024da:	d104      	bne.n	80024e6 <ADC_Enable+0x1a>
 80024dc:	6819      	ldr	r1, [r3, #0]
 80024de:	4211      	tst	r1, r2
 80024e0:	d001      	beq.n	80024e6 <ADC_Enable+0x1a>
  return HAL_OK;
 80024e2:	2000      	movs	r0, #0
}
 80024e4:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80024e6:	6899      	ldr	r1, [r3, #8]
 80024e8:	4a15      	ldr	r2, [pc, #84]	; (8002540 <ADC_Enable+0x74>)
 80024ea:	4211      	tst	r1, r2
 80024ec:	d008      	beq.n	8002500 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ee:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f0:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80024f4:	4313      	orrs	r3, r2
 80024f6:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80024fa:	4303      	orrs	r3, r0
 80024fc:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 80024fe:	e7f1      	b.n	80024e4 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8002500:	2501      	movs	r5, #1
 8002502:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002504:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 8002506:	432a      	orrs	r2, r5
 8002508:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800250a:	f7ff ffc9 	bl	80024a0 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 800250e:	f7ff ffaf 	bl	8002470 <HAL_GetTick>
 8002512:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002514:	6823      	ldr	r3, [r4, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	422b      	tst	r3, r5
 800251a:	d1e2      	bne.n	80024e2 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800251c:	f7ff ffa8 	bl	8002470 <HAL_GetTick>
 8002520:	1b80      	subs	r0, r0, r6
 8002522:	280a      	cmp	r0, #10
 8002524:	d9f6      	bls.n	8002514 <ADC_Enable+0x48>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002526:	6823      	ldr	r3, [r4, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	422b      	tst	r3, r5
 800252c:	d1f2      	bne.n	8002514 <ADC_Enable+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800252e:	2310      	movs	r3, #16
 8002530:	6d62      	ldr	r2, [r4, #84]	; 0x54
          return HAL_ERROR;
 8002532:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002534:	4313      	orrs	r3, r2
 8002536:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002538:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800253a:	431d      	orrs	r5, r3
 800253c:	65a5      	str	r5, [r4, #88]	; 0x58
          return HAL_ERROR;
 800253e:	e7d1      	b.n	80024e4 <ADC_Enable+0x18>
 8002540:	80000017 	.word	0x80000017

08002544 <HAL_ADC_Init>:
{
 8002544:	b570      	push	{r4, r5, r6, lr}
 8002546:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002548:	2001      	movs	r0, #1
  if(hadc == NULL)
 800254a:	2c00      	cmp	r4, #0
 800254c:	d01b      	beq.n	8002586 <HAL_ADC_Init+0x42>
  if(hadc->State == HAL_ADC_STATE_RESET)
 800254e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002550:	2b00      	cmp	r3, #0
 8002552:	d106      	bne.n	8002562 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8002554:	0022      	movs	r2, r4
 8002556:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8002558:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 800255a:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 800255c:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800255e:	f7ff fe35 	bl	80021cc <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002562:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002564:	06db      	lsls	r3, r3, #27
 8002566:	d406      	bmi.n	8002576 <HAL_ADC_Init+0x32>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	2204      	movs	r2, #4
 800256c:	6899      	ldr	r1, [r3, #8]
 800256e:	0008      	movs	r0, r1
 8002570:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8002572:	4211      	tst	r1, r2
 8002574:	d008      	beq.n	8002588 <HAL_ADC_Init+0x44>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002576:	2310      	movs	r3, #16
 8002578:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 800257a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800257c:	4313      	orrs	r3, r2
 800257e:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8002580:	2300      	movs	r3, #0
 8002582:	3450      	adds	r4, #80	; 0x50
 8002584:	7023      	strb	r3, [r4, #0]
}
 8002586:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 8002588:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800258a:	4955      	ldr	r1, [pc, #340]	; (80026e0 <HAL_ADC_Init+0x19c>)
 800258c:	4011      	ands	r1, r2
 800258e:	2202      	movs	r2, #2
 8002590:	430a      	orrs	r2, r1
 8002592:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002594:	2203      	movs	r2, #3
 8002596:	6899      	ldr	r1, [r3, #8]
 8002598:	4011      	ands	r1, r2
 800259a:	4a52      	ldr	r2, [pc, #328]	; (80026e4 <HAL_ADC_Init+0x1a0>)
 800259c:	2901      	cmp	r1, #1
 800259e:	d102      	bne.n	80025a6 <HAL_ADC_Init+0x62>
 80025a0:	681d      	ldr	r5, [r3, #0]
 80025a2:	420d      	tst	r5, r1
 80025a4:	d119      	bne.n	80025da <HAL_ADC_Init+0x96>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80025a6:	2680      	movs	r6, #128	; 0x80
 80025a8:	6861      	ldr	r1, [r4, #4]
 80025aa:	05f6      	lsls	r6, r6, #23
 80025ac:	004d      	lsls	r5, r1, #1
 80025ae:	086d      	lsrs	r5, r5, #1
 80025b0:	42b5      	cmp	r5, r6
 80025b2:	d003      	beq.n	80025bc <HAL_ADC_Init+0x78>
 80025b4:	2580      	movs	r5, #128	; 0x80
 80025b6:	062d      	lsls	r5, r5, #24
 80025b8:	42a9      	cmp	r1, r5
 80025ba:	d176      	bne.n	80026aa <HAL_ADC_Init+0x166>
 80025bc:	691d      	ldr	r5, [r3, #16]
 80025be:	00ad      	lsls	r5, r5, #2
 80025c0:	08ad      	lsrs	r5, r5, #2
 80025c2:	611d      	str	r5, [r3, #16]
 80025c4:	691d      	ldr	r5, [r3, #16]
 80025c6:	4329      	orrs	r1, r5
 80025c8:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80025ca:	2518      	movs	r5, #24
 80025cc:	68d9      	ldr	r1, [r3, #12]
 80025ce:	43a9      	bics	r1, r5
 80025d0:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80025d2:	68d9      	ldr	r1, [r3, #12]
 80025d4:	68a5      	ldr	r5, [r4, #8]
 80025d6:	4329      	orrs	r1, r5
 80025d8:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80025da:	6811      	ldr	r1, [r2, #0]
 80025dc:	4d42      	ldr	r5, [pc, #264]	; (80026e8 <HAL_ADC_Init+0x1a4>)
 80025de:	4029      	ands	r1, r5
 80025e0:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80025e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80025e4:	6815      	ldr	r5, [r2, #0]
 80025e6:	0649      	lsls	r1, r1, #25
 80025e8:	4329      	orrs	r1, r5
 80025ea:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80025ec:	2280      	movs	r2, #128	; 0x80
 80025ee:	6899      	ldr	r1, [r3, #8]
 80025f0:	0552      	lsls	r2, r2, #21
 80025f2:	4211      	tst	r1, r2
 80025f4:	d102      	bne.n	80025fc <HAL_ADC_Init+0xb8>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80025f6:	6899      	ldr	r1, [r3, #8]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80025fc:	68da      	ldr	r2, [r3, #12]
 80025fe:	493b      	ldr	r1, [pc, #236]	; (80026ec <HAL_ADC_Init+0x1a8>)
 8002600:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002602:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002604:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002606:	68dd      	ldr	r5, [r3, #12]
 8002608:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800260a:	2902      	cmp	r1, #2
 800260c:	d100      	bne.n	8002610 <HAL_ADC_Init+0xcc>
 800260e:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002610:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002612:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002614:	4332      	orrs	r2, r6
 8002616:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8002618:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800261a:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800261c:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800261e:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002620:	69e5      	ldr	r5, [r4, #28]
 8002622:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002624:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002626:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002628:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800262a:	0025      	movs	r5, r4
 800262c:	352c      	adds	r5, #44	; 0x2c
 800262e:	782d      	ldrb	r5, [r5, #0]
 8002630:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002632:	432a      	orrs	r2, r5
 8002634:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002636:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002638:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800263a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800263c:	30ff      	adds	r0, #255	; 0xff
 800263e:	4282      	cmp	r2, r0
 8002640:	d004      	beq.n	800264c <HAL_ADC_Init+0x108>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002642:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8002644:	68d8      	ldr	r0, [r3, #12]
 8002646:	432a      	orrs	r2, r5
 8002648:	4302      	orrs	r2, r0
 800264a:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800264c:	1ca2      	adds	r2, r4, #2
 800264e:	7fd2      	ldrb	r2, [r2, #31]
 8002650:	2a01      	cmp	r2, #1
 8002652:	d106      	bne.n	8002662 <HAL_ADC_Init+0x11e>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002654:	2900      	cmp	r1, #0
 8002656:	d134      	bne.n	80026c2 <HAL_ADC_Init+0x17e>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002658:	2280      	movs	r2, #128	; 0x80
 800265a:	68d9      	ldr	r1, [r3, #12]
 800265c:	0252      	lsls	r2, r2, #9
 800265e:	430a      	orrs	r2, r1
 8002660:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002662:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8002664:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 8002666:	2901      	cmp	r1, #1
 8002668:	d133      	bne.n	80026d2 <HAL_ADC_Init+0x18e>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800266a:	4821      	ldr	r0, [pc, #132]	; (80026f0 <HAL_ADC_Init+0x1ac>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800266c:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800266e:	4002      	ands	r2, r0
 8002670:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8002672:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002674:	6918      	ldr	r0, [r3, #16]
 8002676:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 8002678:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 800267a:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800267c:	4302      	orrs	r2, r0
 800267e:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8002680:	691a      	ldr	r2, [r3, #16]
 8002682:	4311      	orrs	r1, r2
 8002684:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002686:	2107      	movs	r1, #7
 8002688:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 800268a:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800268c:	438a      	bics	r2, r1
 800268e:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002690:	695a      	ldr	r2, [r3, #20]
 8002692:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002694:	430a      	orrs	r2, r1
 8002696:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8002698:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 800269a:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 800269c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800269e:	4393      	bics	r3, r2
 80026a0:	001a      	movs	r2, r3
 80026a2:	2301      	movs	r3, #1
 80026a4:	4313      	orrs	r3, r2
 80026a6:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 80026a8:	e76d      	b.n	8002586 <HAL_ADC_Init+0x42>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80026aa:	691d      	ldr	r5, [r3, #16]
 80026ac:	4e11      	ldr	r6, [pc, #68]	; (80026f4 <HAL_ADC_Init+0x1b0>)
 80026ae:	00ad      	lsls	r5, r5, #2
 80026b0:	08ad      	lsrs	r5, r5, #2
 80026b2:	611d      	str	r5, [r3, #16]
 80026b4:	6815      	ldr	r5, [r2, #0]
 80026b6:	4035      	ands	r5, r6
 80026b8:	6015      	str	r5, [r2, #0]
 80026ba:	6815      	ldr	r5, [r2, #0]
 80026bc:	4329      	orrs	r1, r5
 80026be:	6011      	str	r1, [r2, #0]
 80026c0:	e783      	b.n	80025ca <HAL_ADC_Init+0x86>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026c2:	2120      	movs	r1, #32
 80026c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80026c6:	4301      	orrs	r1, r0
 80026c8:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ca:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80026cc:	430a      	orrs	r2, r1
 80026ce:	65a2      	str	r2, [r4, #88]	; 0x58
 80026d0:	e7c7      	b.n	8002662 <HAL_ADC_Init+0x11e>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80026d2:	2101      	movs	r1, #1
 80026d4:	420a      	tst	r2, r1
 80026d6:	d0d6      	beq.n	8002686 <HAL_ADC_Init+0x142>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80026d8:	691a      	ldr	r2, [r3, #16]
 80026da:	438a      	bics	r2, r1
 80026dc:	611a      	str	r2, [r3, #16]
 80026de:	e7d2      	b.n	8002686 <HAL_ADC_Init+0x142>
 80026e0:	fffffefd 	.word	0xfffffefd
 80026e4:	40012708 	.word	0x40012708
 80026e8:	fdffffff 	.word	0xfdffffff
 80026ec:	fffe0219 	.word	0xfffe0219
 80026f0:	fffffc03 	.word	0xfffffc03
 80026f4:	ffc3ffff 	.word	0xffc3ffff

080026f8 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026f8:	6803      	ldr	r3, [r0, #0]
{
 80026fa:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026fc:	689b      	ldr	r3, [r3, #8]
{
 80026fe:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 8002700:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002702:	075b      	lsls	r3, r3, #29
 8002704:	d41a      	bmi.n	800273c <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8002706:	0025      	movs	r5, r4
 8002708:	3550      	adds	r5, #80	; 0x50
 800270a:	782b      	ldrb	r3, [r5, #0]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d015      	beq.n	800273c <HAL_ADC_Start+0x44>
 8002710:	2301      	movs	r3, #1
 8002712:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002714:	69e3      	ldr	r3, [r4, #28]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d111      	bne.n	800273e <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 800271a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800271c:	4a0b      	ldr	r2, [pc, #44]	; (800274c <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 800271e:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8002720:	401a      	ands	r2, r3
 8002722:	2380      	movs	r3, #128	; 0x80
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002728:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 800272a:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 800272c:	65a0      	str	r0, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 800272e:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002730:	6823      	ldr	r3, [r4, #0]
 8002732:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002734:	6899      	ldr	r1, [r3, #8]
 8002736:	3a18      	subs	r2, #24
 8002738:	430a      	orrs	r2, r1
 800273a:	609a      	str	r2, [r3, #8]
}
 800273c:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 800273e:	0020      	movs	r0, r4
 8002740:	f7ff fec4 	bl	80024cc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002744:	2800      	cmp	r0, #0
 8002746:	d0e8      	beq.n	800271a <HAL_ADC_Start+0x22>
 8002748:	e7f8      	b.n	800273c <HAL_ADC_Start+0x44>
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	fffff0fe 	.word	0xfffff0fe

08002750 <HAL_ADC_PollForConversion>:
{
 8002750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002752:	6945      	ldr	r5, [r0, #20]
{
 8002754:	0004      	movs	r4, r0
 8002756:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002758:	2d08      	cmp	r5, #8
 800275a:	d00d      	beq.n	8002778 <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800275c:	6803      	ldr	r3, [r0, #0]
 800275e:	2001      	movs	r0, #1
 8002760:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002762:	250c      	movs	r5, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002764:	4203      	tst	r3, r0
 8002766:	d007      	beq.n	8002778 <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002768:	2320      	movs	r3, #32
 800276a:	6d62      	ldr	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hadc);
 800276c:	3450      	adds	r4, #80	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800276e:	4313      	orrs	r3, r2
 8002770:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 8002772:	2300      	movs	r3, #0
 8002774:	7023      	strb	r3, [r4, #0]
}
 8002776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 8002778:	f7ff fe7a 	bl	8002470 <HAL_GetTick>
 800277c:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800277e:	6823      	ldr	r3, [r4, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	4215      	tst	r5, r2
 8002784:	d024      	beq.n	80027d0 <HAL_ADC_PollForConversion+0x80>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002786:	2280      	movs	r2, #128	; 0x80
 8002788:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800278a:	0092      	lsls	r2, r2, #2
 800278c:	430a      	orrs	r2, r1
 800278e:	6562      	str	r2, [r4, #84]	; 0x54
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002790:	22c0      	movs	r2, #192	; 0xc0
 8002792:	68d9      	ldr	r1, [r3, #12]
 8002794:	0112      	lsls	r2, r2, #4
 8002796:	4211      	tst	r1, r2
 8002798:	d113      	bne.n	80027c2 <HAL_ADC_PollForConversion+0x72>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800279a:	1c62      	adds	r2, r4, #1
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800279c:	7fd2      	ldrb	r2, [r2, #31]
 800279e:	2a00      	cmp	r2, #0
 80027a0:	d10f      	bne.n	80027c2 <HAL_ADC_PollForConversion+0x72>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	0712      	lsls	r2, r2, #28
 80027a6:	d50c      	bpl.n	80027c2 <HAL_ADC_PollForConversion+0x72>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	0752      	lsls	r2, r2, #29
 80027ac:	d428      	bmi.n	8002800 <HAL_ADC_PollForConversion+0xb0>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80027ae:	210c      	movs	r1, #12
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	438a      	bics	r2, r1
 80027b4:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 80027b6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80027b8:	4916      	ldr	r1, [pc, #88]	; (8002814 <HAL_ADC_PollForConversion+0xc4>)
 80027ba:	4011      	ands	r1, r2
 80027bc:	2201      	movs	r2, #1
 80027be:	430a      	orrs	r2, r1
 80027c0:	6562      	str	r2, [r4, #84]	; 0x54
  return HAL_OK;
 80027c2:	2000      	movs	r0, #0
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80027c4:	69a2      	ldr	r2, [r4, #24]
 80027c6:	4282      	cmp	r2, r0
 80027c8:	d1d5      	bne.n	8002776 <HAL_ADC_PollForConversion+0x26>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027ca:	220c      	movs	r2, #12
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	e7d2      	b.n	8002776 <HAL_ADC_PollForConversion+0x26>
    if(Timeout != HAL_MAX_DELAY)
 80027d0:	1c72      	adds	r2, r6, #1
 80027d2:	d0d5      	beq.n	8002780 <HAL_ADC_PollForConversion+0x30>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80027d4:	2e00      	cmp	r6, #0
 80027d6:	d10d      	bne.n	80027f4 <HAL_ADC_PollForConversion+0xa4>
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80027d8:	002a      	movs	r2, r5
 80027da:	6823      	ldr	r3, [r4, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	401a      	ands	r2, r3
 80027e0:	421d      	tst	r5, r3
 80027e2:	d1cc      	bne.n	800277e <HAL_ADC_PollForConversion+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027e4:	2304      	movs	r3, #4
 80027e6:	6d61      	ldr	r1, [r4, #84]	; 0x54
          __HAL_UNLOCK(hadc);
 80027e8:	3450      	adds	r4, #80	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027ea:	430b      	orrs	r3, r1
 80027ec:	6063      	str	r3, [r4, #4]
          return HAL_TIMEOUT;
 80027ee:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 80027f0:	7022      	strb	r2, [r4, #0]
          return HAL_TIMEOUT;
 80027f2:	e7c0      	b.n	8002776 <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80027f4:	f7ff fe3c 	bl	8002470 <HAL_GetTick>
 80027f8:	1bc0      	subs	r0, r0, r7
 80027fa:	42b0      	cmp	r0, r6
 80027fc:	d8ec      	bhi.n	80027d8 <HAL_ADC_PollForConversion+0x88>
 80027fe:	e7be      	b.n	800277e <HAL_ADC_PollForConversion+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002800:	2220      	movs	r2, #32
 8002802:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002804:	430a      	orrs	r2, r1
 8002806:	6562      	str	r2, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002808:	2201      	movs	r2, #1
 800280a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800280c:	430a      	orrs	r2, r1
 800280e:	65a2      	str	r2, [r4, #88]	; 0x58
 8002810:	e7d7      	b.n	80027c2 <HAL_ADC_PollForConversion+0x72>
 8002812:	46c0      	nop			; (mov r8, r8)
 8002814:	fffffefe 	.word	0xfffffefe

08002818 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8002818:	6803      	ldr	r3, [r0, #0]
 800281a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 800281c:	4770      	bx	lr
	...

08002820 <HAL_ADC_ConfigChannel>:
{
 8002820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8002822:	0004      	movs	r4, r0
 8002824:	3450      	adds	r4, #80	; 0x50
 8002826:	7822      	ldrb	r2, [r4, #0]
{
 8002828:	0003      	movs	r3, r0
 800282a:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 800282c:	2002      	movs	r0, #2
 800282e:	2a01      	cmp	r2, #1
 8002830:	d00b      	beq.n	800284a <HAL_ADC_ConfigChannel+0x2a>
 8002832:	3801      	subs	r0, #1
 8002834:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	6891      	ldr	r1, [r2, #8]
 800283a:	0749      	lsls	r1, r1, #29
 800283c:	d506      	bpl.n	800284c <HAL_ADC_ConfigChannel+0x2c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800283e:	2220      	movs	r2, #32
 8002840:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002842:	430a      	orrs	r2, r1
 8002844:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8002846:	2300      	movs	r3, #0
 8002848:	7023      	strb	r3, [r4, #0]
}
 800284a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800284c:	2380      	movs	r3, #128	; 0x80
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800284e:	6828      	ldr	r0, [r5, #0]
  if (sConfig->Rank != ADC_RANK_NONE)
 8002850:	4e19      	ldr	r6, [pc, #100]	; (80028b8 <HAL_ADC_ConfigChannel+0x98>)
 8002852:	686f      	ldr	r7, [r5, #4]
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002854:	0341      	lsls	r1, r0, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002856:	02db      	lsls	r3, r3, #11
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002858:	0b49      	lsrs	r1, r1, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800285a:	4003      	ands	r3, r0
  if (sConfig->Rank != ADC_RANK_NONE)
 800285c:	42b7      	cmp	r7, r6
 800285e:	d019      	beq.n	8002894 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002860:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8002862:	4301      	orrs	r1, r0
 8002864:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002866:	2b00      	cmp	r3, #0
 8002868:	d008      	beq.n	800287c <HAL_ADC_ConfigChannel+0x5c>
      ADC->CCR |= ADC_CCR_TSEN;   
 800286a:	2380      	movs	r3, #128	; 0x80
 800286c:	4a13      	ldr	r2, [pc, #76]	; (80028bc <HAL_ADC_ConfigChannel+0x9c>)
 800286e:	041b      	lsls	r3, r3, #16
 8002870:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002872:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 8002874:	430b      	orrs	r3, r1
 8002876:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002878:	f7ff fe12 	bl	80024a0 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800287c:	682b      	ldr	r3, [r5, #0]
 800287e:	039b      	lsls	r3, r3, #14
 8002880:	d505      	bpl.n	800288e <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	4a0d      	ldr	r2, [pc, #52]	; (80028bc <HAL_ADC_ConfigChannel+0x9c>)
 8002886:	03db      	lsls	r3, r3, #15
 8002888:	6811      	ldr	r1, [r2, #0]
 800288a:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 800288c:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 800288e:	2000      	movs	r0, #0
 8002890:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002892:	e7da      	b.n	800284a <HAL_ADC_ConfigChannel+0x2a>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002894:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8002896:	438d      	bics	r5, r1
 8002898:	6295      	str	r5, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800289a:	2b00      	cmp	r3, #0
 800289c:	d004      	beq.n	80028a8 <HAL_ADC_ConfigChannel+0x88>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800289e:	4a07      	ldr	r2, [pc, #28]	; (80028bc <HAL_ADC_ConfigChannel+0x9c>)
 80028a0:	4907      	ldr	r1, [pc, #28]	; (80028c0 <HAL_ADC_ConfigChannel+0xa0>)
 80028a2:	6813      	ldr	r3, [r2, #0]
 80028a4:	400b      	ands	r3, r1
 80028a6:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80028a8:	0383      	lsls	r3, r0, #14
 80028aa:	d5f0      	bpl.n	800288e <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80028ac:	4a03      	ldr	r2, [pc, #12]	; (80028bc <HAL_ADC_ConfigChannel+0x9c>)
 80028ae:	4905      	ldr	r1, [pc, #20]	; (80028c4 <HAL_ADC_ConfigChannel+0xa4>)
 80028b0:	6813      	ldr	r3, [r2, #0]
 80028b2:	400b      	ands	r3, r1
 80028b4:	e7ea      	b.n	800288c <HAL_ADC_ConfigChannel+0x6c>
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	00001001 	.word	0x00001001
 80028bc:	40012708 	.word	0x40012708
 80028c0:	ff7fffff 	.word	0xff7fffff
 80028c4:	ffbfffff 	.word	0xffbfffff

080028c8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c8:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028ca:	25ff      	movs	r5, #255	; 0xff
 80028cc:	2403      	movs	r4, #3
 80028ce:	002a      	movs	r2, r5
 80028d0:	4004      	ands	r4, r0
 80028d2:	00e4      	lsls	r4, r4, #3
 80028d4:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028d6:	0189      	lsls	r1, r1, #6
 80028d8:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028da:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028dc:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028de:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 80028e0:	2800      	cmp	r0, #0
 80028e2:	db0a      	blt.n	80028fa <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028e4:	24c0      	movs	r4, #192	; 0xc0
 80028e6:	4b0b      	ldr	r3, [pc, #44]	; (8002914 <HAL_NVIC_SetPriority+0x4c>)
 80028e8:	0880      	lsrs	r0, r0, #2
 80028ea:	0080      	lsls	r0, r0, #2
 80028ec:	18c0      	adds	r0, r0, r3
 80028ee:	00a4      	lsls	r4, r4, #2
 80028f0:	5903      	ldr	r3, [r0, r4]
 80028f2:	401a      	ands	r2, r3
 80028f4:	4311      	orrs	r1, r2
 80028f6:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80028f8:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028fa:	200f      	movs	r0, #15
 80028fc:	4003      	ands	r3, r0
 80028fe:	3b08      	subs	r3, #8
 8002900:	4805      	ldr	r0, [pc, #20]	; (8002918 <HAL_NVIC_SetPriority+0x50>)
 8002902:	089b      	lsrs	r3, r3, #2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	181b      	adds	r3, r3, r0
 8002908:	69d8      	ldr	r0, [r3, #28]
 800290a:	4002      	ands	r2, r0
 800290c:	4311      	orrs	r1, r2
 800290e:	61d9      	str	r1, [r3, #28]
 8002910:	e7f2      	b.n	80028f8 <HAL_NVIC_SetPriority+0x30>
 8002912:	46c0      	nop			; (mov r8, r8)
 8002914:	e000e100 	.word	0xe000e100
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800291c:	2800      	cmp	r0, #0
 800291e:	db05      	blt.n	800292c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002920:	231f      	movs	r3, #31
 8002922:	4018      	ands	r0, r3
 8002924:	3b1e      	subs	r3, #30
 8002926:	4083      	lsls	r3, r0
 8002928:	4a01      	ldr	r2, [pc, #4]	; (8002930 <HAL_NVIC_EnableIRQ+0x14>)
 800292a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800292c:	4770      	bx	lr
 800292e:	46c0      	nop			; (mov r8, r8)
 8002930:	e000e100 	.word	0xe000e100

08002934 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002934:	2280      	movs	r2, #128	; 0x80
 8002936:	1e43      	subs	r3, r0, #1
 8002938:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800293a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800293c:	4293      	cmp	r3, r2
 800293e:	d20d      	bcs.n	800295c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002940:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002942:	4a07      	ldr	r2, [pc, #28]	; (8002960 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002944:	4807      	ldr	r0, [pc, #28]	; (8002964 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002946:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002948:	6a03      	ldr	r3, [r0, #32]
 800294a:	0609      	lsls	r1, r1, #24
 800294c:	021b      	lsls	r3, r3, #8
 800294e:	0a1b      	lsrs	r3, r3, #8
 8002950:	430b      	orrs	r3, r1
 8002952:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002954:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002956:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002958:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800295c:	4770      	bx	lr
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	e000e010 	.word	0xe000e010
 8002964:	e000ed00 	.word	0xe000ed00

08002968 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800296a:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 800296c:	2001      	movs	r0, #1
  if(hdma == NULL)
 800296e:	2c00      	cmp	r4, #0
 8002970:	d035      	beq.n	80029de <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002972:	6825      	ldr	r5, [r4, #0]
 8002974:	4b1a      	ldr	r3, [pc, #104]	; (80029e0 <HAL_DMA_Init+0x78>)
 8002976:	2114      	movs	r1, #20
 8002978:	18e8      	adds	r0, r5, r3
 800297a:	f7fd fbd9 	bl	8000130 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 800297e:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002980:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8002982:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002984:	2302      	movs	r3, #2
 8002986:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002988:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 800298a:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800298c:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800298e:	4b16      	ldr	r3, [pc, #88]	; (80029e8 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002990:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002992:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8002994:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002996:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8002998:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800299a:	433b      	orrs	r3, r7
 800299c:	6967      	ldr	r7, [r4, #20]
 800299e:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029a0:	69a7      	ldr	r7, [r4, #24]
 80029a2:	433b      	orrs	r3, r7
 80029a4:	69e7      	ldr	r7, [r4, #28]
 80029a6:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a8:	6a27      	ldr	r7, [r4, #32]
 80029aa:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 80029ac:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029ae:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80029b0:	2380      	movs	r3, #128	; 0x80
 80029b2:	01db      	lsls	r3, r3, #7
 80029b4:	4299      	cmp	r1, r3
 80029b6:	d00c      	beq.n	80029d2 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80029b8:	251c      	movs	r5, #28
 80029ba:	4028      	ands	r0, r5
 80029bc:	3d0d      	subs	r5, #13
 80029be:	4085      	lsls	r5, r0
 80029c0:	490a      	ldr	r1, [pc, #40]	; (80029ec <HAL_DMA_Init+0x84>)
 80029c2:	680b      	ldr	r3, [r1, #0]
 80029c4:	43ab      	bics	r3, r5
 80029c6:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80029c8:	6863      	ldr	r3, [r4, #4]
 80029ca:	680d      	ldr	r5, [r1, #0]
 80029cc:	4083      	lsls	r3, r0
 80029ce:	432b      	orrs	r3, r5
 80029d0:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029d2:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80029d4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029d6:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029d8:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 80029da:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 80029dc:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 80029de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029e0:	bffdfff8 	.word	0xbffdfff8
 80029e4:	40020000 	.word	0x40020000
 80029e8:	ffff800f 	.word	0xffff800f
 80029ec:	400200a8 	.word	0x400200a8

080029f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029f2:	1d45      	adds	r5, r0, #5
{
 80029f4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80029f6:	7feb      	ldrb	r3, [r5, #31]
{
 80029f8:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 80029fa:	2002      	movs	r0, #2
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d029      	beq.n	8002a54 <HAL_DMA_Start_IT+0x64>
 8002a00:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8002a02:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 8002a04:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a06:	7ffb      	ldrb	r3, [r7, #31]
 8002a08:	2600      	movs	r6, #0
 8002a0a:	469c      	mov	ip, r3
 8002a0c:	4660      	mov	r0, ip
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2801      	cmp	r0, #1
 8002a12:	d12a      	bne.n	8002a6a <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a14:	3001      	adds	r0, #1
 8002a16:	77f8      	strb	r0, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a18:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a1a:	63e6      	str	r6, [r4, #60]	; 0x3c
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a1c:	6c67      	ldr	r7, [r4, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 8002a1e:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a20:	361c      	adds	r6, #28
 8002a22:	403e      	ands	r6, r7
    __HAL_DMA_DISABLE(hdma);
 8002a24:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a26:	40b3      	lsls	r3, r6
    __HAL_DMA_DISABLE(hdma);
 8002a28:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a2a:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002a2c:	606b      	str	r3, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a2e:	9b01      	ldr	r3, [sp, #4]
 8002a30:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a32:	68a3      	ldr	r3, [r4, #8]
 8002a34:	2b10      	cmp	r3, #16
 8002a36:	d10e      	bne.n	8002a56 <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a38:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a3a:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002a3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00c      	beq.n	8002a5c <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a42:	230e      	movs	r3, #14
 8002a44:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a46:	4313      	orrs	r3, r2
 8002a48:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	6802      	ldr	r2, [r0, #0]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a52:	2000      	movs	r0, #0
}
 8002a54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002a56:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002a58:	60c2      	str	r2, [r0, #12]
 8002a5a:	e7ef      	b.n	8002a3c <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	6803      	ldr	r3, [r0, #0]
 8002a60:	4393      	bics	r3, r2
 8002a62:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a64:	6802      	ldr	r2, [r0, #0]
 8002a66:	230a      	movs	r3, #10
 8002a68:	e7ed      	b.n	8002a46 <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 8002a6a:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8002a6c:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8002a6e:	e7f1      	b.n	8002a54 <HAL_DMA_Start_IT+0x64>

08002a70 <HAL_DMA_IRQHandler>:
{
 8002a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002a72:	221c      	movs	r2, #28
 8002a74:	2704      	movs	r7, #4
 8002a76:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a78:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002a7a:	4032      	ands	r2, r6
 8002a7c:	003e      	movs	r6, r7
 8002a7e:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a80:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002a82:	6803      	ldr	r3, [r0, #0]
 8002a84:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002a86:	4235      	tst	r5, r6
 8002a88:	d00d      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0x36>
 8002a8a:	423c      	tst	r4, r7
 8002a8c:	d00b      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	0692      	lsls	r2, r2, #26
 8002a92:	d402      	bmi.n	8002a9a <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	43ba      	bics	r2, r7
 8002a98:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8002a9a:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002a9c:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d019      	beq.n	8002ad6 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8002aa2:	4798      	blx	r3
  return;
 8002aa4:	e017      	b.n	8002ad6 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002aa6:	2702      	movs	r7, #2
 8002aa8:	003e      	movs	r6, r7
 8002aaa:	4096      	lsls	r6, r2
 8002aac:	4235      	tst	r5, r6
 8002aae:	d013      	beq.n	8002ad8 <HAL_DMA_IRQHandler+0x68>
 8002ab0:	423c      	tst	r4, r7
 8002ab2:	d011      	beq.n	8002ad8 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	0692      	lsls	r2, r2, #26
 8002ab8:	d406      	bmi.n	8002ac8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002aba:	240a      	movs	r4, #10
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	43a2      	bics	r2, r4
 8002ac0:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	1d83      	adds	r3, r0, #6
 8002ac6:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8002ac8:	2200      	movs	r2, #0
 8002aca:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002acc:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002ace:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8002ad0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d1e5      	bne.n	8002aa2 <HAL_DMA_IRQHandler+0x32>
}
 8002ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002ad8:	2608      	movs	r6, #8
 8002ada:	0037      	movs	r7, r6
 8002adc:	4097      	lsls	r7, r2
 8002ade:	423d      	tst	r5, r7
 8002ae0:	d0f9      	beq.n	8002ad6 <HAL_DMA_IRQHandler+0x66>
 8002ae2:	4234      	tst	r4, r6
 8002ae4:	d0f7      	beq.n	8002ad6 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ae6:	250e      	movs	r5, #14
 8002ae8:	681c      	ldr	r4, [r3, #0]
 8002aea:	43ac      	bics	r4, r5
 8002aec:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002aee:	2301      	movs	r3, #1
 8002af0:	001c      	movs	r4, r3
 8002af2:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8002af4:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002af6:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002af8:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002afa:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8002afc:	2200      	movs	r2, #0
 8002afe:	1d43      	adds	r3, r0, #5
 8002b00:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8002b02:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002b04:	e7e5      	b.n	8002ad2 <HAL_DMA_IRQHandler+0x62>
	...

08002b08 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002b08:	4a28      	ldr	r2, [pc, #160]	; (8002bac <FLASH_SetErrorCode+0xa4>)
 8002b0a:	2180      	movs	r1, #128	; 0x80
 8002b0c:	6990      	ldr	r0, [r2, #24]
 8002b0e:	0049      	lsls	r1, r1, #1
 8002b10:	0003      	movs	r3, r0
{
 8002b12:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002b14:	400b      	ands	r3, r1
 8002b16:	4208      	tst	r0, r1
 8002b18:	d005      	beq.n	8002b26 <FLASH_SetErrorCode+0x1e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	4824      	ldr	r0, [pc, #144]	; (8002bb0 <FLASH_SetErrorCode+0xa8>)
 8002b1e:	6944      	ldr	r4, [r0, #20]
 8002b20:	4323      	orrs	r3, r4
 8002b22:	6143      	str	r3, [r0, #20]
    flags |= FLASH_FLAG_WRPERR;
 8002b24:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8002b26:	2080      	movs	r0, #128	; 0x80
 8002b28:	6991      	ldr	r1, [r2, #24]
 8002b2a:	0080      	lsls	r0, r0, #2
 8002b2c:	4201      	tst	r1, r0
 8002b2e:	d005      	beq.n	8002b3c <FLASH_SetErrorCode+0x34>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002b30:	2101      	movs	r1, #1
 8002b32:	4c1f      	ldr	r4, [pc, #124]	; (8002bb0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_PGAERR;
 8002b34:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002b36:	6965      	ldr	r5, [r4, #20]
 8002b38:	4329      	orrs	r1, r5
 8002b3a:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8002b3c:	2080      	movs	r0, #128	; 0x80
 8002b3e:	6991      	ldr	r1, [r2, #24]
 8002b40:	00c0      	lsls	r0, r0, #3
 8002b42:	4201      	tst	r1, r0
 8002b44:	d005      	beq.n	8002b52 <FLASH_SetErrorCode+0x4a>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8002b46:	2108      	movs	r1, #8
 8002b48:	4c19      	ldr	r4, [pc, #100]	; (8002bb0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_SIZERR;
 8002b4a:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8002b4c:	6965      	ldr	r5, [r4, #20]
 8002b4e:	4329      	orrs	r1, r5
 8002b50:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002b52:	2080      	movs	r0, #128	; 0x80
 8002b54:	6991      	ldr	r1, [r2, #24]
 8002b56:	0100      	lsls	r0, r0, #4
 8002b58:	4201      	tst	r1, r0
 8002b5a:	d005      	beq.n	8002b68 <FLASH_SetErrorCode+0x60>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002b5c:	2104      	movs	r1, #4
 8002b5e:	4c14      	ldr	r4, [pc, #80]	; (8002bb0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_OPTVERR;
 8002b60:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002b62:	6965      	ldr	r5, [r4, #20]
 8002b64:	4329      	orrs	r1, r5
 8002b66:	6161      	str	r1, [r4, #20]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8002b68:	2080      	movs	r0, #128	; 0x80
 8002b6a:	6991      	ldr	r1, [r2, #24]
 8002b6c:	0180      	lsls	r0, r0, #6
 8002b6e:	4201      	tst	r1, r0
 8002b70:	d005      	beq.n	8002b7e <FLASH_SetErrorCode+0x76>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002b72:	2110      	movs	r1, #16
 8002b74:	4c0e      	ldr	r4, [pc, #56]	; (8002bb0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_RDERR;
 8002b76:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002b78:	6965      	ldr	r5, [r4, #20]
 8002b7a:	4329      	orrs	r1, r5
 8002b7c:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 8002b7e:	6991      	ldr	r1, [r2, #24]
 8002b80:	0389      	lsls	r1, r1, #14
 8002b82:	d505      	bpl.n	8002b90 <FLASH_SetErrorCode+0x88>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8002b84:	2020      	movs	r0, #32
 8002b86:	4c0a      	ldr	r4, [pc, #40]	; (8002bb0 <FLASH_SetErrorCode+0xa8>)
    flags |= HAL_FLASH_ERROR_FWWERR;
 8002b88:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8002b8a:	6961      	ldr	r1, [r4, #20]
 8002b8c:	4301      	orrs	r1, r0
 8002b8e:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8002b90:	2080      	movs	r0, #128	; 0x80
 8002b92:	6991      	ldr	r1, [r2, #24]
 8002b94:	0240      	lsls	r0, r0, #9
 8002b96:	4201      	tst	r1, r0
 8002b98:	d005      	beq.n	8002ba6 <FLASH_SetErrorCode+0x9e>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8002b9a:	2140      	movs	r1, #64	; 0x40
 8002b9c:	4c04      	ldr	r4, [pc, #16]	; (8002bb0 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_NOTZEROERR;
 8002b9e:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8002ba0:	6965      	ldr	r5, [r4, #20]
 8002ba2:	4329      	orrs	r1, r5
 8002ba4:	6161      	str	r1, [r4, #20]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002ba6:	6193      	str	r3, [r2, #24]
}  
 8002ba8:	bd30      	pop	{r4, r5, pc}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	40022000 	.word	0x40022000
 8002bb0:	20000c98 	.word	0x20000c98

08002bb4 <FLASH_WaitForLastOperation>:
{
 8002bb4:	b570      	push	{r4, r5, r6, lr}
 8002bb6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002bb8:	f7ff fc5a 	bl	8002470 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002bbc:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8002bbe:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002bc0:	4b18      	ldr	r3, [pc, #96]	; (8002c24 <FLASH_WaitForLastOperation+0x70>)
 8002bc2:	699a      	ldr	r2, [r3, #24]
 8002bc4:	4232      	tst	r2, r6
 8002bc6:	d121      	bne.n	8002c0c <FLASH_WaitForLastOperation+0x58>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002bc8:	2202      	movs	r2, #2
 8002bca:	6999      	ldr	r1, [r3, #24]
 8002bcc:	4211      	tst	r1, r2
 8002bce:	d000      	beq.n	8002bd2 <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002bd0:	619a      	str	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002bd2:	699a      	ldr	r2, [r3, #24]
 8002bd4:	05d2      	lsls	r2, r2, #23
 8002bd6:	d415      	bmi.n	8002c04 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002bd8:	699a      	ldr	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8002bda:	0592      	lsls	r2, r2, #22
 8002bdc:	d412      	bmi.n	8002c04 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002bde:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8002be0:	0552      	lsls	r2, r2, #21
 8002be2:	d40f      	bmi.n	8002c04 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8002be4:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 8002be6:	0512      	lsls	r2, r2, #20
 8002be8:	d40c      	bmi.n	8002c04 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8002bea:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8002bec:	0492      	lsls	r2, r2, #18
 8002bee:	d409      	bmi.n	8002c04 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8002bf0:	6999      	ldr	r1, [r3, #24]
 8002bf2:	2280      	movs	r2, #128	; 0x80
 8002bf4:	0008      	movs	r0, r1
 8002bf6:	0292      	lsls	r2, r2, #10
 8002bf8:	4010      	ands	r0, r2
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8002bfa:	4211      	tst	r1, r2
 8002bfc:	d102      	bne.n	8002c04 <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 8002bfe:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8002c00:	03db      	lsls	r3, r3, #15
 8002c02:	d508      	bpl.n	8002c16 <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 8002c04:	f7ff ff80 	bl	8002b08 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002c08:	2001      	movs	r0, #1
 8002c0a:	e004      	b.n	8002c16 <FLASH_WaitForLastOperation+0x62>
    if (Timeout != HAL_MAX_DELAY)
 8002c0c:	1c62      	adds	r2, r4, #1
 8002c0e:	d0d8      	beq.n	8002bc2 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002c10:	2c00      	cmp	r4, #0
 8002c12:	d101      	bne.n	8002c18 <FLASH_WaitForLastOperation+0x64>
        return HAL_TIMEOUT;
 8002c14:	2003      	movs	r0, #3
}
 8002c16:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002c18:	f7ff fc2a 	bl	8002470 <HAL_GetTick>
 8002c1c:	1b40      	subs	r0, r0, r5
 8002c1e:	42a0      	cmp	r0, r4
 8002c20:	d9ce      	bls.n	8002bc0 <FLASH_WaitForLastOperation+0xc>
 8002c22:	e7f7      	b.n	8002c14 <FLASH_WaitForLastOperation+0x60>
 8002c24:	40022000 	.word	0x40022000

08002c28 <HAL_FLASHEx_DATAEEPROM_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
  uint32_t primask_bit;

  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8002c28:	2201      	movs	r2, #1
 8002c2a:	4b08      	ldr	r3, [pc, #32]	; (8002c4c <HAL_FLASHEx_DATAEEPROM_Unlock+0x24>)
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;  
 8002c2c:	2000      	movs	r0, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	4211      	tst	r1, r2
 8002c32:	d00a      	beq.n	8002c4a <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c34:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002c38:	b672      	cpsid	i
    FLASH->PEKEYR = FLASH_PEKEY1;
 8002c3a:	4805      	ldr	r0, [pc, #20]	; (8002c50 <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 8002c3c:	60d8      	str	r0, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 8002c3e:	4805      	ldr	r0, [pc, #20]	; (8002c54 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8002c40:	60d8      	str	r0, [r3, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c42:	f381 8810 	msr	PRIMASK, r1
    if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8002c46:	6858      	ldr	r0, [r3, #4]
 8002c48:	4010      	ands	r0, r2
}
 8002c4a:	4770      	bx	lr
 8002c4c:	40022000 	.word	0x40022000
 8002c50:	89abcdef 	.word	0x89abcdef
 8002c54:	02030405 	.word	0x02030405

08002c58 <HAL_FLASHEx_DATAEEPROM_Lock>:
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8002c58:	2301      	movs	r3, #1
 8002c5a:	4a03      	ldr	r2, [pc, #12]	; (8002c68 <HAL_FLASHEx_DATAEEPROM_Lock+0x10>)
  
  return HAL_OK;
}
 8002c5c:	2000      	movs	r0, #0
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8002c5e:	6851      	ldr	r1, [r2, #4]
 8002c60:	430b      	orrs	r3, r1
 8002c62:	6053      	str	r3, [r2, #4]
}
 8002c64:	4770      	bx	lr
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	40022000 	.word	0x40022000

08002c6c <HAL_FLASHEx_DATAEEPROM_Program>:
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8002c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c6e:	4f12      	ldr	r7, [pc, #72]	; (8002cb8 <HAL_FLASHEx_DATAEEPROM_Program+0x4c>)
{
 8002c70:	0006      	movs	r6, r0
  __HAL_LOCK(&pFlash);
 8002c72:	7c3b      	ldrb	r3, [r7, #16]
{
 8002c74:	000d      	movs	r5, r1
 8002c76:	0014      	movs	r4, r2
  __HAL_LOCK(&pFlash);
 8002c78:	2002      	movs	r0, #2
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d00c      	beq.n	8002c98 <HAL_FLASHEx_DATAEEPROM_Program+0x2c>
 8002c7e:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c80:	480e      	ldr	r0, [pc, #56]	; (8002cbc <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
  __HAL_LOCK(&pFlash);
 8002c82:	743b      	strb	r3, [r7, #16]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c84:	f7ff ff96 	bl	8002bb4 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8002c88:	2800      	cmp	r0, #0
 8002c8a:	d103      	bne.n	8002c94 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c8c:	6178      	str	r0, [r7, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 8002c8e:	2e02      	cmp	r6, #2
 8002c90:	d103      	bne.n	8002c9a <HAL_FLASHEx_DATAEEPROM_Program+0x2e>
    {
      /* Program word (32-bit) at a specified address.*/
      *(__IO uint32_t *)Address = Data;
 8002c92:	602c      	str	r4, [r5, #0]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002c94:	2300      	movs	r3, #0
 8002c96:	743b      	strb	r3, [r7, #16]

  return status;
}
 8002c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 8002c9a:	2e01      	cmp	r6, #1
 8002c9c:	d102      	bne.n	8002ca4 <HAL_FLASHEx_DATAEEPROM_Program+0x38>
      *(__IO uint16_t *)Address = (uint16_t) Data;
 8002c9e:	b2a4      	uxth	r4, r4
 8002ca0:	802c      	strh	r4, [r5, #0]
 8002ca2:	e7f7      	b.n	8002c94 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 8002ca4:	2e00      	cmp	r6, #0
 8002ca6:	d003      	beq.n	8002cb0 <HAL_FLASHEx_DATAEEPROM_Program+0x44>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002ca8:	4804      	ldr	r0, [pc, #16]	; (8002cbc <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
 8002caa:	f7ff ff83 	bl	8002bb4 <FLASH_WaitForLastOperation>
 8002cae:	e7f1      	b.n	8002c94 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
      *(__IO uint8_t *)Address = (uint8_t) Data;
 8002cb0:	b2e4      	uxtb	r4, r4
 8002cb2:	702c      	strb	r4, [r5, #0]
 8002cb4:	e7ee      	b.n	8002c94 <HAL_FLASHEx_DATAEEPROM_Program+0x28>
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	20000c98 	.word	0x20000c98
 8002cbc:	0000c350 	.word	0x0000c350

08002cc0 <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002cc0:	4a58      	ldr	r2, [pc, #352]	; (8002e24 <HAL_GPIO_Init+0x164>)
{
 8002cc2:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002cc4:	1882      	adds	r2, r0, r2
 8002cc6:	1e54      	subs	r4, r2, #1
 8002cc8:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 8002cca:	2300      	movs	r3, #0
{
 8002ccc:	b087      	sub	sp, #28
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002cce:	3205      	adds	r2, #5
{
 8002cd0:	9103      	str	r1, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002cd2:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002cd4:	9a03      	ldr	r2, [sp, #12]
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	0014      	movs	r4, r2
 8002cda:	40dc      	lsrs	r4, r3
 8002cdc:	d101      	bne.n	8002ce2 <HAL_GPIO_Init+0x22>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8002cde:	b007      	add	sp, #28
 8002ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	000d      	movs	r5, r1
 8002ce6:	0014      	movs	r4, r2
 8002ce8:	409d      	lsls	r5, r3
 8002cea:	402c      	ands	r4, r5
 8002cec:	468c      	mov	ip, r1
 8002cee:	9402      	str	r4, [sp, #8]
    if (iocurrent)
 8002cf0:	422a      	tst	r2, r5
 8002cf2:	d100      	bne.n	8002cf6 <HAL_GPIO_Init+0x36>
 8002cf4:	e094      	b.n	8002e20 <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002cf6:	2403      	movs	r4, #3
 8002cf8:	9a03      	ldr	r2, [sp, #12]
 8002cfa:	005e      	lsls	r6, r3, #1
 8002cfc:	6852      	ldr	r2, [r2, #4]
 8002cfe:	9201      	str	r2, [sp, #4]
 8002d00:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002d02:	40b4      	lsls	r4, r6
 8002d04:	43e1      	mvns	r1, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d06:	1e54      	subs	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002d08:	9104      	str	r1, [sp, #16]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d0a:	4564      	cmp	r4, ip
 8002d0c:	d82a      	bhi.n	8002d64 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->OSPEEDR;
 8002d0e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002d10:	400f      	ands	r7, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d12:	9903      	ldr	r1, [sp, #12]
 8002d14:	68cc      	ldr	r4, [r1, #12]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d16:	9901      	ldr	r1, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d18:	40b4      	lsls	r4, r6
 8002d1a:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8002d1c:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002d1e:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d20:	43ac      	bics	r4, r5
 8002d22:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d24:	090c      	lsrs	r4, r1, #4
 8002d26:	4661      	mov	r1, ip
 8002d28:	400c      	ands	r4, r1
 8002d2a:	409c      	lsls	r4, r3
 8002d2c:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8002d2e:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8002d30:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d32:	9904      	ldr	r1, [sp, #16]
 8002d34:	400d      	ands	r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d36:	9903      	ldr	r1, [sp, #12]
 8002d38:	688c      	ldr	r4, [r1, #8]
 8002d3a:	40b4      	lsls	r4, r6
 8002d3c:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8002d3e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d40:	2a02      	cmp	r2, #2
 8002d42:	d111      	bne.n	8002d68 <HAL_GPIO_Init+0xa8>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002d44:	2507      	movs	r5, #7
 8002d46:	210f      	movs	r1, #15
 8002d48:	401d      	ands	r5, r3
 8002d4a:	00ad      	lsls	r5, r5, #2
 8002d4c:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3U];
 8002d4e:	08dc      	lsrs	r4, r3, #3
 8002d50:	00a4      	lsls	r4, r4, #2
 8002d52:	1904      	adds	r4, r0, r4
 8002d54:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002d56:	438f      	bics	r7, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002d58:	9903      	ldr	r1, [sp, #12]
 8002d5a:	6909      	ldr	r1, [r1, #16]
 8002d5c:	40a9      	lsls	r1, r5
 8002d5e:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8002d60:	6227      	str	r7, [r4, #32]
 8002d62:	e001      	b.n	8002d68 <HAL_GPIO_Init+0xa8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d64:	2a03      	cmp	r2, #3
 8002d66:	d1e3      	bne.n	8002d30 <HAL_GPIO_Init+0x70>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d68:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 8002d6a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d6c:	9904      	ldr	r1, [sp, #16]
 8002d6e:	4021      	ands	r1, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d70:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 8002d72:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d74:	22c0      	movs	r2, #192	; 0xc0
 8002d76:	9901      	ldr	r1, [sp, #4]
 8002d78:	0292      	lsls	r2, r2, #10
 8002d7a:	4211      	tst	r1, r2
 8002d7c:	d050      	beq.n	8002e20 <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7e:	2701      	movs	r7, #1
 8002d80:	4c29      	ldr	r4, [pc, #164]	; (8002e28 <HAL_GPIO_Init+0x168>)
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002d82:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d84:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002d86:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d88:	433a      	orrs	r2, r7
 8002d8a:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8002d8c:	4a27      	ldr	r2, [pc, #156]	; (8002e2c <HAL_GPIO_Init+0x16c>)
 8002d8e:	089c      	lsrs	r4, r3, #2
 8002d90:	00a4      	lsls	r4, r4, #2
 8002d92:	18a4      	adds	r4, r4, r2
 8002d94:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002d96:	4035      	ands	r5, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 8002d98:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002d9a:	220f      	movs	r2, #15
 8002d9c:	00ad      	lsls	r5, r5, #2
 8002d9e:	40aa      	lsls	r2, r5
 8002da0:	4661      	mov	r1, ip
 8002da2:	4391      	bics	r1, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002da4:	22a0      	movs	r2, #160	; 0xa0
 8002da6:	05d2      	lsls	r2, r2, #23
 8002da8:	4694      	mov	ip, r2
 8002daa:	2200      	movs	r2, #0
 8002dac:	4560      	cmp	r0, ip
 8002dae:	d00d      	beq.n	8002dcc <HAL_GPIO_Init+0x10c>
 8002db0:	4a1f      	ldr	r2, [pc, #124]	; (8002e30 <HAL_GPIO_Init+0x170>)
 8002db2:	4694      	mov	ip, r2
 8002db4:	003a      	movs	r2, r7
 8002db6:	4560      	cmp	r0, ip
 8002db8:	d008      	beq.n	8002dcc <HAL_GPIO_Init+0x10c>
 8002dba:	4f1e      	ldr	r7, [pc, #120]	; (8002e34 <HAL_GPIO_Init+0x174>)
 8002dbc:	1892      	adds	r2, r2, r2
 8002dbe:	42b8      	cmp	r0, r7
 8002dc0:	d004      	beq.n	8002dcc <HAL_GPIO_Init+0x10c>
 8002dc2:	4f1d      	ldr	r7, [pc, #116]	; (8002e38 <HAL_GPIO_Init+0x178>)
 8002dc4:	0032      	movs	r2, r6
 8002dc6:	42b8      	cmp	r0, r7
 8002dc8:	d000      	beq.n	8002dcc <HAL_GPIO_Init+0x10c>
 8002dca:	9a05      	ldr	r2, [sp, #20]
 8002dcc:	40aa      	lsls	r2, r5
 8002dce:	430a      	orrs	r2, r1
        temp &= ~((uint32_t)iocurrent);
 8002dd0:	9902      	ldr	r1, [sp, #8]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dd2:	60a2      	str	r2, [r4, #8]
          temp |= iocurrent;
 8002dd4:	000d      	movs	r5, r1
        temp = EXTI->IMR;
 8002dd6:	4a19      	ldr	r2, [pc, #100]	; (8002e3c <HAL_GPIO_Init+0x17c>)
        temp &= ~((uint32_t)iocurrent);
 8002dd8:	43cc      	mvns	r4, r1
        temp = EXTI->IMR;
 8002dda:	6816      	ldr	r6, [r2, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ddc:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8002dde:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002de0:	03c9      	lsls	r1, r1, #15
 8002de2:	d401      	bmi.n	8002de8 <HAL_GPIO_Init+0x128>
        temp &= ~((uint32_t)iocurrent);
 8002de4:	0035      	movs	r5, r6
 8002de6:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8002de8:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8002dea:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8002dec:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dee:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8002df0:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002df2:	0389      	lsls	r1, r1, #14
 8002df4:	d401      	bmi.n	8002dfa <HAL_GPIO_Init+0x13a>
        temp &= ~((uint32_t)iocurrent);
 8002df6:	0035      	movs	r5, r6
 8002df8:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8002dfa:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8002dfc:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8002dfe:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e00:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8002e02:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e04:	02c9      	lsls	r1, r1, #11
 8002e06:	d401      	bmi.n	8002e0c <HAL_GPIO_Init+0x14c>
        temp &= ~((uint32_t)iocurrent);
 8002e08:	0035      	movs	r5, r6
 8002e0a:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8002e0c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8002e0e:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8002e10:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e12:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8002e14:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e16:	0289      	lsls	r1, r1, #10
 8002e18:	d401      	bmi.n	8002e1e <HAL_GPIO_Init+0x15e>
        temp &= ~((uint32_t)iocurrent);
 8002e1a:	4025      	ands	r5, r4
 8002e1c:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8002e1e:	60d6      	str	r6, [r2, #12]
    position++;
 8002e20:	3301      	adds	r3, #1
 8002e22:	e757      	b.n	8002cd4 <HAL_GPIO_Init+0x14>
 8002e24:	afffe400 	.word	0xafffe400
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	40010000 	.word	0x40010000
 8002e30:	50000400 	.word	0x50000400
 8002e34:	50000800 	.word	0x50000800
 8002e38:	50000c00 	.word	0x50000c00
 8002e3c:	40010400 	.word	0x40010400

08002e40 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e40:	6900      	ldr	r0, [r0, #16]
 8002e42:	4008      	ands	r0, r1
 8002e44:	1e43      	subs	r3, r0, #1
 8002e46:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002e48:	b2c0      	uxtb	r0, r0
}
 8002e4a:	4770      	bx	lr

08002e4c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e4c:	2a00      	cmp	r2, #0
 8002e4e:	d001      	beq.n	8002e54 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e50:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002e52:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8002e54:	6281      	str	r1, [r0, #40]	; 0x28
}
 8002e56:	e7fc      	b.n	8002e52 <HAL_GPIO_WritePin+0x6>

08002e58 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002e58:	6803      	ldr	r3, [r0, #0]
 8002e5a:	699a      	ldr	r2, [r3, #24]
 8002e5c:	0792      	lsls	r2, r2, #30
 8002e5e:	d501      	bpl.n	8002e64 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002e60:	2200      	movs	r2, #0
 8002e62:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e64:	2201      	movs	r2, #1
 8002e66:	6999      	ldr	r1, [r3, #24]
 8002e68:	4211      	tst	r1, r2
 8002e6a:	d102      	bne.n	8002e72 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e6c:	6999      	ldr	r1, [r3, #24]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	619a      	str	r2, [r3, #24]
  }
}
 8002e72:	4770      	bx	lr

08002e74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e74:	b530      	push	{r4, r5, lr}
 8002e76:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002e78:	0412      	lsls	r2, r2, #16
 8002e7a:	6800      	ldr	r0, [r0, #0]
 8002e7c:	4322      	orrs	r2, r4
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <I2C_TransferConfig+0x24>)
 8002e82:	6845      	ldr	r5, [r0, #4]
 8002e84:	0589      	lsls	r1, r1, #22
 8002e86:	0d64      	lsrs	r4, r4, #21
 8002e88:	0d89      	lsrs	r1, r1, #22
 8002e8a:	431c      	orrs	r4, r3
 8002e8c:	43a5      	bics	r5, r4
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	432a      	orrs	r2, r5
 8002e92:	6042      	str	r2, [r0, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002e94:	bd30      	pop	{r4, r5, pc}
 8002e96:	46c0      	nop			; (mov r8, r8)
 8002e98:	03ff63ff 	.word	0x03ff63ff

08002e9c <I2C_IsAcknowledgeFailed>:
{
 8002e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e9e:	6803      	ldr	r3, [r0, #0]
{
 8002ea0:	0016      	movs	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ea2:	699a      	ldr	r2, [r3, #24]
{
 8002ea4:	0004      	movs	r4, r0
 8002ea6:	000d      	movs	r5, r1
  return HAL_OK;
 8002ea8:	2000      	movs	r0, #0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eaa:	06d2      	lsls	r2, r2, #27
 8002eac:	d536      	bpl.n	8002f1c <I2C_IsAcknowledgeFailed+0x80>
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	0192      	lsls	r2, r2, #6
 8002eb2:	d404      	bmi.n	8002ebe <I2C_IsAcknowledgeFailed+0x22>
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002eb4:	2280      	movs	r2, #128	; 0x80
 8002eb6:	6859      	ldr	r1, [r3, #4]
 8002eb8:	01d2      	lsls	r2, r2, #7
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	605a      	str	r2, [r3, #4]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ebe:	2720      	movs	r7, #32
 8002ec0:	6823      	ldr	r3, [r4, #0]
 8002ec2:	699a      	ldr	r2, [r3, #24]
 8002ec4:	423a      	tst	r2, r7
 8002ec6:	d012      	beq.n	8002eee <I2C_IsAcknowledgeFailed+0x52>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ec8:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 8002eca:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ecc:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ece:	61df      	str	r7, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002ed0:	f7ff ffc2 	bl	8002e58 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002ed4:	6822      	ldr	r2, [r4, #0]
 8002ed6:	4912      	ldr	r1, [pc, #72]	; (8002f20 <I2C_IsAcknowledgeFailed+0x84>)
 8002ed8:	6853      	ldr	r3, [r2, #4]
 8002eda:	400b      	ands	r3, r1
 8002edc:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ede:	2304      	movs	r3, #4
 8002ee0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ee6:	0023      	movs	r3, r4
 8002ee8:	3341      	adds	r3, #65	; 0x41
 8002eea:	701f      	strb	r7, [r3, #0]
 8002eec:	e00f      	b.n	8002f0e <I2C_IsAcknowledgeFailed+0x72>
      if (Timeout != HAL_MAX_DELAY)
 8002eee:	1c6a      	adds	r2, r5, #1
 8002ef0:	d0e7      	beq.n	8002ec2 <I2C_IsAcknowledgeFailed+0x26>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ef2:	f7ff fabd 	bl	8002470 <HAL_GetTick>
 8002ef6:	1b80      	subs	r0, r0, r6
 8002ef8:	4285      	cmp	r5, r0
 8002efa:	d301      	bcc.n	8002f00 <I2C_IsAcknowledgeFailed+0x64>
 8002efc:	2d00      	cmp	r5, #0
 8002efe:	d1df      	bne.n	8002ec0 <I2C_IsAcknowledgeFailed+0x24>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f00:	2220      	movs	r2, #32
 8002f02:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002f04:	4313      	orrs	r3, r2
 8002f06:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f08:	0023      	movs	r3, r4
 8002f0a:	3341      	adds	r3, #65	; 0x41
 8002f0c:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f0e:	0022      	movs	r2, r4
 8002f10:	2300      	movs	r3, #0
    return HAL_ERROR;
 8002f12:	2001      	movs	r0, #1
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f14:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8002f16:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f18:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002f1a:	7023      	strb	r3, [r4, #0]
}
 8002f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	fe00e800 	.word	0xfe00e800

08002f24 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f26:	0004      	movs	r4, r0
 8002f28:	000d      	movs	r5, r1
 8002f2a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f2c:	2702      	movs	r7, #2
 8002f2e:	6823      	ldr	r3, [r4, #0]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	423b      	tst	r3, r7
 8002f34:	d001      	beq.n	8002f3a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8002f36:	2000      	movs	r0, #0
}
 8002f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f3a:	0032      	movs	r2, r6
 8002f3c:	0029      	movs	r1, r5
 8002f3e:	0020      	movs	r0, r4
 8002f40:	f7ff ffac 	bl	8002e9c <I2C_IsAcknowledgeFailed>
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d115      	bne.n	8002f74 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002f48:	1c6b      	adds	r3, r5, #1
 8002f4a:	d0f0      	beq.n	8002f2e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f4c:	f7ff fa90 	bl	8002470 <HAL_GetTick>
 8002f50:	1b80      	subs	r0, r0, r6
 8002f52:	42a8      	cmp	r0, r5
 8002f54:	d801      	bhi.n	8002f5a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8002f56:	2d00      	cmp	r5, #0
 8002f58:	d1e9      	bne.n	8002f2e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f62:	0023      	movs	r3, r4
 8002f64:	3341      	adds	r3, #65	; 0x41
 8002f66:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f68:	0022      	movs	r2, r4
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8002f6e:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f70:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8002f72:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002f74:	2001      	movs	r0, #1
 8002f76:	e7df      	b.n	8002f38 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

08002f78 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7a:	0004      	movs	r4, r0
 8002f7c:	000d      	movs	r5, r1
 8002f7e:	0016      	movs	r6, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f80:	2720      	movs	r7, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f82:	2204      	movs	r2, #4
 8002f84:	6823      	ldr	r3, [r4, #0]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	4213      	tst	r3, r2
 8002f8a:	d111      	bne.n	8002fb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f8c:	0032      	movs	r2, r6
 8002f8e:	0029      	movs	r1, r5
 8002f90:	0020      	movs	r0, r4
 8002f92:	f7ff ff83 	bl	8002e9c <I2C_IsAcknowledgeFailed>
 8002f96:	2800      	cmp	r0, #0
 8002f98:	d119      	bne.n	8002fce <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f9a:	6823      	ldr	r3, [r4, #0]
 8002f9c:	699a      	ldr	r2, [r3, #24]
 8002f9e:	423a      	tst	r2, r7
 8002fa0:	d017      	beq.n	8002fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002fa2:	2104      	movs	r1, #4
 8002fa4:	699a      	ldr	r2, [r3, #24]
 8002fa6:	420a      	tst	r2, r1
 8002fa8:	d004      	beq.n	8002fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x3c>
 8002faa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002fac:	2a00      	cmp	r2, #0
 8002fae:	d001      	beq.n	8002fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x3c>
        return HAL_OK;
 8002fb0:	2000      	movs	r0, #0
}
 8002fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fb4:	61df      	str	r7, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	490e      	ldr	r1, [pc, #56]	; (8002ff4 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>)
 8002fba:	400a      	ands	r2, r1
 8002fbc:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8002fbe:	0022      	movs	r2, r4
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc0:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002fc2:	3241      	adds	r2, #65	; 0x41
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc4:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002fc6:	7017      	strb	r7, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8002fc8:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fca:	7053      	strb	r3, [r2, #1]
      __HAL_UNLOCK(hi2c);
 8002fcc:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002fce:	2001      	movs	r0, #1
 8002fd0:	e7ef      	b.n	8002fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd2:	f7ff fa4d 	bl	8002470 <HAL_GetTick>
 8002fd6:	1b80      	subs	r0, r0, r6
 8002fd8:	42a8      	cmp	r0, r5
 8002fda:	d801      	bhi.n	8002fe0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 8002fdc:	2d00      	cmp	r5, #0
 8002fde:	d1d0      	bne.n	8002f82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002fe8:	0023      	movs	r3, r4
 8002fea:	3341      	adds	r3, #65	; 0x41
 8002fec:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 8002fee:	3440      	adds	r4, #64	; 0x40
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e7eb      	b.n	8002fcc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002ff4:	fe00e800 	.word	0xfe00e800

08002ff8 <I2C_WaitOnFlagUntilTimeout>:
{
 8002ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffa:	0004      	movs	r4, r0
 8002ffc:	000e      	movs	r6, r1
 8002ffe:	0017      	movs	r7, r2
 8003000:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003002:	6822      	ldr	r2, [r4, #0]
 8003004:	6993      	ldr	r3, [r2, #24]
 8003006:	4033      	ands	r3, r6
 8003008:	1b9b      	subs	r3, r3, r6
 800300a:	4259      	negs	r1, r3
 800300c:	414b      	adcs	r3, r1
 800300e:	42bb      	cmp	r3, r7
 8003010:	d001      	beq.n	8003016 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003012:	2000      	movs	r0, #0
 8003014:	e017      	b.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8003016:	1c6b      	adds	r3, r5, #1
 8003018:	d0f4      	beq.n	8003004 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301a:	f7ff fa29 	bl	8002470 <HAL_GetTick>
 800301e:	9b06      	ldr	r3, [sp, #24]
 8003020:	1ac0      	subs	r0, r0, r3
 8003022:	42a8      	cmp	r0, r5
 8003024:	d801      	bhi.n	800302a <I2C_WaitOnFlagUntilTimeout+0x32>
 8003026:	2d00      	cmp	r5, #0
 8003028:	d1eb      	bne.n	8003002 <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800302a:	2220      	movs	r2, #32
 800302c:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800302e:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003030:	4313      	orrs	r3, r2
 8003032:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003034:	0023      	movs	r3, r4
 8003036:	3341      	adds	r3, #65	; 0x41
 8003038:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800303a:	0022      	movs	r2, r4
 800303c:	2300      	movs	r3, #0
 800303e:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8003040:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003042:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8003044:	7023      	strb	r3, [r4, #0]
}
 8003046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003048 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800304a:	0004      	movs	r4, r0
 800304c:	000d      	movs	r5, r1
 800304e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003050:	2720      	movs	r7, #32
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	423b      	tst	r3, r7
 8003058:	d001      	beq.n	800305e <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 800305a:	2000      	movs	r0, #0
}
 800305c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800305e:	0032      	movs	r2, r6
 8003060:	0029      	movs	r1, r5
 8003062:	0020      	movs	r0, r4
 8003064:	f7ff ff1a 	bl	8002e9c <I2C_IsAcknowledgeFailed>
 8003068:	2800      	cmp	r0, #0
 800306a:	d113      	bne.n	8003094 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800306c:	f7ff fa00 	bl	8002470 <HAL_GetTick>
 8003070:	1b80      	subs	r0, r0, r6
 8003072:	42a8      	cmp	r0, r5
 8003074:	d801      	bhi.n	800307a <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8003076:	2d00      	cmp	r5, #0
 8003078:	d1eb      	bne.n	8003052 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800307a:	2220      	movs	r2, #32
 800307c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800307e:	4313      	orrs	r3, r2
 8003080:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003082:	0023      	movs	r3, r4
 8003084:	3341      	adds	r3, #65	; 0x41
 8003086:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003088:	0022      	movs	r2, r4
 800308a:	2300      	movs	r3, #0
 800308c:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 800308e:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003090:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8003092:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003094:	2001      	movs	r0, #1
 8003096:	e7e1      	b.n	800305c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08003098 <HAL_I2C_Init>:
{
 8003098:	b570      	push	{r4, r5, r6, lr}
 800309a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800309c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800309e:	2c00      	cmp	r4, #0
 80030a0:	d03f      	beq.n	8003122 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030a2:	0025      	movs	r5, r4
 80030a4:	3541      	adds	r5, #65	; 0x41
 80030a6:	782b      	ldrb	r3, [r5, #0]
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d105      	bne.n	80030ba <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 80030ae:	0023      	movs	r3, r4
 80030b0:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 80030b2:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 80030b4:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 80030b6:	f7ff f8b1 	bl	800221c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80030ba:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80030bc:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80030be:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80030c0:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030c2:	481d      	ldr	r0, [pc, #116]	; (8003138 <HAL_I2C_Init+0xa0>)
  __HAL_I2C_DISABLE(hi2c);
 80030c4:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80030c6:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 80030c8:	438a      	bics	r2, r1
 80030ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030cc:	6861      	ldr	r1, [r4, #4]
 80030ce:	4a1b      	ldr	r2, [pc, #108]	; (800313c <HAL_I2C_Init+0xa4>)
 80030d0:	400a      	ands	r2, r1
 80030d2:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	4002      	ands	r2, r0
 80030d8:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030da:	68e2      	ldr	r2, [r4, #12]
 80030dc:	2a01      	cmp	r2, #1
 80030de:	d121      	bne.n	8003124 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80030e0:	2180      	movs	r1, #128	; 0x80
 80030e2:	0209      	lsls	r1, r1, #8
 80030e4:	4331      	orrs	r1, r6
 80030e6:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	4915      	ldr	r1, [pc, #84]	; (8003140 <HAL_I2C_Init+0xa8>)
 80030ec:	4311      	orrs	r1, r2
 80030ee:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030f0:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030f2:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030f4:	4002      	ands	r2, r0
 80030f6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030f8:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030fa:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030fc:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80030fe:	69a1      	ldr	r1, [r4, #24]
 8003100:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003102:	430a      	orrs	r2, r1
 8003104:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003106:	6a21      	ldr	r1, [r4, #32]
 8003108:	69e2      	ldr	r2, [r4, #28]
 800310a:	430a      	orrs	r2, r1
 800310c:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800310e:	2201      	movs	r2, #1
 8003110:	6819      	ldr	r1, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003116:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003118:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800311a:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 800311c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800311e:	3442      	adds	r4, #66	; 0x42
 8003120:	7020      	strb	r0, [r4, #0]
}
 8003122:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003124:	2184      	movs	r1, #132	; 0x84
 8003126:	0209      	lsls	r1, r1, #8
 8003128:	4331      	orrs	r1, r6
 800312a:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800312c:	2a02      	cmp	r2, #2
 800312e:	d1db      	bne.n	80030e8 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003130:	2280      	movs	r2, #128	; 0x80
 8003132:	0112      	lsls	r2, r2, #4
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	e7d7      	b.n	80030e8 <HAL_I2C_Init+0x50>
 8003138:	ffff7fff 	.word	0xffff7fff
 800313c:	f0ffffff 	.word	0xf0ffffff
 8003140:	02008000 	.word	0x02008000

08003144 <HAL_I2C_Master_Transmit>:
{
 8003144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003146:	b087      	sub	sp, #28
 8003148:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800314a:	0003      	movs	r3, r0
 800314c:	3341      	adds	r3, #65	; 0x41
{
 800314e:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003150:	9303      	str	r3, [sp, #12]
 8003152:	781b      	ldrb	r3, [r3, #0]
{
 8003154:	0004      	movs	r4, r0
 8003156:	000f      	movs	r7, r1
    return HAL_BUSY;
 8003158:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800315a:	2b20      	cmp	r3, #32
 800315c:	d114      	bne.n	8003188 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 800315e:	0023      	movs	r3, r4
 8003160:	3340      	adds	r3, #64	; 0x40
 8003162:	781a      	ldrb	r2, [r3, #0]
 8003164:	2a01      	cmp	r2, #1
 8003166:	d00f      	beq.n	8003188 <HAL_I2C_Master_Transmit+0x44>
 8003168:	2601      	movs	r6, #1
 800316a:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 800316c:	f7ff f980 	bl	8002470 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003170:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003172:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003174:	9000      	str	r0, [sp, #0]
 8003176:	2319      	movs	r3, #25
 8003178:	0032      	movs	r2, r6
 800317a:	0020      	movs	r0, r4
 800317c:	0209      	lsls	r1, r1, #8
 800317e:	f7ff ff3b 	bl	8002ff8 <I2C_WaitOnFlagUntilTimeout>
 8003182:	2800      	cmp	r0, #0
 8003184:	d002      	beq.n	800318c <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 8003186:	2001      	movs	r0, #1
}
 8003188:	b007      	add	sp, #28
 800318a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800318c:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800318e:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003190:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003192:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003194:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003196:	3b11      	subs	r3, #17
 8003198:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 800319a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800319c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800319e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80031a0:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 80031a2:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80031a4:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031a6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80031a8:	4b2d      	ldr	r3, [pc, #180]	; (8003260 <HAL_I2C_Master_Transmit+0x11c>)
 80031aa:	2aff      	cmp	r2, #255	; 0xff
 80031ac:	d920      	bls.n	80031f0 <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031ae:	22ff      	movs	r2, #255	; 0xff
 80031b0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	2380      	movs	r3, #128	; 0x80
 80031b6:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031b8:	0039      	movs	r1, r7
 80031ba:	0020      	movs	r0, r4
 80031bc:	f7ff fe5a 	bl	8002e74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c2:	002a      	movs	r2, r5
 80031c4:	0020      	movs	r0, r4
 80031c6:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d119      	bne.n	8003200 <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031cc:	f7ff ff3c 	bl	8003048 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031d0:	2800      	cmp	r0, #0
 80031d2:	d1d8      	bne.n	8003186 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031d4:	2120      	movs	r1, #32
 80031d6:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80031d8:	4d22      	ldr	r5, [pc, #136]	; (8003264 <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031da:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	402a      	ands	r2, r5
 80031e0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80031e2:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80031e4:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80031e6:	3341      	adds	r3, #65	; 0x41
 80031e8:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031ea:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 80031ec:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80031ee:	e7cb      	b.n	8003188 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 80031f0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80031f2:	b292      	uxth	r2, r2
 80031f4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031fa:	2380      	movs	r3, #128	; 0x80
 80031fc:	049b      	lsls	r3, r3, #18
 80031fe:	e7db      	b.n	80031b8 <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003200:	f7ff fe90 	bl	8002f24 <I2C_WaitOnTXISFlagUntilTimeout>
 8003204:	2800      	cmp	r0, #0
 8003206:	d1be      	bne.n	8003186 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003208:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800320a:	6822      	ldr	r2, [r4, #0]
 800320c:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800320e:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003210:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003212:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003214:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003216:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003218:	3b01      	subs	r3, #1
 800321a:	b29b      	uxth	r3, r3
 800321c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800321e:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003220:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003222:	b292      	uxth	r2, r2
 8003224:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003226:	2b00      	cmp	r3, #0
 8003228:	d0ca      	beq.n	80031c0 <HAL_I2C_Master_Transmit+0x7c>
 800322a:	2a00      	cmp	r2, #0
 800322c:	d1c8      	bne.n	80031c0 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800322e:	2180      	movs	r1, #128	; 0x80
 8003230:	0020      	movs	r0, r4
 8003232:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003234:	9500      	str	r5, [sp, #0]
 8003236:	f7ff fedf 	bl	8002ff8 <I2C_WaitOnFlagUntilTimeout>
 800323a:	2800      	cmp	r0, #0
 800323c:	d1a3      	bne.n	8003186 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800323e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003240:	2bff      	cmp	r3, #255	; 0xff
 8003242:	d906      	bls.n	8003252 <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003244:	23ff      	movs	r3, #255	; 0xff
 8003246:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003248:	2380      	movs	r3, #128	; 0x80
 800324a:	22ff      	movs	r2, #255	; 0xff
 800324c:	9000      	str	r0, [sp, #0]
 800324e:	045b      	lsls	r3, r3, #17
 8003250:	e7b2      	b.n	80031b8 <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8003252:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003254:	b292      	uxth	r2, r2
 8003256:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003258:	b2d2      	uxtb	r2, r2
 800325a:	9000      	str	r0, [sp, #0]
 800325c:	e7cd      	b.n	80031fa <HAL_I2C_Master_Transmit+0xb6>
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	80002000 	.word	0x80002000
 8003264:	fe00e800 	.word	0xfe00e800

08003268 <HAL_I2C_Master_Receive>:
{
 8003268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800326a:	b087      	sub	sp, #28
 800326c:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800326e:	0003      	movs	r3, r0
 8003270:	3341      	adds	r3, #65	; 0x41
{
 8003272:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003274:	9303      	str	r3, [sp, #12]
 8003276:	781b      	ldrb	r3, [r3, #0]
{
 8003278:	0004      	movs	r4, r0
 800327a:	000f      	movs	r7, r1
    return HAL_BUSY;
 800327c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800327e:	2b20      	cmp	r3, #32
 8003280:	d114      	bne.n	80032ac <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 8003282:	0023      	movs	r3, r4
 8003284:	3340      	adds	r3, #64	; 0x40
 8003286:	781a      	ldrb	r2, [r3, #0]
 8003288:	2a01      	cmp	r2, #1
 800328a:	d00f      	beq.n	80032ac <HAL_I2C_Master_Receive+0x44>
 800328c:	2601      	movs	r6, #1
 800328e:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003290:	f7ff f8ee 	bl	8002470 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003294:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003296:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003298:	9000      	str	r0, [sp, #0]
 800329a:	2319      	movs	r3, #25
 800329c:	0032      	movs	r2, r6
 800329e:	0020      	movs	r0, r4
 80032a0:	0209      	lsls	r1, r1, #8
 80032a2:	f7ff fea9 	bl	8002ff8 <I2C_WaitOnFlagUntilTimeout>
 80032a6:	2800      	cmp	r0, #0
 80032a8:	d002      	beq.n	80032b0 <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 80032aa:	2001      	movs	r0, #1
}
 80032ac:	b007      	add	sp, #28
 80032ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032b0:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80032b2:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032b4:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80032b6:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032b8:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80032ba:	3b12      	subs	r3, #18
 80032bc:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 80032be:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80032c2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80032c4:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 80032c6:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80032c8:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032ca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80032cc:	4b2d      	ldr	r3, [pc, #180]	; (8003384 <HAL_I2C_Master_Receive+0x11c>)
 80032ce:	2aff      	cmp	r2, #255	; 0xff
 80032d0:	d920      	bls.n	8003314 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032d2:	22ff      	movs	r2, #255	; 0xff
 80032d4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	2380      	movs	r3, #128	; 0x80
 80032da:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032dc:	0039      	movs	r1, r7
 80032de:	0020      	movs	r0, r4
 80032e0:	f7ff fdc8 	bl	8002e74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80032e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032e6:	002a      	movs	r2, r5
 80032e8:	0020      	movs	r0, r4
 80032ea:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d119      	bne.n	8003324 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f0:	f7ff feaa 	bl	8003048 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032f4:	2800      	cmp	r0, #0
 80032f6:	d1d8      	bne.n	80032aa <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032f8:	2120      	movs	r1, #32
 80032fa:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80032fc:	4d22      	ldr	r5, [pc, #136]	; (8003388 <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032fe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	402a      	ands	r2, r5
 8003304:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003306:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003308:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800330a:	3341      	adds	r3, #65	; 0x41
 800330c:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800330e:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003310:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003312:	e7cb      	b.n	80032ac <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8003314:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003316:	b292      	uxth	r2, r2
 8003318:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800331e:	2380      	movs	r3, #128	; 0x80
 8003320:	049b      	lsls	r3, r3, #18
 8003322:	e7db      	b.n	80032dc <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003324:	f7ff fe28 	bl	8002f78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003328:	2800      	cmp	r0, #0
 800332a:	d1be      	bne.n	80032aa <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800332c:	6823      	ldr	r3, [r4, #0]
 800332e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003332:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003334:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003336:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003338:	3301      	adds	r3, #1
 800333a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800333c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800333e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003340:	3b01      	subs	r3, #1
 8003342:	b29b      	uxth	r3, r3
 8003344:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003346:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003348:	b292      	uxth	r2, r2
 800334a:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800334c:	2b00      	cmp	r3, #0
 800334e:	d0c9      	beq.n	80032e4 <HAL_I2C_Master_Receive+0x7c>
 8003350:	2a00      	cmp	r2, #0
 8003352:	d1c7      	bne.n	80032e4 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003354:	2180      	movs	r1, #128	; 0x80
 8003356:	0020      	movs	r0, r4
 8003358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800335a:	9500      	str	r5, [sp, #0]
 800335c:	f7ff fe4c 	bl	8002ff8 <I2C_WaitOnFlagUntilTimeout>
 8003360:	2800      	cmp	r0, #0
 8003362:	d1a2      	bne.n	80032aa <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003364:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003366:	2bff      	cmp	r3, #255	; 0xff
 8003368:	d906      	bls.n	8003378 <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800336a:	23ff      	movs	r3, #255	; 0xff
 800336c:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800336e:	2380      	movs	r3, #128	; 0x80
 8003370:	22ff      	movs	r2, #255	; 0xff
 8003372:	9000      	str	r0, [sp, #0]
 8003374:	045b      	lsls	r3, r3, #17
 8003376:	e7b1      	b.n	80032dc <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8003378:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800337a:	b292      	uxth	r2, r2
 800337c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	9000      	str	r0, [sp, #0]
 8003382:	e7cc      	b.n	800331e <HAL_I2C_Master_Receive+0xb6>
 8003384:	80002400 	.word	0x80002400
 8003388:	fe00e800 	.word	0xfe00e800

0800338c <HAL_I2C_IsDeviceReady>:
{
 800338c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800338e:	001e      	movs	r6, r3
  __IO uint32_t I2C_Trials = 0UL;
 8003390:	2300      	movs	r3, #0
{
 8003392:	b089      	sub	sp, #36	; 0x24
  __IO uint32_t I2C_Trials = 0UL;
 8003394:	9307      	str	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003396:	0003      	movs	r3, r0
{
 8003398:	9205      	str	r2, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800339a:	3341      	adds	r3, #65	; 0x41
 800339c:	781a      	ldrb	r2, [r3, #0]
{
 800339e:	0004      	movs	r4, r0
    return HAL_BUSY;
 80033a0:	2502      	movs	r5, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80033a2:	2a20      	cmp	r2, #32
 80033a4:	d15b      	bne.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80033a6:	6802      	ldr	r2, [r0, #0]
 80033a8:	6997      	ldr	r7, [r2, #24]
 80033aa:	2280      	movs	r2, #128	; 0x80
 80033ac:	0038      	movs	r0, r7
 80033ae:	0212      	lsls	r2, r2, #8
 80033b0:	4010      	ands	r0, r2
 80033b2:	4217      	tst	r7, r2
 80033b4:	d153      	bne.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
    __HAL_LOCK(hi2c);
 80033b6:	0022      	movs	r2, r4
 80033b8:	3240      	adds	r2, #64	; 0x40
 80033ba:	7817      	ldrb	r7, [r2, #0]
 80033bc:	2f01      	cmp	r7, #1
 80033be:	d04e      	beq.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
 80033c0:	3d01      	subs	r5, #1
 80033c2:	7015      	strb	r5, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80033c4:	2224      	movs	r2, #36	; 0x24
 80033c6:	0589      	lsls	r1, r1, #22
 80033c8:	701a      	strb	r2, [r3, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ca:	0d8b      	lsrs	r3, r1, #22
 80033cc:	6460      	str	r0, [r4, #68]	; 0x44
 80033ce:	9304      	str	r3, [sp, #16]
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80033d0:	68e3      	ldr	r3, [r4, #12]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d12b      	bne.n	800342e <HAL_I2C_IsDeviceReady+0xa2>
 80033d6:	4b3e      	ldr	r3, [pc, #248]	; (80034d0 <HAL_I2C_IsDeviceReady+0x144>)
 80033d8:	9a04      	ldr	r2, [sp, #16]
 80033da:	4313      	orrs	r3, r2
 80033dc:	6822      	ldr	r2, [r4, #0]
 80033de:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 80033e0:	f7ff f846 	bl	8002470 <HAL_GetTick>
 80033e4:	9003      	str	r0, [sp, #12]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80033e6:	2201      	movs	r2, #1
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	699d      	ldr	r5, [r3, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033ec:	699b      	ldr	r3, [r3, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80033ee:	096d      	lsrs	r5, r5, #5
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033f0:	091b      	lsrs	r3, r3, #4
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80033f2:	4015      	ands	r5, r2
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033f4:	4013      	ands	r3, r2
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80033f6:	431d      	orrs	r5, r3
 80033f8:	d01c      	beq.n	8003434 <HAL_I2C_IsDeviceReady+0xa8>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80033fa:	6823      	ldr	r3, [r4, #0]
 80033fc:	2710      	movs	r7, #16
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	001a      	movs	r2, r3
 8003402:	403a      	ands	r2, r7
 8003404:	423b      	tst	r3, r7
 8003406:	d12d      	bne.n	8003464 <HAL_I2C_IsDeviceReady+0xd8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003408:	9b03      	ldr	r3, [sp, #12]
 800340a:	2120      	movs	r1, #32
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	0020      	movs	r0, r4
 8003410:	0033      	movs	r3, r6
 8003412:	f7ff fdf1 	bl	8002ff8 <I2C_WaitOnFlagUntilTimeout>
 8003416:	2800      	cmp	r0, #0
 8003418:	d121      	bne.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800341a:	2320      	movs	r3, #32
 800341c:	6822      	ldr	r2, [r4, #0]
        return HAL_OK;
 800341e:	0005      	movs	r5, r0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003420:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8003422:	0022      	movs	r2, r4
        __HAL_UNLOCK(hi2c);
 8003424:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003426:	3241      	adds	r2, #65	; 0x41
 8003428:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800342a:	7020      	strb	r0, [r4, #0]
        return HAL_OK;
 800342c:	e017      	b.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800342e:	23a0      	movs	r3, #160	; 0xa0
 8003430:	019b      	lsls	r3, r3, #6
 8003432:	e7d1      	b.n	80033d8 <HAL_I2C_IsDeviceReady+0x4c>
        if (Timeout != HAL_MAX_DELAY)
 8003434:	1c73      	adds	r3, r6, #1
 8003436:	d0d6      	beq.n	80033e6 <HAL_I2C_IsDeviceReady+0x5a>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003438:	f7ff f81a 	bl	8002470 <HAL_GetTick>
 800343c:	9b03      	ldr	r3, [sp, #12]
 800343e:	1ac0      	subs	r0, r0, r3
 8003440:	42b0      	cmp	r0, r6
 8003442:	d801      	bhi.n	8003448 <HAL_I2C_IsDeviceReady+0xbc>
 8003444:	2e00      	cmp	r6, #0
 8003446:	d1ce      	bne.n	80033e6 <HAL_I2C_IsDeviceReady+0x5a>
            hi2c->State = HAL_I2C_STATE_READY;
 8003448:	0022      	movs	r2, r4
 800344a:	2320      	movs	r3, #32
 800344c:	3241      	adds	r2, #65	; 0x41
 800344e:	7013      	strb	r3, [r2, #0]
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003450:	6c62      	ldr	r2, [r4, #68]	; 0x44
            return HAL_ERROR;
 8003452:	2501      	movs	r5, #1
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003454:	4313      	orrs	r3, r2
 8003456:	6463      	str	r3, [r4, #68]	; 0x44
            __HAL_UNLOCK(hi2c);
 8003458:	2300      	movs	r3, #0
 800345a:	3440      	adds	r4, #64	; 0x40
 800345c:	7023      	strb	r3, [r4, #0]
}
 800345e:	0028      	movs	r0, r5
 8003460:	b009      	add	sp, #36	; 0x24
 8003462:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003464:	9b03      	ldr	r3, [sp, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	2120      	movs	r1, #32
 800346c:	0033      	movs	r3, r6
 800346e:	0020      	movs	r0, r4
 8003470:	f7ff fdc2 	bl	8002ff8 <I2C_WaitOnFlagUntilTimeout>
 8003474:	1e02      	subs	r2, r0, #0
 8003476:	d1f2      	bne.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003478:	6823      	ldr	r3, [r4, #0]
      if (I2C_Trials == Trials)
 800347a:	9805      	ldr	r0, [sp, #20]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800347c:	61df      	str	r7, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800347e:	2720      	movs	r7, #32
 8003480:	61df      	str	r7, [r3, #28]
      if (I2C_Trials == Trials)
 8003482:	9907      	ldr	r1, [sp, #28]
 8003484:	4281      	cmp	r1, r0
 8003486:	d10f      	bne.n	80034a8 <HAL_I2C_IsDeviceReady+0x11c>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003488:	2180      	movs	r1, #128	; 0x80
 800348a:	6858      	ldr	r0, [r3, #4]
 800348c:	01c9      	lsls	r1, r1, #7
 800348e:	4301      	orrs	r1, r0
 8003490:	6059      	str	r1, [r3, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003492:	9b03      	ldr	r3, [sp, #12]
 8003494:	0039      	movs	r1, r7
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	0020      	movs	r0, r4
 800349a:	0033      	movs	r3, r6
 800349c:	f7ff fdac 	bl	8002ff8 <I2C_WaitOnFlagUntilTimeout>
 80034a0:	2800      	cmp	r0, #0
 80034a2:	d1dc      	bne.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	61df      	str	r7, [r3, #28]
      I2C_Trials++;
 80034a8:	9b07      	ldr	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 80034aa:	9a05      	ldr	r2, [sp, #20]
      I2C_Trials++;
 80034ac:	3301      	adds	r3, #1
 80034ae:	9307      	str	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 80034b0:	9b07      	ldr	r3, [sp, #28]
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d200      	bcs.n	80034b8 <HAL_I2C_IsDeviceReady+0x12c>
 80034b6:	e78b      	b.n	80033d0 <HAL_I2C_IsDeviceReady+0x44>
    hi2c->State = HAL_I2C_STATE_READY;
 80034b8:	0022      	movs	r2, r4
 80034ba:	2320      	movs	r3, #32
 80034bc:	3241      	adds	r2, #65	; 0x41
 80034be:	7013      	strb	r3, [r2, #0]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034c0:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 80034c2:	3440      	adds	r4, #64	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034c4:	4313      	orrs	r3, r2
 80034c6:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 80034c8:	2300      	movs	r3, #0
 80034ca:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 80034cc:	e7c7      	b.n	800345e <HAL_I2C_IsDeviceReady+0xd2>
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	02002000 	.word	0x02002000

080034d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034d6:	0004      	movs	r4, r0
 80034d8:	3441      	adds	r4, #65	; 0x41
 80034da:	7822      	ldrb	r2, [r4, #0]
{
 80034dc:	0003      	movs	r3, r0
 80034de:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80034e0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80034e2:	b2d6      	uxtb	r6, r2
 80034e4:	2a20      	cmp	r2, #32
 80034e6:	d118      	bne.n	800351a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80034e8:	001d      	movs	r5, r3
 80034ea:	3540      	adds	r5, #64	; 0x40
 80034ec:	782a      	ldrb	r2, [r5, #0]
 80034ee:	2a01      	cmp	r2, #1
 80034f0:	d013      	beq.n	800351a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80034f2:	2224      	movs	r2, #36	; 0x24
 80034f4:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	3a23      	subs	r2, #35	; 0x23
 80034fa:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034fc:	4807      	ldr	r0, [pc, #28]	; (800351c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80034fe:	4391      	bics	r1, r2
 8003500:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003502:	6819      	ldr	r1, [r3, #0]
 8003504:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 8003506:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003508:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800350a:	6819      	ldr	r1, [r3, #0]
 800350c:	4339      	orrs	r1, r7
 800350e:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003510:	6819      	ldr	r1, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003516:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003518:	7028      	strb	r0, [r5, #0]
  }
}
 800351a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800351c:	ffffefff 	.word	0xffffefff

08003520 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003520:	0002      	movs	r2, r0
{
 8003522:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003524:	3241      	adds	r2, #65	; 0x41
 8003526:	7814      	ldrb	r4, [r2, #0]
{
 8003528:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800352a:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800352c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800352e:	2c20      	cmp	r4, #32
 8003530:	d117      	bne.n	8003562 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003532:	001c      	movs	r4, r3
 8003534:	3440      	adds	r4, #64	; 0x40
 8003536:	7826      	ldrb	r6, [r4, #0]
 8003538:	2e01      	cmp	r6, #1
 800353a:	d012      	beq.n	8003562 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 800353c:	3022      	adds	r0, #34	; 0x22
 800353e:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3823      	subs	r0, #35	; 0x23
 8003544:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8003546:	4f07      	ldr	r7, [pc, #28]	; (8003564 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003548:	4386      	bics	r6, r0
 800354a:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 800354c:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 800354e:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003550:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8003552:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8003554:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003556:	6819      	ldr	r1, [r3, #0]
 8003558:	4308      	orrs	r0, r1
 800355a:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 800355c:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800355e:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003560:	7020      	strb	r0, [r4, #0]
  }
}
 8003562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003564:	fffff0ff 	.word	0xfffff0ff

08003568 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003568:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800356a:	4b1d      	ldr	r3, [pc, #116]	; (80035e0 <HAL_RCC_GetSysClockFreq+0x78>)
{
 800356c:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 800356e:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8003570:	4022      	ands	r2, r4
 8003572:	2a08      	cmp	r2, #8
 8003574:	d031      	beq.n	80035da <HAL_RCC_GetSysClockFreq+0x72>
 8003576:	2a0c      	cmp	r2, #12
 8003578:	d009      	beq.n	800358e <HAL_RCC_GetSysClockFreq+0x26>
 800357a:	2a04      	cmp	r2, #4
 800357c:	d125      	bne.n	80035ca <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800357e:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8003580:	4b18      	ldr	r3, [pc, #96]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003582:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8003584:	17c0      	asrs	r0, r0, #31
 8003586:	4018      	ands	r0, r3
 8003588:	4b17      	ldr	r3, [pc, #92]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x80>)
 800358a:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 800358c:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800358e:	02a2      	lsls	r2, r4, #10
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003590:	4816      	ldr	r0, [pc, #88]	; (80035ec <HAL_RCC_GetSysClockFreq+0x84>)
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003592:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003594:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003596:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003598:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800359a:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800359c:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800359e:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80035a0:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035a2:	4211      	tst	r1, r2
 80035a4:	d009      	beq.n	80035ba <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80035a6:	4a12      	ldr	r2, [pc, #72]	; (80035f0 <HAL_RCC_GetSysClockFreq+0x88>)
 80035a8:	2300      	movs	r3, #0
 80035aa:	2100      	movs	r1, #0
 80035ac:	f7fc fe6c 	bl	8000288 <__aeabi_lmul>
 80035b0:	0022      	movs	r2, r4
 80035b2:	2300      	movs	r3, #0
 80035b4:	f7fc fe48 	bl	8000248 <__aeabi_uldivmod>
 80035b8:	e7e8      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	2310      	movs	r3, #16
 80035be:	421a      	tst	r2, r3
 80035c0:	d001      	beq.n	80035c6 <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80035c2:	4a0c      	ldr	r2, [pc, #48]	; (80035f4 <HAL_RCC_GetSysClockFreq+0x8c>)
 80035c4:	e7f0      	b.n	80035a8 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80035c6:	4a08      	ldr	r2, [pc, #32]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x80>)
 80035c8:	e7ee      	b.n	80035a8 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80035ca:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80035cc:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80035ce:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80035d0:	041b      	lsls	r3, r3, #16
 80035d2:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80035d4:	3301      	adds	r3, #1
 80035d6:	4098      	lsls	r0, r3
      break;
 80035d8:	e7d8      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 80035da:	4805      	ldr	r0, [pc, #20]	; (80035f0 <HAL_RCC_GetSysClockFreq+0x88>)
 80035dc:	e7d6      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x24>
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	40021000 	.word	0x40021000
 80035e4:	ff48e500 	.word	0xff48e500
 80035e8:	00f42400 	.word	0x00f42400
 80035ec:	08005acb 	.word	0x08005acb
 80035f0:	007a1200 	.word	0x007a1200
 80035f4:	003d0900 	.word	0x003d0900

080035f8 <HAL_RCC_OscConfig>:
{
 80035f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035fa:	0005      	movs	r5, r0
 80035fc:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 80035fe:	2800      	cmp	r0, #0
 8003600:	d05a      	beq.n	80036b8 <HAL_RCC_OscConfig+0xc0>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003602:	230c      	movs	r3, #12
 8003604:	4cbe      	ldr	r4, [pc, #760]	; (8003900 <HAL_RCC_OscConfig+0x308>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003606:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003608:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800360a:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800360c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800360e:	2380      	movs	r3, #128	; 0x80
 8003610:	025b      	lsls	r3, r3, #9
 8003612:	0019      	movs	r1, r3
 8003614:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003616:	07d2      	lsls	r2, r2, #31
 8003618:	d442      	bmi.n	80036a0 <HAL_RCC_OscConfig+0xa8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800361a:	682b      	ldr	r3, [r5, #0]
 800361c:	079b      	lsls	r3, r3, #30
 800361e:	d500      	bpl.n	8003622 <HAL_RCC_OscConfig+0x2a>
 8003620:	e08b      	b.n	800373a <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003622:	682b      	ldr	r3, [r5, #0]
 8003624:	06db      	lsls	r3, r3, #27
 8003626:	d529      	bpl.n	800367c <HAL_RCC_OscConfig+0x84>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003628:	2e00      	cmp	r6, #0
 800362a:	d000      	beq.n	800362e <HAL_RCC_OscConfig+0x36>
 800362c:	e0dc      	b.n	80037e8 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800362e:	6823      	ldr	r3, [r4, #0]
 8003630:	059b      	lsls	r3, r3, #22
 8003632:	d502      	bpl.n	800363a <HAL_RCC_OscConfig+0x42>
 8003634:	69eb      	ldr	r3, [r5, #28]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d03e      	beq.n	80036b8 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800363a:	6862      	ldr	r2, [r4, #4]
 800363c:	49b1      	ldr	r1, [pc, #708]	; (8003904 <HAL_RCC_OscConfig+0x30c>)
 800363e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003640:	400a      	ands	r2, r1
 8003642:	431a      	orrs	r2, r3
 8003644:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003646:	6861      	ldr	r1, [r4, #4]
 8003648:	6a2a      	ldr	r2, [r5, #32]
 800364a:	0209      	lsls	r1, r1, #8
 800364c:	0a09      	lsrs	r1, r1, #8
 800364e:	0612      	lsls	r2, r2, #24
 8003650:	430a      	orrs	r2, r1
 8003652:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003654:	2280      	movs	r2, #128	; 0x80
 8003656:	0b5b      	lsrs	r3, r3, #13
 8003658:	3301      	adds	r3, #1
 800365a:	0212      	lsls	r2, r2, #8
 800365c:	409a      	lsls	r2, r3
 800365e:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003660:	68e1      	ldr	r1, [r4, #12]
 8003662:	060a      	lsls	r2, r1, #24
 8003664:	49a8      	ldr	r1, [pc, #672]	; (8003908 <HAL_RCC_OscConfig+0x310>)
 8003666:	0f12      	lsrs	r2, r2, #28
 8003668:	5c8a      	ldrb	r2, [r1, r2]
 800366a:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800366c:	4aa7      	ldr	r2, [pc, #668]	; (800390c <HAL_RCC_OscConfig+0x314>)
 800366e:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8003670:	4ba7      	ldr	r3, [pc, #668]	; (8003910 <HAL_RCC_OscConfig+0x318>)
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	f7fe feb8 	bl	80023e8 <HAL_InitTick>
        if(status != HAL_OK)
 8003678:	2800      	cmp	r0, #0
 800367a:	d134      	bne.n	80036e6 <HAL_RCC_OscConfig+0xee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800367c:	682b      	ldr	r3, [r5, #0]
 800367e:	071b      	lsls	r3, r3, #28
 8003680:	d500      	bpl.n	8003684 <HAL_RCC_OscConfig+0x8c>
 8003682:	e0e8      	b.n	8003856 <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003684:	682b      	ldr	r3, [r5, #0]
 8003686:	075b      	lsls	r3, r3, #29
 8003688:	d500      	bpl.n	800368c <HAL_RCC_OscConfig+0x94>
 800368a:	e10a      	b.n	80038a2 <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800368c:	682b      	ldr	r3, [r5, #0]
 800368e:	069b      	lsls	r3, r3, #26
 8003690:	d500      	bpl.n	8003694 <HAL_RCC_OscConfig+0x9c>
 8003692:	e18e      	b.n	80039b2 <HAL_RCC_OscConfig+0x3ba>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003694:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003696:	2b00      	cmp	r3, #0
 8003698:	d000      	beq.n	800369c <HAL_RCC_OscConfig+0xa4>
 800369a:	e1bd      	b.n	8003a18 <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 800369c:	2000      	movs	r0, #0
 800369e:	e022      	b.n	80036e6 <HAL_RCC_OscConfig+0xee>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036a0:	2e08      	cmp	r6, #8
 80036a2:	d003      	beq.n	80036ac <HAL_RCC_OscConfig+0xb4>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80036a4:	2e0c      	cmp	r6, #12
 80036a6:	d109      	bne.n	80036bc <HAL_RCC_OscConfig+0xc4>
 80036a8:	2f00      	cmp	r7, #0
 80036aa:	d007      	beq.n	80036bc <HAL_RCC_OscConfig+0xc4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ac:	6823      	ldr	r3, [r4, #0]
 80036ae:	039b      	lsls	r3, r3, #14
 80036b0:	d5b3      	bpl.n	800361a <HAL_RCC_OscConfig+0x22>
 80036b2:	686b      	ldr	r3, [r5, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1b0      	bne.n	800361a <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 80036b8:	2001      	movs	r0, #1
 80036ba:	e014      	b.n	80036e6 <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036bc:	686a      	ldr	r2, [r5, #4]
 80036be:	428a      	cmp	r2, r1
 80036c0:	d113      	bne.n	80036ea <HAL_RCC_OscConfig+0xf2>
 80036c2:	6822      	ldr	r2, [r4, #0]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80036c8:	f7fe fed2 	bl	8002470 <HAL_GetTick>
 80036cc:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80036ce:	2280      	movs	r2, #128	; 0x80
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	0292      	lsls	r2, r2, #10
 80036d4:	4213      	tst	r3, r2
 80036d6:	d1a0      	bne.n	800361a <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036d8:	f7fe feca 	bl	8002470 <HAL_GetTick>
 80036dc:	9b00      	ldr	r3, [sp, #0]
 80036de:	1ac0      	subs	r0, r0, r3
 80036e0:	2864      	cmp	r0, #100	; 0x64
 80036e2:	d9f4      	bls.n	80036ce <HAL_RCC_OscConfig+0xd6>
            return HAL_TIMEOUT;
 80036e4:	2003      	movs	r0, #3
}
 80036e6:	b005      	add	sp, #20
 80036e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036ea:	21a0      	movs	r1, #160	; 0xa0
 80036ec:	02c9      	lsls	r1, r1, #11
 80036ee:	428a      	cmp	r2, r1
 80036f0:	d105      	bne.n	80036fe <HAL_RCC_OscConfig+0x106>
 80036f2:	2280      	movs	r2, #128	; 0x80
 80036f4:	6821      	ldr	r1, [r4, #0]
 80036f6:	02d2      	lsls	r2, r2, #11
 80036f8:	430a      	orrs	r2, r1
 80036fa:	6022      	str	r2, [r4, #0]
 80036fc:	e7e1      	b.n	80036c2 <HAL_RCC_OscConfig+0xca>
 80036fe:	6821      	ldr	r1, [r4, #0]
 8003700:	4884      	ldr	r0, [pc, #528]	; (8003914 <HAL_RCC_OscConfig+0x31c>)
 8003702:	4001      	ands	r1, r0
 8003704:	6021      	str	r1, [r4, #0]
 8003706:	6821      	ldr	r1, [r4, #0]
 8003708:	400b      	ands	r3, r1
 800370a:	9303      	str	r3, [sp, #12]
 800370c:	9b03      	ldr	r3, [sp, #12]
 800370e:	4982      	ldr	r1, [pc, #520]	; (8003918 <HAL_RCC_OscConfig+0x320>)
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	400b      	ands	r3, r1
 8003714:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003716:	2a00      	cmp	r2, #0
 8003718:	d1d6      	bne.n	80036c8 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
 800371a:	f7fe fea9 	bl	8002470 <HAL_GetTick>
 800371e:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003720:	2280      	movs	r2, #128	; 0x80
 8003722:	6823      	ldr	r3, [r4, #0]
 8003724:	0292      	lsls	r2, r2, #10
 8003726:	4213      	tst	r3, r2
 8003728:	d100      	bne.n	800372c <HAL_RCC_OscConfig+0x134>
 800372a:	e776      	b.n	800361a <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800372c:	f7fe fea0 	bl	8002470 <HAL_GetTick>
 8003730:	9b00      	ldr	r3, [sp, #0]
 8003732:	1ac0      	subs	r0, r0, r3
 8003734:	2864      	cmp	r0, #100	; 0x64
 8003736:	d9f3      	bls.n	8003720 <HAL_RCC_OscConfig+0x128>
 8003738:	e7d4      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
    hsi_state = RCC_OscInitStruct->HSIState;
 800373a:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800373c:	2e04      	cmp	r6, #4
 800373e:	d003      	beq.n	8003748 <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003740:	2e0c      	cmp	r6, #12
 8003742:	d124      	bne.n	800378e <HAL_RCC_OscConfig+0x196>
 8003744:	2f00      	cmp	r7, #0
 8003746:	d122      	bne.n	800378e <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	075b      	lsls	r3, r3, #29
 800374c:	d501      	bpl.n	8003752 <HAL_RCC_OscConfig+0x15a>
 800374e:	2a00      	cmp	r2, #0
 8003750:	d0b2      	beq.n	80036b8 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003752:	6861      	ldr	r1, [r4, #4]
 8003754:	692b      	ldr	r3, [r5, #16]
 8003756:	4871      	ldr	r0, [pc, #452]	; (800391c <HAL_RCC_OscConfig+0x324>)
 8003758:	021b      	lsls	r3, r3, #8
 800375a:	4001      	ands	r1, r0
 800375c:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800375e:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003760:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	438b      	bics	r3, r1
 8003766:	4313      	orrs	r3, r2
 8003768:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800376a:	f7ff fefd 	bl	8003568 <HAL_RCC_GetSysClockFreq>
 800376e:	68e3      	ldr	r3, [r4, #12]
 8003770:	4a65      	ldr	r2, [pc, #404]	; (8003908 <HAL_RCC_OscConfig+0x310>)
 8003772:	061b      	lsls	r3, r3, #24
 8003774:	0f1b      	lsrs	r3, r3, #28
 8003776:	5cd3      	ldrb	r3, [r2, r3]
 8003778:	40d8      	lsrs	r0, r3
 800377a:	4b64      	ldr	r3, [pc, #400]	; (800390c <HAL_RCC_OscConfig+0x314>)
 800377c:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 800377e:	4b64      	ldr	r3, [pc, #400]	; (8003910 <HAL_RCC_OscConfig+0x318>)
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	f7fe fe31 	bl	80023e8 <HAL_InitTick>
      if(status != HAL_OK)
 8003786:	2800      	cmp	r0, #0
 8003788:	d100      	bne.n	800378c <HAL_RCC_OscConfig+0x194>
 800378a:	e74a      	b.n	8003622 <HAL_RCC_OscConfig+0x2a>
 800378c:	e7ab      	b.n	80036e6 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800378e:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8003790:	2a00      	cmp	r2, #0
 8003792:	d018      	beq.n	80037c6 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003794:	2109      	movs	r1, #9
 8003796:	438b      	bics	r3, r1
 8003798:	4313      	orrs	r3, r2
 800379a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800379c:	f7fe fe68 	bl	8002470 <HAL_GetTick>
 80037a0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037a2:	2204      	movs	r2, #4
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	4213      	tst	r3, r2
 80037a8:	d007      	beq.n	80037ba <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037aa:	6862      	ldr	r2, [r4, #4]
 80037ac:	692b      	ldr	r3, [r5, #16]
 80037ae:	495b      	ldr	r1, [pc, #364]	; (800391c <HAL_RCC_OscConfig+0x324>)
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	400a      	ands	r2, r1
 80037b4:	4313      	orrs	r3, r2
 80037b6:	6063      	str	r3, [r4, #4]
 80037b8:	e733      	b.n	8003622 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037ba:	f7fe fe59 	bl	8002470 <HAL_GetTick>
 80037be:	1bc0      	subs	r0, r0, r7
 80037c0:	2802      	cmp	r0, #2
 80037c2:	d9ee      	bls.n	80037a2 <HAL_RCC_OscConfig+0x1aa>
 80037c4:	e78e      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 80037c6:	2201      	movs	r2, #1
 80037c8:	4393      	bics	r3, r2
 80037ca:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80037cc:	f7fe fe50 	bl	8002470 <HAL_GetTick>
 80037d0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037d2:	2204      	movs	r2, #4
 80037d4:	6823      	ldr	r3, [r4, #0]
 80037d6:	4213      	tst	r3, r2
 80037d8:	d100      	bne.n	80037dc <HAL_RCC_OscConfig+0x1e4>
 80037da:	e722      	b.n	8003622 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037dc:	f7fe fe48 	bl	8002470 <HAL_GetTick>
 80037e0:	1bc0      	subs	r0, r0, r7
 80037e2:	2802      	cmp	r0, #2
 80037e4:	d9f5      	bls.n	80037d2 <HAL_RCC_OscConfig+0x1da>
 80037e6:	e77d      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037e8:	69eb      	ldr	r3, [r5, #28]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d020      	beq.n	8003830 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 80037ee:	2380      	movs	r3, #128	; 0x80
 80037f0:	6822      	ldr	r2, [r4, #0]
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	4313      	orrs	r3, r2
 80037f6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80037f8:	f7fe fe3a 	bl	8002470 <HAL_GetTick>
 80037fc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80037fe:	2280      	movs	r2, #128	; 0x80
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	0092      	lsls	r2, r2, #2
 8003804:	4213      	tst	r3, r2
 8003806:	d00d      	beq.n	8003824 <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003808:	6863      	ldr	r3, [r4, #4]
 800380a:	4a3e      	ldr	r2, [pc, #248]	; (8003904 <HAL_RCC_OscConfig+0x30c>)
 800380c:	4013      	ands	r3, r2
 800380e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003810:	4313      	orrs	r3, r2
 8003812:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003814:	6862      	ldr	r2, [r4, #4]
 8003816:	6a2b      	ldr	r3, [r5, #32]
 8003818:	0212      	lsls	r2, r2, #8
 800381a:	061b      	lsls	r3, r3, #24
 800381c:	0a12      	lsrs	r2, r2, #8
 800381e:	4313      	orrs	r3, r2
 8003820:	6063      	str	r3, [r4, #4]
 8003822:	e72b      	b.n	800367c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003824:	f7fe fe24 	bl	8002470 <HAL_GetTick>
 8003828:	1bc0      	subs	r0, r0, r7
 800382a:	2802      	cmp	r0, #2
 800382c:	d9e7      	bls.n	80037fe <HAL_RCC_OscConfig+0x206>
 800382e:	e759      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_MSI_DISABLE();
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	4a3b      	ldr	r2, [pc, #236]	; (8003920 <HAL_RCC_OscConfig+0x328>)
 8003834:	4013      	ands	r3, r2
 8003836:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003838:	f7fe fe1a 	bl	8002470 <HAL_GetTick>
 800383c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800383e:	2280      	movs	r2, #128	; 0x80
 8003840:	6823      	ldr	r3, [r4, #0]
 8003842:	0092      	lsls	r2, r2, #2
 8003844:	4213      	tst	r3, r2
 8003846:	d100      	bne.n	800384a <HAL_RCC_OscConfig+0x252>
 8003848:	e718      	b.n	800367c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800384a:	f7fe fe11 	bl	8002470 <HAL_GetTick>
 800384e:	1bc0      	subs	r0, r0, r7
 8003850:	2802      	cmp	r0, #2
 8003852:	d9f4      	bls.n	800383e <HAL_RCC_OscConfig+0x246>
 8003854:	e746      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003856:	696a      	ldr	r2, [r5, #20]
 8003858:	2301      	movs	r3, #1
 800385a:	2a00      	cmp	r2, #0
 800385c:	d010      	beq.n	8003880 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 800385e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003860:	4313      	orrs	r3, r2
 8003862:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003864:	f7fe fe04 	bl	8002470 <HAL_GetTick>
 8003868:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800386a:	2202      	movs	r2, #2
 800386c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800386e:	4213      	tst	r3, r2
 8003870:	d000      	beq.n	8003874 <HAL_RCC_OscConfig+0x27c>
 8003872:	e707      	b.n	8003684 <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003874:	f7fe fdfc 	bl	8002470 <HAL_GetTick>
 8003878:	1bc0      	subs	r0, r0, r7
 800387a:	2802      	cmp	r0, #2
 800387c:	d9f5      	bls.n	800386a <HAL_RCC_OscConfig+0x272>
 800387e:	e731      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_LSI_DISABLE();
 8003880:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003882:	439a      	bics	r2, r3
 8003884:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003886:	f7fe fdf3 	bl	8002470 <HAL_GetTick>
 800388a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800388c:	2202      	movs	r2, #2
 800388e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003890:	4213      	tst	r3, r2
 8003892:	d100      	bne.n	8003896 <HAL_RCC_OscConfig+0x29e>
 8003894:	e6f6      	b.n	8003684 <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003896:	f7fe fdeb 	bl	8002470 <HAL_GetTick>
 800389a:	1bc0      	subs	r0, r0, r7
 800389c:	2802      	cmp	r0, #2
 800389e:	d9f5      	bls.n	800388c <HAL_RCC_OscConfig+0x294>
 80038a0:	e720      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038a2:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80038a4:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038a6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80038a8:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80038aa:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038ac:	421a      	tst	r2, r3
 80038ae:	d104      	bne.n	80038ba <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 80038b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80038b2:	4313      	orrs	r3, r2
 80038b4:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80038b6:	2301      	movs	r3, #1
 80038b8:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ba:	2280      	movs	r2, #128	; 0x80
 80038bc:	4f19      	ldr	r7, [pc, #100]	; (8003924 <HAL_RCC_OscConfig+0x32c>)
 80038be:	0052      	lsls	r2, r2, #1
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	4213      	tst	r3, r2
 80038c4:	d008      	beq.n	80038d8 <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038c6:	2280      	movs	r2, #128	; 0x80
 80038c8:	68ab      	ldr	r3, [r5, #8]
 80038ca:	0052      	lsls	r2, r2, #1
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d12b      	bne.n	8003928 <HAL_RCC_OscConfig+0x330>
 80038d0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80038d2:	4313      	orrs	r3, r2
 80038d4:	6523      	str	r3, [r4, #80]	; 0x50
 80038d6:	e04c      	b.n	8003972 <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038d8:	2280      	movs	r2, #128	; 0x80
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	0052      	lsls	r2, r2, #1
 80038de:	4313      	orrs	r3, r2
 80038e0:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80038e2:	f7fe fdc5 	bl	8002470 <HAL_GetTick>
 80038e6:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e8:	2280      	movs	r2, #128	; 0x80
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	0052      	lsls	r2, r2, #1
 80038ee:	4213      	tst	r3, r2
 80038f0:	d1e9      	bne.n	80038c6 <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f2:	f7fe fdbd 	bl	8002470 <HAL_GetTick>
 80038f6:	9b01      	ldr	r3, [sp, #4]
 80038f8:	1ac0      	subs	r0, r0, r3
 80038fa:	2864      	cmp	r0, #100	; 0x64
 80038fc:	d9f4      	bls.n	80038e8 <HAL_RCC_OscConfig+0x2f0>
 80038fe:	e6f1      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
 8003900:	40021000 	.word	0x40021000
 8003904:	ffff1fff 	.word	0xffff1fff
 8003908:	08005abb 	.word	0x08005abb
 800390c:	20000040 	.word	0x20000040
 8003910:	20000048 	.word	0x20000048
 8003914:	fffeffff 	.word	0xfffeffff
 8003918:	fffbffff 	.word	0xfffbffff
 800391c:	ffffe0ff 	.word	0xffffe0ff
 8003920:	fffffeff 	.word	0xfffffeff
 8003924:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003928:	2b00      	cmp	r3, #0
 800392a:	d116      	bne.n	800395a <HAL_RCC_OscConfig+0x362>
 800392c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800392e:	4a6b      	ldr	r2, [pc, #428]	; (8003adc <HAL_RCC_OscConfig+0x4e4>)
 8003930:	4013      	ands	r3, r2
 8003932:	6523      	str	r3, [r4, #80]	; 0x50
 8003934:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003936:	4a6a      	ldr	r2, [pc, #424]	; (8003ae0 <HAL_RCC_OscConfig+0x4e8>)
 8003938:	4013      	ands	r3, r2
 800393a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800393c:	f7fe fd98 	bl	8002470 <HAL_GetTick>
 8003940:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003942:	2280      	movs	r2, #128	; 0x80
 8003944:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003946:	0092      	lsls	r2, r2, #2
 8003948:	4213      	tst	r3, r2
 800394a:	d01a      	beq.n	8003982 <HAL_RCC_OscConfig+0x38a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800394c:	f7fe fd90 	bl	8002470 <HAL_GetTick>
 8003950:	4b64      	ldr	r3, [pc, #400]	; (8003ae4 <HAL_RCC_OscConfig+0x4ec>)
 8003952:	1bc0      	subs	r0, r0, r7
 8003954:	4298      	cmp	r0, r3
 8003956:	d9f4      	bls.n	8003942 <HAL_RCC_OscConfig+0x34a>
 8003958:	e6c4      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800395a:	21a0      	movs	r1, #160	; 0xa0
 800395c:	00c9      	lsls	r1, r1, #3
 800395e:	428b      	cmp	r3, r1
 8003960:	d118      	bne.n	8003994 <HAL_RCC_OscConfig+0x39c>
 8003962:	2380      	movs	r3, #128	; 0x80
 8003964:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	430b      	orrs	r3, r1
 800396a:	6523      	str	r3, [r4, #80]	; 0x50
 800396c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800396e:	431a      	orrs	r2, r3
 8003970:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8003972:	f7fe fd7d 	bl	8002470 <HAL_GetTick>
 8003976:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003978:	2280      	movs	r2, #128	; 0x80
 800397a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800397c:	0092      	lsls	r2, r2, #2
 800397e:	4213      	tst	r3, r2
 8003980:	d010      	beq.n	80039a4 <HAL_RCC_OscConfig+0x3ac>
    if(pwrclkchanged == SET)
 8003982:	9b00      	ldr	r3, [sp, #0]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d000      	beq.n	800398a <HAL_RCC_OscConfig+0x392>
 8003988:	e680      	b.n	800368c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_PWR_CLK_DISABLE();
 800398a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800398c:	4a56      	ldr	r2, [pc, #344]	; (8003ae8 <HAL_RCC_OscConfig+0x4f0>)
 800398e:	4013      	ands	r3, r2
 8003990:	63a3      	str	r3, [r4, #56]	; 0x38
 8003992:	e67b      	b.n	800368c <HAL_RCC_OscConfig+0x94>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003994:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003996:	4a51      	ldr	r2, [pc, #324]	; (8003adc <HAL_RCC_OscConfig+0x4e4>)
 8003998:	4013      	ands	r3, r2
 800399a:	6523      	str	r3, [r4, #80]	; 0x50
 800399c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800399e:	4a50      	ldr	r2, [pc, #320]	; (8003ae0 <HAL_RCC_OscConfig+0x4e8>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	e797      	b.n	80038d4 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039a4:	f7fe fd64 	bl	8002470 <HAL_GetTick>
 80039a8:	4b4e      	ldr	r3, [pc, #312]	; (8003ae4 <HAL_RCC_OscConfig+0x4ec>)
 80039aa:	1bc0      	subs	r0, r0, r7
 80039ac:	4298      	cmp	r0, r3
 80039ae:	d9e3      	bls.n	8003978 <HAL_RCC_OscConfig+0x380>
 80039b0:	e698      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039b2:	69a9      	ldr	r1, [r5, #24]
 80039b4:	2301      	movs	r3, #1
 80039b6:	4a4d      	ldr	r2, [pc, #308]	; (8003aec <HAL_RCC_OscConfig+0x4f4>)
 80039b8:	2900      	cmp	r1, #0
 80039ba:	d018      	beq.n	80039ee <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI48_ENABLE();
 80039bc:	68a1      	ldr	r1, [r4, #8]
 80039be:	4319      	orrs	r1, r3
 80039c0:	60a1      	str	r1, [r4, #8]
 80039c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039c4:	430b      	orrs	r3, r1
 80039c6:	6363      	str	r3, [r4, #52]	; 0x34
 80039c8:	2380      	movs	r3, #128	; 0x80
 80039ca:	6a11      	ldr	r1, [r2, #32]
 80039cc:	019b      	lsls	r3, r3, #6
 80039ce:	430b      	orrs	r3, r1
 80039d0:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80039d2:	f7fe fd4d 	bl	8002470 <HAL_GetTick>
 80039d6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80039d8:	2202      	movs	r2, #2
 80039da:	68a3      	ldr	r3, [r4, #8]
 80039dc:	4213      	tst	r3, r2
 80039de:	d000      	beq.n	80039e2 <HAL_RCC_OscConfig+0x3ea>
 80039e0:	e658      	b.n	8003694 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039e2:	f7fe fd45 	bl	8002470 <HAL_GetTick>
 80039e6:	1bc0      	subs	r0, r0, r7
 80039e8:	2802      	cmp	r0, #2
 80039ea:	d9f5      	bls.n	80039d8 <HAL_RCC_OscConfig+0x3e0>
 80039ec:	e67a      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI48_DISABLE();
 80039ee:	68a1      	ldr	r1, [r4, #8]
 80039f0:	4399      	bics	r1, r3
 80039f2:	60a1      	str	r1, [r4, #8]
 80039f4:	6a13      	ldr	r3, [r2, #32]
 80039f6:	493e      	ldr	r1, [pc, #248]	; (8003af0 <HAL_RCC_OscConfig+0x4f8>)
 80039f8:	400b      	ands	r3, r1
 80039fa:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80039fc:	f7fe fd38 	bl	8002470 <HAL_GetTick>
 8003a00:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003a02:	2202      	movs	r2, #2
 8003a04:	68a3      	ldr	r3, [r4, #8]
 8003a06:	4213      	tst	r3, r2
 8003a08:	d100      	bne.n	8003a0c <HAL_RCC_OscConfig+0x414>
 8003a0a:	e643      	b.n	8003694 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a0c:	f7fe fd30 	bl	8002470 <HAL_GetTick>
 8003a10:	1bc0      	subs	r0, r0, r7
 8003a12:	2802      	cmp	r0, #2
 8003a14:	d9f5      	bls.n	8003a02 <HAL_RCC_OscConfig+0x40a>
 8003a16:	e665      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a18:	2e0c      	cmp	r6, #12
 8003a1a:	d043      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x4ac>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a1c:	4a35      	ldr	r2, [pc, #212]	; (8003af4 <HAL_RCC_OscConfig+0x4fc>)
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d12e      	bne.n	8003a80 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_PLL_DISABLE();
 8003a22:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a24:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003a26:	4013      	ands	r3, r2
 8003a28:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003a2a:	f7fe fd21 	bl	8002470 <HAL_GetTick>
 8003a2e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a30:	04bf      	lsls	r7, r7, #18
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	423b      	tst	r3, r7
 8003a36:	d11d      	bne.n	8003a74 <HAL_RCC_OscConfig+0x47c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a38:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8003a3a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003a3c:	68e2      	ldr	r2, [r4, #12]
 8003a3e:	430b      	orrs	r3, r1
 8003a40:	492d      	ldr	r1, [pc, #180]	; (8003af8 <HAL_RCC_OscConfig+0x500>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003a42:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a44:	400a      	ands	r2, r1
 8003a46:	4313      	orrs	r3, r2
 8003a48:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003a4a:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8003a50:	2380      	movs	r3, #128	; 0x80
 8003a52:	6822      	ldr	r2, [r4, #0]
 8003a54:	045b      	lsls	r3, r3, #17
 8003a56:	4313      	orrs	r3, r2
 8003a58:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003a5a:	f7fe fd09 	bl	8002470 <HAL_GetTick>
 8003a5e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003a60:	6823      	ldr	r3, [r4, #0]
 8003a62:	4233      	tst	r3, r6
 8003a64:	d000      	beq.n	8003a68 <HAL_RCC_OscConfig+0x470>
 8003a66:	e619      	b.n	800369c <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a68:	f7fe fd02 	bl	8002470 <HAL_GetTick>
 8003a6c:	1b40      	subs	r0, r0, r5
 8003a6e:	2802      	cmp	r0, #2
 8003a70:	d9f6      	bls.n	8003a60 <HAL_RCC_OscConfig+0x468>
 8003a72:	e637      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a74:	f7fe fcfc 	bl	8002470 <HAL_GetTick>
 8003a78:	1b80      	subs	r0, r0, r6
 8003a7a:	2802      	cmp	r0, #2
 8003a7c:	d9d9      	bls.n	8003a32 <HAL_RCC_OscConfig+0x43a>
 8003a7e:	e631      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_PLL_DISABLE();
 8003a80:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a82:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003a84:	4013      	ands	r3, r2
 8003a86:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003a88:	f7fe fcf2 	bl	8002470 <HAL_GetTick>
 8003a8c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a8e:	04b6      	lsls	r6, r6, #18
 8003a90:	6823      	ldr	r3, [r4, #0]
 8003a92:	4233      	tst	r3, r6
 8003a94:	d100      	bne.n	8003a98 <HAL_RCC_OscConfig+0x4a0>
 8003a96:	e601      	b.n	800369c <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a98:	f7fe fcea 	bl	8002470 <HAL_GetTick>
 8003a9c:	1b40      	subs	r0, r0, r5
 8003a9e:	2802      	cmp	r0, #2
 8003aa0:	d9f6      	bls.n	8003a90 <HAL_RCC_OscConfig+0x498>
 8003aa2:	e61f      	b.n	80036e4 <HAL_RCC_OscConfig+0xec>
        return HAL_ERROR;
 8003aa4:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d100      	bne.n	8003aac <HAL_RCC_OscConfig+0x4b4>
 8003aaa:	e61c      	b.n	80036e6 <HAL_RCC_OscConfig+0xee>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aac:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8003aae:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8003ab2:	0252      	lsls	r2, r2, #9
 8003ab4:	401a      	ands	r2, r3
 8003ab6:	428a      	cmp	r2, r1
 8003ab8:	d000      	beq.n	8003abc <HAL_RCC_OscConfig+0x4c4>
 8003aba:	e5fd      	b.n	80036b8 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003abc:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003abe:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ac0:	0392      	lsls	r2, r2, #14
 8003ac2:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac4:	428a      	cmp	r2, r1
 8003ac6:	d000      	beq.n	8003aca <HAL_RCC_OscConfig+0x4d2>
 8003ac8:	e5f6      	b.n	80036b8 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003aca:	22c0      	movs	r2, #192	; 0xc0
 8003acc:	0412      	lsls	r2, r2, #16
 8003ace:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ad0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d100      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x4e0>
 8003ad6:	e5e1      	b.n	800369c <HAL_RCC_OscConfig+0xa4>
 8003ad8:	e5ee      	b.n	80036b8 <HAL_RCC_OscConfig+0xc0>
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	fffffeff 	.word	0xfffffeff
 8003ae0:	fffffbff 	.word	0xfffffbff
 8003ae4:	00001388 	.word	0x00001388
 8003ae8:	efffffff 	.word	0xefffffff
 8003aec:	40010000 	.word	0x40010000
 8003af0:	ffffdfff 	.word	0xffffdfff
 8003af4:	feffffff 	.word	0xfeffffff
 8003af8:	ff02ffff 	.word	0xff02ffff

08003afc <HAL_RCC_ClockConfig>:
{
 8003afc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003afe:	1e04      	subs	r4, r0, #0
 8003b00:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8003b02:	d101      	bne.n	8003b08 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8003b04:	2001      	movs	r0, #1
}
 8003b06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b08:	2501      	movs	r5, #1
 8003b0a:	4e5b      	ldr	r6, [pc, #364]	; (8003c78 <HAL_RCC_ClockConfig+0x17c>)
 8003b0c:	9a01      	ldr	r2, [sp, #4]
 8003b0e:	6833      	ldr	r3, [r6, #0]
 8003b10:	402b      	ands	r3, r5
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d331      	bcc.n	8003b7a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b16:	6822      	ldr	r2, [r4, #0]
 8003b18:	0793      	lsls	r3, r2, #30
 8003b1a:	d443      	bmi.n	8003ba4 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b1c:	07d3      	lsls	r3, r2, #31
 8003b1e:	d449      	bmi.n	8003bb4 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b20:	2501      	movs	r5, #1
 8003b22:	6833      	ldr	r3, [r6, #0]
 8003b24:	9a01      	ldr	r2, [sp, #4]
 8003b26:	402b      	ands	r3, r5
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d909      	bls.n	8003b40 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2c:	6833      	ldr	r3, [r6, #0]
 8003b2e:	43ab      	bics	r3, r5
 8003b30:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003b32:	f7fe fc9d 	bl	8002470 <HAL_GetTick>
 8003b36:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b38:	6833      	ldr	r3, [r6, #0]
 8003b3a:	422b      	tst	r3, r5
 8003b3c:	d000      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x44>
 8003b3e:	e08c      	b.n	8003c5a <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b40:	6822      	ldr	r2, [r4, #0]
 8003b42:	4d4e      	ldr	r5, [pc, #312]	; (8003c7c <HAL_RCC_ClockConfig+0x180>)
 8003b44:	0753      	lsls	r3, r2, #29
 8003b46:	d500      	bpl.n	8003b4a <HAL_RCC_ClockConfig+0x4e>
 8003b48:	e08f      	b.n	8003c6a <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b4a:	0713      	lsls	r3, r2, #28
 8003b4c:	d506      	bpl.n	8003b5c <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b4e:	68e9      	ldr	r1, [r5, #12]
 8003b50:	6923      	ldr	r3, [r4, #16]
 8003b52:	4a4b      	ldr	r2, [pc, #300]	; (8003c80 <HAL_RCC_ClockConfig+0x184>)
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	400a      	ands	r2, r1
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b5c:	f7ff fd04 	bl	8003568 <HAL_RCC_GetSysClockFreq>
 8003b60:	68eb      	ldr	r3, [r5, #12]
 8003b62:	4a48      	ldr	r2, [pc, #288]	; (8003c84 <HAL_RCC_ClockConfig+0x188>)
 8003b64:	061b      	lsls	r3, r3, #24
 8003b66:	0f1b      	lsrs	r3, r3, #28
 8003b68:	5cd3      	ldrb	r3, [r2, r3]
 8003b6a:	40d8      	lsrs	r0, r3
 8003b6c:	4b46      	ldr	r3, [pc, #280]	; (8003c88 <HAL_RCC_ClockConfig+0x18c>)
 8003b6e:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8003b70:	4b46      	ldr	r3, [pc, #280]	; (8003c8c <HAL_RCC_ClockConfig+0x190>)
 8003b72:	6818      	ldr	r0, [r3, #0]
 8003b74:	f7fe fc38 	bl	80023e8 <HAL_InitTick>
  if(status != HAL_OK)
 8003b78:	e7c5      	b.n	8003b06 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b7a:	6833      	ldr	r3, [r6, #0]
 8003b7c:	9a01      	ldr	r2, [sp, #4]
 8003b7e:	43ab      	bics	r3, r5
 8003b80:	4313      	orrs	r3, r2
 8003b82:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003b84:	f7fe fc74 	bl	8002470 <HAL_GetTick>
 8003b88:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8a:	6833      	ldr	r3, [r6, #0]
 8003b8c:	9a01      	ldr	r2, [sp, #4]
 8003b8e:	402b      	ands	r3, r5
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d0c0      	beq.n	8003b16 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b94:	f7fe fc6c 	bl	8002470 <HAL_GetTick>
 8003b98:	4b3d      	ldr	r3, [pc, #244]	; (8003c90 <HAL_RCC_ClockConfig+0x194>)
 8003b9a:	1bc0      	subs	r0, r0, r7
 8003b9c:	4298      	cmp	r0, r3
 8003b9e:	d9f4      	bls.n	8003b8a <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8003ba0:	2003      	movs	r0, #3
 8003ba2:	e7b0      	b.n	8003b06 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ba4:	20f0      	movs	r0, #240	; 0xf0
 8003ba6:	4935      	ldr	r1, [pc, #212]	; (8003c7c <HAL_RCC_ClockConfig+0x180>)
 8003ba8:	68cb      	ldr	r3, [r1, #12]
 8003baa:	4383      	bics	r3, r0
 8003bac:	68a0      	ldr	r0, [r4, #8]
 8003bae:	4303      	orrs	r3, r0
 8003bb0:	60cb      	str	r3, [r1, #12]
 8003bb2:	e7b3      	b.n	8003b1c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bb4:	4d31      	ldr	r5, [pc, #196]	; (8003c7c <HAL_RCC_ClockConfig+0x180>)
 8003bb6:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bb8:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bba:	2a02      	cmp	r2, #2
 8003bbc:	d118      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bbe:	039b      	lsls	r3, r3, #14
 8003bc0:	d5a0      	bpl.n	8003b04 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bc2:	2103      	movs	r1, #3
 8003bc4:	68eb      	ldr	r3, [r5, #12]
 8003bc6:	438b      	bics	r3, r1
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8003bcc:	f7fe fc50 	bl	8002470 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd0:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8003bd2:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d118      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bd8:	220c      	movs	r2, #12
 8003bda:	68eb      	ldr	r3, [r5, #12]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d09e      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003be2:	f7fe fc45 	bl	8002470 <HAL_GetTick>
 8003be6:	4b2a      	ldr	r3, [pc, #168]	; (8003c90 <HAL_RCC_ClockConfig+0x194>)
 8003be8:	1bc0      	subs	r0, r0, r7
 8003bea:	4298      	cmp	r0, r3
 8003bec:	d9f4      	bls.n	8003bd8 <HAL_RCC_ClockConfig+0xdc>
 8003bee:	e7d7      	b.n	8003ba0 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bf0:	2a03      	cmp	r2, #3
 8003bf2:	d102      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bf4:	019b      	lsls	r3, r3, #6
 8003bf6:	d4e4      	bmi.n	8003bc2 <HAL_RCC_ClockConfig+0xc6>
 8003bf8:	e784      	b.n	8003b04 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003bfa:	2a01      	cmp	r2, #1
 8003bfc:	d102      	bne.n	8003c04 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003bfe:	075b      	lsls	r3, r3, #29
 8003c00:	d4df      	bmi.n	8003bc2 <HAL_RCC_ClockConfig+0xc6>
 8003c02:	e77f      	b.n	8003b04 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003c04:	059b      	lsls	r3, r3, #22
 8003c06:	d4dc      	bmi.n	8003bc2 <HAL_RCC_ClockConfig+0xc6>
 8003c08:	e77c      	b.n	8003b04 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c0a:	2b03      	cmp	r3, #3
 8003c0c:	d10b      	bne.n	8003c26 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c0e:	220c      	movs	r2, #12
 8003c10:	68eb      	ldr	r3, [r5, #12]
 8003c12:	4013      	ands	r3, r2
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d083      	beq.n	8003b20 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c18:	f7fe fc2a 	bl	8002470 <HAL_GetTick>
 8003c1c:	4b1c      	ldr	r3, [pc, #112]	; (8003c90 <HAL_RCC_ClockConfig+0x194>)
 8003c1e:	1bc0      	subs	r0, r0, r7
 8003c20:	4298      	cmp	r0, r3
 8003c22:	d9f4      	bls.n	8003c0e <HAL_RCC_ClockConfig+0x112>
 8003c24:	e7bc      	b.n	8003ba0 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d011      	beq.n	8003c4e <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c2a:	220c      	movs	r2, #12
 8003c2c:	68eb      	ldr	r3, [r5, #12]
 8003c2e:	4213      	tst	r3, r2
 8003c30:	d100      	bne.n	8003c34 <HAL_RCC_ClockConfig+0x138>
 8003c32:	e775      	b.n	8003b20 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c34:	f7fe fc1c 	bl	8002470 <HAL_GetTick>
 8003c38:	4b15      	ldr	r3, [pc, #84]	; (8003c90 <HAL_RCC_ClockConfig+0x194>)
 8003c3a:	1bc0      	subs	r0, r0, r7
 8003c3c:	4298      	cmp	r0, r3
 8003c3e:	d9f4      	bls.n	8003c2a <HAL_RCC_ClockConfig+0x12e>
 8003c40:	e7ae      	b.n	8003ba0 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c42:	f7fe fc15 	bl	8002470 <HAL_GetTick>
 8003c46:	4b12      	ldr	r3, [pc, #72]	; (8003c90 <HAL_RCC_ClockConfig+0x194>)
 8003c48:	1bc0      	subs	r0, r0, r7
 8003c4a:	4298      	cmp	r0, r3
 8003c4c:	d8a8      	bhi.n	8003ba0 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c4e:	220c      	movs	r2, #12
 8003c50:	68eb      	ldr	r3, [r5, #12]
 8003c52:	4013      	ands	r3, r2
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d1f4      	bne.n	8003c42 <HAL_RCC_ClockConfig+0x146>
 8003c58:	e762      	b.n	8003b20 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5a:	f7fe fc09 	bl	8002470 <HAL_GetTick>
 8003c5e:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <HAL_RCC_ClockConfig+0x194>)
 8003c60:	1bc0      	subs	r0, r0, r7
 8003c62:	4298      	cmp	r0, r3
 8003c64:	d800      	bhi.n	8003c68 <HAL_RCC_ClockConfig+0x16c>
 8003c66:	e767      	b.n	8003b38 <HAL_RCC_ClockConfig+0x3c>
 8003c68:	e79a      	b.n	8003ba0 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c6a:	68eb      	ldr	r3, [r5, #12]
 8003c6c:	4909      	ldr	r1, [pc, #36]	; (8003c94 <HAL_RCC_ClockConfig+0x198>)
 8003c6e:	400b      	ands	r3, r1
 8003c70:	68e1      	ldr	r1, [r4, #12]
 8003c72:	430b      	orrs	r3, r1
 8003c74:	60eb      	str	r3, [r5, #12]
 8003c76:	e768      	b.n	8003b4a <HAL_RCC_ClockConfig+0x4e>
 8003c78:	40022000 	.word	0x40022000
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	ffffc7ff 	.word	0xffffc7ff
 8003c84:	08005abb 	.word	0x08005abb
 8003c88:	20000040 	.word	0x20000040
 8003c8c:	20000048 	.word	0x20000048
 8003c90:	00001388 	.word	0x00001388
 8003c94:	fffff8ff 	.word	0xfffff8ff

08003c98 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c98:	6803      	ldr	r3, [r0, #0]
{
 8003c9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c9c:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c9e:	069b      	lsls	r3, r3, #26
 8003ca0:	d53c      	bpl.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x84>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca2:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 8003ca4:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca6:	4c5a      	ldr	r4, [pc, #360]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003ca8:	055b      	lsls	r3, r3, #21
 8003caa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8003cac:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cae:	421a      	tst	r2, r3
 8003cb0:	d104      	bne.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbc:	2780      	movs	r7, #128	; 0x80
 8003cbe:	4e55      	ldr	r6, [pc, #340]	; (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 8003cc0:	007f      	lsls	r7, r7, #1
 8003cc2:	6833      	ldr	r3, [r6, #0]
 8003cc4:	423b      	tst	r3, r7
 8003cc6:	d062      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0xf6>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003cc8:	686a      	ldr	r2, [r5, #4]
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003cca:	23c0      	movs	r3, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003ccc:	20c0      	movs	r0, #192	; 0xc0
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003cce:	0016      	movs	r6, r2
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003cd0:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003cd2:	0380      	lsls	r0, r0, #14
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003cd4:	029b      	lsls	r3, r3, #10
 8003cd6:	401e      	ands	r6, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003cd8:	4002      	ands	r2, r0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003cda:	4001      	ands	r1, r0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003cdc:	428a      	cmp	r2, r1
 8003cde:	d167      	bne.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x118>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003ce0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003ce2:	0011      	movs	r1, r2
 8003ce4:	4019      	ands	r1, r3

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003ce6:	421a      	tst	r2, r3
 8003ce8:	d16a      	bne.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x128>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cea:	6869      	ldr	r1, [r5, #4]
 8003cec:	23c0      	movs	r3, #192	; 0xc0
 8003cee:	000a      	movs	r2, r1
 8003cf0:	029b      	lsls	r3, r3, #10
 8003cf2:	401a      	ands	r2, r3
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d107      	bne.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003cf8:	6823      	ldr	r3, [r4, #0]
 8003cfa:	4847      	ldr	r0, [pc, #284]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 8003cfc:	4003      	ands	r3, r0
 8003cfe:	20c0      	movs	r0, #192	; 0xc0
 8003d00:	0380      	lsls	r0, r0, #14
 8003d02:	4001      	ands	r1, r0
 8003d04:	430b      	orrs	r3, r1
 8003d06:	6023      	str	r3, [r4, #0]
 8003d08:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003d0a:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d0c:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d0e:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d103      	bne.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003d16:	4a41      	ldr	r2, [pc, #260]	; (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003d18:	4013      	ands	r3, r2
 8003d1a:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d1c:	682b      	ldr	r3, [r5, #0]
 8003d1e:	07da      	lsls	r2, r3, #31
 8003d20:	d506      	bpl.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d22:	2003      	movs	r0, #3
 8003d24:	493a      	ldr	r1, [pc, #232]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003d26:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003d28:	4382      	bics	r2, r0
 8003d2a:	68a8      	ldr	r0, [r5, #8]
 8003d2c:	4302      	orrs	r2, r0
 8003d2e:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d30:	079a      	lsls	r2, r3, #30
 8003d32:	d506      	bpl.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d34:	200c      	movs	r0, #12
 8003d36:	4936      	ldr	r1, [pc, #216]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003d38:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003d3a:	4382      	bics	r2, r0
 8003d3c:	68e8      	ldr	r0, [r5, #12]
 8003d3e:	4302      	orrs	r2, r0
 8003d40:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d42:	075a      	lsls	r2, r3, #29
 8003d44:	d506      	bpl.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d46:	4932      	ldr	r1, [pc, #200]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003d48:	4835      	ldr	r0, [pc, #212]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003d4a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003d4c:	4002      	ands	r2, r0
 8003d4e:	6928      	ldr	r0, [r5, #16]
 8003d50:	4302      	orrs	r2, r0
 8003d52:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d54:	071a      	lsls	r2, r3, #28
 8003d56:	d506      	bpl.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d58:	492d      	ldr	r1, [pc, #180]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003d5a:	4832      	ldr	r0, [pc, #200]	; (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003d5c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003d5e:	4002      	ands	r2, r0
 8003d60:	6968      	ldr	r0, [r5, #20]
 8003d62:	4302      	orrs	r2, r0
 8003d64:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d66:	065a      	lsls	r2, r3, #25
 8003d68:	d506      	bpl.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d6a:	4929      	ldr	r1, [pc, #164]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003d6c:	482e      	ldr	r0, [pc, #184]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003d6e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003d70:	4002      	ands	r2, r0
 8003d72:	69e8      	ldr	r0, [r5, #28]
 8003d74:	4302      	orrs	r2, r0
 8003d76:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8003d78:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d7a:	061b      	lsls	r3, r3, #24
 8003d7c:	d517      	bpl.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x116>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003d7e:	4a24      	ldr	r2, [pc, #144]	; (8003e10 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8003d80:	492a      	ldr	r1, [pc, #168]	; (8003e2c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003d82:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003d84:	400b      	ands	r3, r1
 8003d86:	69a9      	ldr	r1, [r5, #24]
 8003d88:	430b      	orrs	r3, r1
 8003d8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d8c:	e00f      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x116>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d8e:	6833      	ldr	r3, [r6, #0]
 8003d90:	433b      	orrs	r3, r7
 8003d92:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003d94:	f7fe fb6c 	bl	8002470 <HAL_GetTick>
 8003d98:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9a:	6833      	ldr	r3, [r6, #0]
 8003d9c:	423b      	tst	r3, r7
 8003d9e:	d193      	bne.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003da0:	f7fe fb66 	bl	8002470 <HAL_GetTick>
 8003da4:	9b01      	ldr	r3, [sp, #4]
 8003da6:	1ac0      	subs	r0, r0, r3
 8003da8:	2864      	cmp	r0, #100	; 0x64
 8003daa:	d9f6      	bls.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x102>
          return HAL_TIMEOUT;
 8003dac:	2003      	movs	r0, #3
}
 8003dae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003db0:	429e      	cmp	r6, r3
 8003db2:	d195      	bne.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x48>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003db4:	6822      	ldr	r2, [r4, #0]
          return HAL_ERROR;
 8003db6:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003db8:	0392      	lsls	r2, r2, #14
 8003dba:	d400      	bmi.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x126>
 8003dbc:	e790      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8003dbe:	e7f6      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x116>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003dc0:	42b1      	cmp	r1, r6
 8003dc2:	d100      	bne.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8003dc4:	e791      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x52>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003dc6:	682b      	ldr	r3, [r5, #0]
 8003dc8:	069b      	lsls	r3, r3, #26
 8003dca:	d400      	bmi.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003dcc:	e78d      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x52>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dce:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003dd0:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dd2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003dd4:	0312      	lsls	r2, r2, #12
 8003dd6:	4302      	orrs	r2, r0
 8003dd8:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003dda:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003ddc:	4b14      	ldr	r3, [pc, #80]	; (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x198>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003dde:	4815      	ldr	r0, [pc, #84]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003de0:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003de2:	4002      	ands	r2, r0
 8003de4:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8003de6:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003de8:	05cb      	lsls	r3, r1, #23
 8003dea:	d400      	bmi.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x156>
 8003dec:	e77d      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x52>
        tickstart = HAL_GetTick();
 8003dee:	f7fe fb3f 	bl	8002470 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003df2:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8003df4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003df6:	00bf      	lsls	r7, r7, #2
 8003df8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003dfa:	423b      	tst	r3, r7
 8003dfc:	d000      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003dfe:	e774      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x52>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e00:	f7fe fb36 	bl	8002470 <HAL_GetTick>
 8003e04:	4b0c      	ldr	r3, [pc, #48]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8003e06:	1b80      	subs	r0, r0, r6
 8003e08:	4298      	cmp	r0, r3
 8003e0a:	d9f5      	bls.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003e0c:	e7ce      	b.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x114>
 8003e0e:	46c0      	nop			; (mov r8, r8)
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40007000 	.word	0x40007000
 8003e18:	ffcfffff 	.word	0xffcfffff
 8003e1c:	efffffff 	.word	0xefffffff
 8003e20:	fffff3ff 	.word	0xfffff3ff
 8003e24:	ffffcfff 	.word	0xffffcfff
 8003e28:	fbffffff 	.word	0xfbffffff
 8003e2c:	fff3ffff 	.word	0xfff3ffff
 8003e30:	fffcffff 	.word	0xfffcffff
 8003e34:	fff7ffff 	.word	0xfff7ffff
 8003e38:	00001388 	.word	0x00001388

08003e3c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8003e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e3e:	001d      	movs	r5, r3
 8003e40:	0017      	movs	r7, r2
 8003e42:	b085      	sub	sp, #20
 8003e44:	000e      	movs	r6, r1
 8003e46:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e48:	f7fe fb12 	bl	8002470 <HAL_GetTick>
 8003e4c:	19ed      	adds	r5, r5, r7
 8003e4e:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8003e50:	f7fe fb0e 	bl	8002470 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e54:	4b25      	ldr	r3, [pc, #148]	; (8003eec <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 8003e56:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	015b      	lsls	r3, r3, #5
 8003e5c:	0d1b      	lsrs	r3, r3, #20
 8003e5e:	436b      	muls	r3, r5

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e60:	6822      	ldr	r2, [r4, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 8003e62:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e64:	6893      	ldr	r3, [r2, #8]
 8003e66:	4033      	ands	r3, r6
 8003e68:	429e      	cmp	r6, r3
 8003e6a:	d001      	beq.n	8003e70 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	e032      	b.n	8003ed6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 8003e70:	1c7b      	adds	r3, r7, #1
 8003e72:	d0f7      	beq.n	8003e64 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e74:	f7fe fafc 	bl	8002470 <HAL_GetTick>
 8003e78:	9b01      	ldr	r3, [sp, #4]
 8003e7a:	1ac0      	subs	r0, r0, r3
 8003e7c:	42a8      	cmp	r0, r5
 8003e7e:	d32c      	bcc.n	8003eda <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e80:	21e0      	movs	r1, #224	; 0xe0
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	438a      	bics	r2, r1
 8003e88:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e8a:	2282      	movs	r2, #130	; 0x82
 8003e8c:	6861      	ldr	r1, [r4, #4]
 8003e8e:	0052      	lsls	r2, r2, #1
 8003e90:	4291      	cmp	r1, r2
 8003e92:	d10c      	bne.n	8003eae <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
 8003e94:	2180      	movs	r1, #128	; 0x80
 8003e96:	68a2      	ldr	r2, [r4, #8]
 8003e98:	0209      	lsls	r1, r1, #8
 8003e9a:	428a      	cmp	r2, r1
 8003e9c:	d003      	beq.n	8003ea6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e9e:	2180      	movs	r1, #128	; 0x80
 8003ea0:	00c9      	lsls	r1, r1, #3
 8003ea2:	428a      	cmp	r2, r1
 8003ea4:	d103      	bne.n	8003eae <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
          __HAL_SPI_DISABLE(hspi);
 8003ea6:	2140      	movs	r1, #64	; 0x40
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	438a      	bics	r2, r1
 8003eac:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003eae:	2180      	movs	r1, #128	; 0x80
 8003eb0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003eb2:	0189      	lsls	r1, r1, #6
 8003eb4:	428a      	cmp	r2, r1
 8003eb6:	d106      	bne.n	8003ec6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8a>
          SPI_RESET_CRC(hspi);
 8003eb8:	6819      	ldr	r1, [r3, #0]
 8003eba:	480d      	ldr	r0, [pc, #52]	; (8003ef0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 8003ebc:	4001      	ands	r1, r0
 8003ebe:	6019      	str	r1, [r3, #0]
 8003ec0:	6819      	ldr	r1, [r3, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003ec6:	0023      	movs	r3, r4
 8003ec8:	2201      	movs	r2, #1
 8003eca:	3351      	adds	r3, #81	; 0x51
 8003ecc:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8003ece:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003ed0:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8003ed2:	3450      	adds	r4, #80	; 0x50
 8003ed4:	7023      	strb	r3, [r4, #0]
}
 8003ed6:	b005      	add	sp, #20
 8003ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(count == 0U)
 8003eda:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 8003edc:	1e5a      	subs	r2, r3, #1
 8003ede:	4193      	sbcs	r3, r2
 8003ee0:	425b      	negs	r3, r3
 8003ee2:	401d      	ands	r5, r3
      count--;
 8003ee4:	9b03      	ldr	r3, [sp, #12]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	e7ba      	b.n	8003e60 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 8003eea:	46c0      	nop			; (mov r8, r8)
 8003eec:	20000040 	.word	0x20000040
 8003ef0:	ffffdfff 	.word	0xffffdfff

08003ef4 <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ef4:	4b16      	ldr	r3, [pc, #88]	; (8003f50 <SPI_EndRxTxTransaction+0x5c>)
{
 8003ef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003ef8:	0004      	movs	r4, r0
 8003efa:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003efc:	6818      	ldr	r0, [r3, #0]
 8003efe:	4915      	ldr	r1, [pc, #84]	; (8003f54 <SPI_EndRxTxTransaction+0x60>)
{
 8003f00:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003f02:	f7fc f915 	bl	8000130 <__udivsi3>
 8003f06:	23fa      	movs	r3, #250	; 0xfa
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4343      	muls	r3, r0
 8003f0c:	9301      	str	r3, [sp, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f0e:	2382      	movs	r3, #130	; 0x82
 8003f10:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f12:	2280      	movs	r2, #128	; 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	4299      	cmp	r1, r3
 8003f18:	d10d      	bne.n	8003f36 <SPI_EndRxTxTransaction+0x42>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f1a:	0033      	movs	r3, r6
 8003f1c:	002a      	movs	r2, r5
 8003f1e:	2180      	movs	r1, #128	; 0x80
 8003f20:	0020      	movs	r0, r4
 8003f22:	f7ff ff8b 	bl	8003e3c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8003f26:	2800      	cmp	r0, #0
 8003f28:	d00f      	beq.n	8003f4a <SPI_EndRxTxTransaction+0x56>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f2a:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8003f2c:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f2e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003f30:	4313      	orrs	r3, r2
 8003f32:	6563      	str	r3, [r4, #84]	; 0x54
  }

  return HAL_OK;
}
 8003f34:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      if (count == 0U)
 8003f36:	9b01      	ldr	r3, [sp, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d006      	beq.n	8003f4a <SPI_EndRxTxTransaction+0x56>
      count--;
 8003f3c:	9b01      	ldr	r3, [sp, #4]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f42:	6823      	ldr	r3, [r4, #0]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	4213      	tst	r3, r2
 8003f48:	d1f5      	bne.n	8003f36 <SPI_EndRxTxTransaction+0x42>
  return HAL_OK;
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	e7f2      	b.n	8003f34 <SPI_EndRxTxTransaction+0x40>
 8003f4e:	46c0      	nop			; (mov r8, r8)
 8003f50:	20000040 	.word	0x20000040
 8003f54:	016e3600 	.word	0x016e3600

08003f58 <HAL_SPI_Init>:
{
 8003f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f5a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003f5c:	2001      	movs	r0, #1
  if (hspi == NULL)
 8003f5e:	2c00      	cmp	r4, #0
 8003f60:	d054      	beq.n	800400c <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d152      	bne.n	800400e <HAL_SPI_Init+0xb6>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f68:	2282      	movs	r2, #130	; 0x82
 8003f6a:	6861      	ldr	r1, [r4, #4]
 8003f6c:	0052      	lsls	r2, r2, #1
 8003f6e:	4291      	cmp	r1, r2
 8003f70:	d000      	beq.n	8003f74 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f72:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f74:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f76:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f78:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f7a:	3551      	adds	r5, #81	; 0x51
 8003f7c:	782b      	ldrb	r3, [r5, #0]
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d105      	bne.n	8003f90 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 8003f84:	0023      	movs	r3, r4
 8003f86:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 8003f88:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8003f8a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8003f8c:	f7fe f974 	bl	8002278 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003f90:	2002      	movs	r0, #2
  __HAL_SPI_DISABLE(hspi);
 8003f92:	2240      	movs	r2, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8003f94:	7028      	strb	r0, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8003f96:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f98:	6866      	ldr	r6, [r4, #4]
  __HAL_SPI_DISABLE(hspi);
 8003f9a:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f9c:	68a7      	ldr	r7, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8003f9e:	4393      	bics	r3, r2
 8003fa0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fa2:	2382      	movs	r3, #130	; 0x82
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	4033      	ands	r3, r6
 8003fa8:	2684      	movs	r6, #132	; 0x84
 8003faa:	0236      	lsls	r6, r6, #8
 8003fac:	403e      	ands	r6, r7
 8003fae:	4333      	orrs	r3, r6
 8003fb0:	2680      	movs	r6, #128	; 0x80
 8003fb2:	68e7      	ldr	r7, [r4, #12]
 8003fb4:	0136      	lsls	r6, r6, #4
 8003fb6:	403e      	ands	r6, r7
 8003fb8:	4333      	orrs	r3, r6
 8003fba:	6926      	ldr	r6, [r4, #16]
 8003fbc:	69a2      	ldr	r2, [r4, #24]
 8003fbe:	4030      	ands	r0, r6
 8003fc0:	2601      	movs	r6, #1
 8003fc2:	4303      	orrs	r3, r0
 8003fc4:	6960      	ldr	r0, [r4, #20]
 8003fc6:	69e7      	ldr	r7, [r4, #28]
 8003fc8:	4030      	ands	r0, r6
 8003fca:	4303      	orrs	r3, r0
 8003fcc:	2080      	movs	r0, #128	; 0x80
 8003fce:	0080      	lsls	r0, r0, #2
 8003fd0:	4010      	ands	r0, r2
 8003fd2:	4303      	orrs	r3, r0
 8003fd4:	2038      	movs	r0, #56	; 0x38
 8003fd6:	4038      	ands	r0, r7
 8003fd8:	4303      	orrs	r3, r0
 8003fda:	2080      	movs	r0, #128	; 0x80
 8003fdc:	6a27      	ldr	r7, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003fde:	0c12      	lsrs	r2, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fe0:	4038      	ands	r0, r7
 8003fe2:	4303      	orrs	r3, r0
 8003fe4:	2080      	movs	r0, #128	; 0x80
 8003fe6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8003fe8:	0180      	lsls	r0, r0, #6
 8003fea:	4038      	ands	r0, r7
 8003fec:	4303      	orrs	r3, r0
 8003fee:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ff0:	2304      	movs	r3, #4
 8003ff2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003ff4:	401a      	ands	r2, r3
 8003ff6:	330c      	adds	r3, #12
 8003ff8:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ffa:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004000:	69cb      	ldr	r3, [r1, #28]
 8004002:	4a05      	ldr	r2, [pc, #20]	; (8004018 <HAL_SPI_Init+0xc0>)
 8004004:	4013      	ands	r3, r2
 8004006:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004008:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800400a:	702e      	strb	r6, [r5, #0]
}
 800400c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800400e:	2300      	movs	r3, #0
 8004010:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004012:	6163      	str	r3, [r4, #20]
 8004014:	e7ae      	b.n	8003f74 <HAL_SPI_Init+0x1c>
 8004016:	46c0      	nop			; (mov r8, r8)
 8004018:	fffff7ff 	.word	0xfffff7ff

0800401c <HAL_SPI_Transmit_DMA>:
{
 800401c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hspi);
 800401e:	0006      	movs	r6, r0
 8004020:	3650      	adds	r6, #80	; 0x50
 8004022:	7833      	ldrb	r3, [r6, #0]
{
 8004024:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 8004026:	2502      	movs	r5, #2
 8004028:	2b01      	cmp	r3, #1
 800402a:	d03e      	beq.n	80040aa <HAL_SPI_Transmit_DMA+0x8e>
 800402c:	2301      	movs	r3, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 800402e:	0007      	movs	r7, r0
  __HAL_LOCK(hspi);
 8004030:	7033      	strb	r3, [r6, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 8004032:	3751      	adds	r7, #81	; 0x51
 8004034:	783b      	ldrb	r3, [r7, #0]
 8004036:	b2dd      	uxtb	r5, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d14a      	bne.n	80040d2 <HAL_SPI_Transmit_DMA+0xb6>
  if ((pData == NULL) || (Size == 0U))
 800403c:	2900      	cmp	r1, #0
 800403e:	d032      	beq.n	80040a6 <HAL_SPI_Transmit_DMA+0x8a>
 8004040:	2a00      	cmp	r2, #0
 8004042:	d030      	beq.n	80040a6 <HAL_SPI_Transmit_DMA+0x8a>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004044:	3302      	adds	r3, #2
 8004046:	703b      	strb	r3, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004048:	2300      	movs	r3, #0
 800404a:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800404c:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxXferCount = Size;
 800404e:	86c2      	strh	r2, [r0, #54]	; 0x36
  hspi->TxISR       = NULL;
 8004050:	6443      	str	r3, [r0, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004052:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004054:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004056:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004058:	2380      	movs	r3, #128	; 0x80
  hspi->TxXferSize  = Size;
 800405a:	8682      	strh	r2, [r0, #52]	; 0x34
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800405c:	6301      	str	r1, [r0, #48]	; 0x30
    __HAL_SPI_DISABLE(hspi);
 800405e:	6802      	ldr	r2, [r0, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004060:	6880      	ldr	r0, [r0, #8]
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	4298      	cmp	r0, r3
 8004066:	d108      	bne.n	800407a <HAL_SPI_Transmit_DMA+0x5e>
    __HAL_SPI_DISABLE(hspi);
 8004068:	2040      	movs	r0, #64	; 0x40
 800406a:	6813      	ldr	r3, [r2, #0]
 800406c:	4383      	bics	r3, r0
 800406e:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8004070:	2380      	movs	r3, #128	; 0x80
 8004072:	6810      	ldr	r0, [r2, #0]
 8004074:	01db      	lsls	r3, r3, #7
 8004076:	4303      	orrs	r3, r0
 8004078:	6013      	str	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800407a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800407c:	4b16      	ldr	r3, [pc, #88]	; (80040d8 <HAL_SPI_Transmit_DMA+0xbc>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800407e:	320c      	adds	r2, #12
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004080:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004082:	4b16      	ldr	r3, [pc, #88]	; (80040dc <HAL_SPI_Transmit_DMA+0xc0>)
 8004084:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004086:	4b16      	ldr	r3, [pc, #88]	; (80040e0 <HAL_SPI_Transmit_DMA+0xc4>)
 8004088:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback = NULL;
 800408a:	2300      	movs	r3, #0
 800408c:	6383      	str	r3, [r0, #56]	; 0x38
                                 hspi->TxXferCount))
 800408e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004090:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004092:	f7fe fcad 	bl	80029f0 <HAL_DMA_Start_IT>
 8004096:	2800      	cmp	r0, #0
 8004098:	d009      	beq.n	80040ae <HAL_SPI_Transmit_DMA+0x92>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800409a:	2310      	movs	r3, #16
 800409c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800409e:	4313      	orrs	r3, r2
 80040a0:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 80040a2:	2301      	movs	r3, #1
 80040a4:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 80040a6:	2300      	movs	r3, #0
 80040a8:	7033      	strb	r3, [r6, #0]
}
 80040aa:	0028      	movs	r0, r5
 80040ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040ae:	2240      	movs	r2, #64	; 0x40
 80040b0:	6823      	ldr	r3, [r4, #0]
 80040b2:	6819      	ldr	r1, [r3, #0]
 80040b4:	4211      	tst	r1, r2
 80040b6:	d102      	bne.n	80040be <HAL_SPI_Transmit_DMA+0xa2>
    __HAL_SPI_ENABLE(hspi);
 80040b8:	6819      	ldr	r1, [r3, #0]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80040be:	2220      	movs	r2, #32
 80040c0:	6859      	ldr	r1, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80040c2:	2500      	movs	r5, #0
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80040c4:	430a      	orrs	r2, r1
 80040c6:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80040c8:	2202      	movs	r2, #2
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	605a      	str	r2, [r3, #4]
 80040d0:	e7e9      	b.n	80040a6 <HAL_SPI_Transmit_DMA+0x8a>
    errorcode = HAL_BUSY;
 80040d2:	2502      	movs	r5, #2
 80040d4:	e7e7      	b.n	80040a6 <HAL_SPI_Transmit_DMA+0x8a>
 80040d6:	46c0      	nop			; (mov r8, r8)
 80040d8:	080040e9 	.word	0x080040e9
 80040dc:	08004119 	.word	0x08004119
 80040e0:	080040f5 	.word	0x080040f5

080040e4 <HAL_SPI_TxCpltCallback>:
 80040e4:	4770      	bx	lr

080040e6 <HAL_SPI_TxHalfCpltCallback>:
 80040e6:	4770      	bx	lr

080040e8 <SPI_DMAHalfTransmitCplt>:
{
 80040e8:	b510      	push	{r4, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 80040ea:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80040ec:	f7ff fffb 	bl	80040e6 <HAL_SPI_TxHalfCpltCallback>
}
 80040f0:	bd10      	pop	{r4, pc}

080040f2 <HAL_SPI_ErrorCallback>:
 80040f2:	4770      	bx	lr

080040f4 <SPI_DMAError>:
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80040f4:	2103      	movs	r1, #3
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80040f6:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 80040f8:	b510      	push	{r4, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80040fa:	6802      	ldr	r2, [r0, #0]
 80040fc:	6853      	ldr	r3, [r2, #4]
 80040fe:	438b      	bics	r3, r1
 8004100:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004102:	2310      	movs	r3, #16
 8004104:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8004106:	4313      	orrs	r3, r2
 8004108:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800410a:	0003      	movs	r3, r0
 800410c:	2201      	movs	r2, #1
 800410e:	3351      	adds	r3, #81	; 0x51
 8004110:	701a      	strb	r2, [r3, #0]
  HAL_SPI_ErrorCallback(hspi);
 8004112:	f7ff ffee 	bl	80040f2 <HAL_SPI_ErrorCallback>
}
 8004116:	bd10      	pop	{r4, pc}

08004118 <SPI_DMATransmitCplt>:
{
 8004118:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800411a:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800411c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 800411e:	f7fe f9a7 	bl	8002470 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004122:	682b      	ldr	r3, [r5, #0]
 8004124:	2520      	movs	r5, #32
 8004126:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8004128:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800412a:	422b      	tst	r3, r5
 800412c:	d127      	bne.n	800417e <SPI_DMATransmitCplt+0x66>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800412e:	2002      	movs	r0, #2
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004130:	6823      	ldr	r3, [r4, #0]
 8004132:	6859      	ldr	r1, [r3, #4]
 8004134:	43a9      	bics	r1, r5
 8004136:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004138:	6859      	ldr	r1, [r3, #4]
 800413a:	4381      	bics	r1, r0
 800413c:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800413e:	0020      	movs	r0, r4
 8004140:	2164      	movs	r1, #100	; 0x64
 8004142:	f7ff fed7 	bl	8003ef4 <SPI_EndRxTxTransaction>
 8004146:	2800      	cmp	r0, #0
 8004148:	d002      	beq.n	8004150 <SPI_DMATransmitCplt+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800414a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800414c:	431d      	orrs	r5, r3
 800414e:	6565      	str	r5, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004150:	68a3      	ldr	r3, [r4, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d106      	bne.n	8004164 <SPI_DMATransmitCplt+0x4c>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004156:	9301      	str	r3, [sp, #4]
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	68da      	ldr	r2, [r3, #12]
 800415c:	9201      	str	r2, [sp, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	9301      	str	r3, [sp, #4]
 8004162:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004168:	0023      	movs	r3, r4
 800416a:	2201      	movs	r2, #1
 800416c:	3351      	adds	r3, #81	; 0x51
 800416e:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004170:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <SPI_DMATransmitCplt+0x66>
      HAL_SPI_ErrorCallback(hspi);
 8004176:	0020      	movs	r0, r4
 8004178:	f7ff ffbb 	bl	80040f2 <HAL_SPI_ErrorCallback>
}
 800417c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 800417e:	0020      	movs	r0, r4
 8004180:	f7ff ffb0 	bl	80040e4 <HAL_SPI_TxCpltCallback>
 8004184:	e7fa      	b.n	800417c <SPI_DMATransmitCplt+0x64>
	...

08004188 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004188:	2280      	movs	r2, #128	; 0x80
{
 800418a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 800418c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800418e:	05d2      	lsls	r2, r2, #23
 8004190:	4290      	cmp	r0, r2
 8004192:	d005      	beq.n	80041a0 <TIM_Base_SetConfig+0x18>
 8004194:	4c10      	ldr	r4, [pc, #64]	; (80041d8 <TIM_Base_SetConfig+0x50>)
 8004196:	42a0      	cmp	r0, r4
 8004198:	d002      	beq.n	80041a0 <TIM_Base_SetConfig+0x18>
 800419a:	4c10      	ldr	r4, [pc, #64]	; (80041dc <TIM_Base_SetConfig+0x54>)
 800419c:	42a0      	cmp	r0, r4
 800419e:	d10f      	bne.n	80041c0 <TIM_Base_SetConfig+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041a0:	2470      	movs	r4, #112	; 0x70
 80041a2:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80041a4:	684c      	ldr	r4, [r1, #4]
 80041a6:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041a8:	4290      	cmp	r0, r2
 80041aa:	d005      	beq.n	80041b8 <TIM_Base_SetConfig+0x30>
 80041ac:	4a0a      	ldr	r2, [pc, #40]	; (80041d8 <TIM_Base_SetConfig+0x50>)
 80041ae:	4290      	cmp	r0, r2
 80041b0:	d002      	beq.n	80041b8 <TIM_Base_SetConfig+0x30>
 80041b2:	4a0a      	ldr	r2, [pc, #40]	; (80041dc <TIM_Base_SetConfig+0x54>)
 80041b4:	4290      	cmp	r0, r2
 80041b6:	d103      	bne.n	80041c0 <TIM_Base_SetConfig+0x38>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041b8:	4a09      	ldr	r2, [pc, #36]	; (80041e0 <TIM_Base_SetConfig+0x58>)
 80041ba:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041bc:	68ca      	ldr	r2, [r1, #12]
 80041be:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041c0:	2280      	movs	r2, #128	; 0x80
 80041c2:	4393      	bics	r3, r2
 80041c4:	690a      	ldr	r2, [r1, #16]
 80041c6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80041c8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041ca:	688b      	ldr	r3, [r1, #8]
 80041cc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041ce:	680b      	ldr	r3, [r1, #0]
 80041d0:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041d2:	2301      	movs	r3, #1
 80041d4:	6143      	str	r3, [r0, #20]
}
 80041d6:	bd10      	pop	{r4, pc}
 80041d8:	40010800 	.word	0x40010800
 80041dc:	40011400 	.word	0x40011400
 80041e0:	fffffcff 	.word	0xfffffcff

080041e4 <HAL_TIM_Base_Init>:
{
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80041e8:	2001      	movs	r0, #1
  if (htim == NULL)
 80041ea:	2c00      	cmp	r4, #0
 80041ec:	d01d      	beq.n	800422a <HAL_TIM_Base_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 80041ee:	0025      	movs	r5, r4
 80041f0:	3539      	adds	r5, #57	; 0x39
 80041f2:	782b      	ldrb	r3, [r5, #0]
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d105      	bne.n	8004206 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80041fa:	0023      	movs	r3, r4
 80041fc:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80041fe:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004200:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8004202:	f7fe f87f 	bl	8002304 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004206:	2302      	movs	r3, #2
 8004208:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800420a:	6820      	ldr	r0, [r4, #0]
 800420c:	1d21      	adds	r1, r4, #4
 800420e:	f7ff ffbb 	bl	8004188 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004212:	0022      	movs	r2, r4
 8004214:	2301      	movs	r3, #1
  return HAL_OK;
 8004216:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004218:	323e      	adds	r2, #62	; 0x3e
 800421a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800421c:	343d      	adds	r4, #61	; 0x3d
 800421e:	3a04      	subs	r2, #4
 8004220:	7013      	strb	r3, [r2, #0]
 8004222:	7053      	strb	r3, [r2, #1]
 8004224:	7093      	strb	r3, [r2, #2]
 8004226:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004228:	702b      	strb	r3, [r5, #0]
}
 800422a:	bd70      	pop	{r4, r5, r6, pc}

0800422c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800422c:	0002      	movs	r2, r0
{
 800422e:	0003      	movs	r3, r0
    return HAL_ERROR;
 8004230:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004232:	3239      	adds	r2, #57	; 0x39
 8004234:	7811      	ldrb	r1, [r2, #0]
 8004236:	4281      	cmp	r1, r0
 8004238:	d119      	bne.n	800426e <HAL_TIM_Base_Start_IT+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 800423a:	2102      	movs	r1, #2
 800423c:	7011      	strb	r1, [r2, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68da      	ldr	r2, [r3, #12]
 8004242:	4302      	orrs	r2, r0
 8004244:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004246:	2280      	movs	r2, #128	; 0x80
 8004248:	05d2      	lsls	r2, r2, #23
 800424a:	4293      	cmp	r3, r2
 800424c:	d005      	beq.n	800425a <HAL_TIM_Base_Start_IT+0x2e>
 800424e:	4a0b      	ldr	r2, [pc, #44]	; (800427c <HAL_TIM_Base_Start_IT+0x50>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d002      	beq.n	800425a <HAL_TIM_Base_Start_IT+0x2e>
 8004254:	4a0a      	ldr	r2, [pc, #40]	; (8004280 <HAL_TIM_Base_Start_IT+0x54>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d10a      	bne.n	8004270 <HAL_TIM_Base_Start_IT+0x44>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800425a:	2107      	movs	r1, #7
 800425c:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 800425e:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004260:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004262:	2a06      	cmp	r2, #6
 8004264:	d003      	beq.n	800426e <HAL_TIM_Base_Start_IT+0x42>
      __HAL_TIM_ENABLE(htim);
 8004266:	2201      	movs	r2, #1
 8004268:	6819      	ldr	r1, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	601a      	str	r2, [r3, #0]
}
 800426e:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	4310      	orrs	r0, r2
 8004274:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8004276:	2000      	movs	r0, #0
 8004278:	e7f9      	b.n	800426e <HAL_TIM_Base_Start_IT+0x42>
 800427a:	46c0      	nop			; (mov r8, r8)
 800427c:	40010800 	.word	0x40010800
 8004280:	40011400 	.word	0x40011400

08004284 <HAL_TIM_ConfigClockSource>:
{
 8004284:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004286:	0005      	movs	r5, r0
 8004288:	2202      	movs	r2, #2
 800428a:	3538      	adds	r5, #56	; 0x38
 800428c:	782c      	ldrb	r4, [r5, #0]
{
 800428e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004290:	0010      	movs	r0, r2
 8004292:	2c01      	cmp	r4, #1
 8004294:	d01d      	beq.n	80042d2 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8004296:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8004298:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800429a:	3639      	adds	r6, #57	; 0x39
  __HAL_LOCK(htim);
 800429c:	702c      	strb	r4, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800429e:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 80042a0:	681b      	ldr	r3, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042a2:	484c      	ldr	r0, [pc, #304]	; (80043d4 <HAL_TIM_ConfigClockSource+0x150>)
  tmpsmcr = htim->Instance->SMCR;
 80042a4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042a6:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 80042a8:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80042aa:	680a      	ldr	r2, [r1, #0]
 80042ac:	2a60      	cmp	r2, #96	; 0x60
 80042ae:	d05f      	beq.n	8004370 <HAL_TIM_ConfigClockSource+0xec>
 80042b0:	d832      	bhi.n	8004318 <HAL_TIM_ConfigClockSource+0x94>
 80042b2:	2a40      	cmp	r2, #64	; 0x40
 80042b4:	d100      	bne.n	80042b8 <HAL_TIM_ConfigClockSource+0x34>
 80042b6:	e074      	b.n	80043a2 <HAL_TIM_ConfigClockSource+0x11e>
 80042b8:	d814      	bhi.n	80042e4 <HAL_TIM_ConfigClockSource+0x60>
 80042ba:	2a20      	cmp	r2, #32
 80042bc:	d00c      	beq.n	80042d8 <HAL_TIM_ConfigClockSource+0x54>
 80042be:	d809      	bhi.n	80042d4 <HAL_TIM_ConfigClockSource+0x50>
 80042c0:	2110      	movs	r1, #16
 80042c2:	0010      	movs	r0, r2
 80042c4:	4388      	bics	r0, r1
 80042c6:	d007      	beq.n	80042d8 <HAL_TIM_ConfigClockSource+0x54>
 80042c8:	0020      	movs	r0, r4
  htim->State = HAL_TIM_STATE_READY;
 80042ca:	2301      	movs	r3, #1
 80042cc:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 80042ce:	2300      	movs	r3, #0
 80042d0:	702b      	strb	r3, [r5, #0]
}
 80042d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80042d4:	2a30      	cmp	r2, #48	; 0x30
 80042d6:	d1f7      	bne.n	80042c8 <HAL_TIM_ConfigClockSource+0x44>
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042d8:	2070      	movs	r0, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 80042da:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80042dc:	4381      	bics	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042de:	430a      	orrs	r2, r1
 80042e0:	2107      	movs	r1, #7
 80042e2:	e032      	b.n	800434a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 80042e4:	2a50      	cmp	r2, #80	; 0x50
 80042e6:	d1ef      	bne.n	80042c8 <HAL_TIM_ConfigClockSource+0x44>
  tmpccer = TIMx->CCER;
 80042e8:	6a1f      	ldr	r7, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ea:	6a1a      	ldr	r2, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042ec:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ee:	43a2      	bics	r2, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042f0:	24f0      	movs	r4, #240	; 0xf0
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042f2:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042f6:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042f8:	43a2      	bics	r2, r4
 80042fa:	0014      	movs	r4, r2
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042fc:	010a      	lsls	r2, r1, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042fe:	210a      	movs	r1, #10
 8004300:	438f      	bics	r7, r1
 8004302:	0039      	movs	r1, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004304:	4322      	orrs	r2, r4
  tmpccer |= TIM_ICPolarity;
 8004306:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8004308:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800430a:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800430c:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 800430e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004310:	438a      	bics	r2, r1
 8004312:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004314:	2257      	movs	r2, #87	; 0x57
 8004316:	e018      	b.n	800434a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8004318:	2780      	movs	r7, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 800431a:	2000      	movs	r0, #0
  switch (sClockSourceConfig->ClockSource)
 800431c:	017f      	lsls	r7, r7, #5
 800431e:	42ba      	cmp	r2, r7
 8004320:	d0d3      	beq.n	80042ca <HAL_TIM_ConfigClockSource+0x46>
 8004322:	2080      	movs	r0, #128	; 0x80
 8004324:	0180      	lsls	r0, r0, #6
 8004326:	4282      	cmp	r2, r0
 8004328:	d013      	beq.n	8004352 <HAL_TIM_ConfigClockSource+0xce>
 800432a:	0020      	movs	r0, r4
 800432c:	2a70      	cmp	r2, #112	; 0x70
 800432e:	d1cc      	bne.n	80042ca <HAL_TIM_ConfigClockSource+0x46>
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004330:	689a      	ldr	r2, [r3, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004332:	4829      	ldr	r0, [pc, #164]	; (80043d8 <HAL_TIM_ConfigClockSource+0x154>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004334:	684c      	ldr	r4, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004336:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004338:	688a      	ldr	r2, [r1, #8]
 800433a:	68c9      	ldr	r1, [r1, #12]
 800433c:	4322      	orrs	r2, r4
 800433e:	0209      	lsls	r1, r1, #8
 8004340:	430a      	orrs	r2, r1
 8004342:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004344:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004346:	2277      	movs	r2, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8004348:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800434a:	430a      	orrs	r2, r1
  HAL_StatusTypeDef status = HAL_OK;
 800434c:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800434e:	609a      	str	r2, [r3, #8]
}
 8004350:	e7bb      	b.n	80042ca <HAL_TIM_ConfigClockSource+0x46>
  tmpsmcr = TIMx->SMCR;
 8004352:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004354:	4820      	ldr	r0, [pc, #128]	; (80043d8 <HAL_TIM_ConfigClockSource+0x154>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004356:	684c      	ldr	r4, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004358:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800435a:	688a      	ldr	r2, [r1, #8]
 800435c:	68c9      	ldr	r1, [r1, #12]
 800435e:	4322      	orrs	r2, r4
 8004360:	0209      	lsls	r1, r1, #8
 8004362:	430a      	orrs	r2, r1
 8004364:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8004366:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004368:	2280      	movs	r2, #128	; 0x80
 800436a:	6899      	ldr	r1, [r3, #8]
 800436c:	01d2      	lsls	r2, r2, #7
 800436e:	e7ec      	b.n	800434a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004370:	6848      	ldr	r0, [r1, #4]
 8004372:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004374:	2110      	movs	r1, #16
 8004376:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004378:	4c18      	ldr	r4, [pc, #96]	; (80043dc <HAL_TIM_ConfigClockSource+0x158>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800437a:	438a      	bics	r2, r1
 800437c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800437e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8004380:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004382:	4021      	ands	r1, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004384:	24a0      	movs	r4, #160	; 0xa0
 8004386:	43a2      	bics	r2, r4
 8004388:	0014      	movs	r4, r2
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800438a:	033f      	lsls	r7, r7, #12
 800438c:	4339      	orrs	r1, r7
  TIMx->CCMR1 = tmpccmr1 ;
 800438e:	6199      	str	r1, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004390:	2170      	movs	r1, #112	; 0x70
  tmpccer |= (TIM_ICPolarity << 4U);
 8004392:	0102      	lsls	r2, r0, #4
 8004394:	4322      	orrs	r2, r4
  TIMx->CCER = tmpccer;
 8004396:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004398:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800439a:	438a      	bics	r2, r1
 800439c:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800439e:	2267      	movs	r2, #103	; 0x67
 80043a0:	e7d3      	b.n	800434a <HAL_TIM_ConfigClockSource+0xc6>
  tmpccer = TIMx->CCER;
 80043a2:	6a1f      	ldr	r7, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043a4:	6a1a      	ldr	r2, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043a6:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043a8:	43a2      	bics	r2, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043aa:	24f0      	movs	r4, #240	; 0xf0
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ac:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043b0:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043b2:	43a2      	bics	r2, r4
 80043b4:	0014      	movs	r4, r2
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043b6:	010a      	lsls	r2, r1, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043b8:	210a      	movs	r1, #10
 80043ba:	438f      	bics	r7, r1
 80043bc:	0039      	movs	r1, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043be:	4322      	orrs	r2, r4
  tmpccer |= TIM_ICPolarity;
 80043c0:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80043c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c4:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80043c6:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 80043c8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80043ca:	438a      	bics	r2, r1
 80043cc:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043ce:	2247      	movs	r2, #71	; 0x47
 80043d0:	e7bb      	b.n	800434a <HAL_TIM_ConfigClockSource+0xc6>
 80043d2:	46c0      	nop			; (mov r8, r8)
 80043d4:	ffff0088 	.word	0xffff0088
 80043d8:	ffff00ff 	.word	0xffff00ff
 80043dc:	ffff0fff 	.word	0xffff0fff

080043e0 <HAL_TIM_OC_DelayElapsedCallback>:
 80043e0:	4770      	bx	lr

080043e2 <HAL_TIM_IC_CaptureCallback>:
 80043e2:	4770      	bx	lr

080043e4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80043e4:	4770      	bx	lr

080043e6 <HAL_TIM_TriggerCallback>:
 80043e6:	4770      	bx	lr

080043e8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043e8:	2202      	movs	r2, #2
 80043ea:	6803      	ldr	r3, [r0, #0]
{
 80043ec:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043ee:	6919      	ldr	r1, [r3, #16]
{
 80043f0:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043f2:	4211      	tst	r1, r2
 80043f4:	d00d      	beq.n	8004412 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043f6:	68d9      	ldr	r1, [r3, #12]
 80043f8:	4211      	tst	r1, r2
 80043fa:	d00a      	beq.n	8004412 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043fc:	3a05      	subs	r2, #5
 80043fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004400:	3204      	adds	r2, #4
 8004402:	7602      	strb	r2, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	079b      	lsls	r3, r3, #30
 8004408:	d05e      	beq.n	80044c8 <HAL_TIM_IRQHandler+0xe0>
          HAL_TIM_IC_CaptureCallback(htim);
 800440a:	f7ff ffea 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800440e:	2300      	movs	r3, #0
 8004410:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004412:	2204      	movs	r2, #4
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	6919      	ldr	r1, [r3, #16]
 8004418:	4211      	tst	r1, r2
 800441a:	d010      	beq.n	800443e <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800441c:	68d9      	ldr	r1, [r3, #12]
 800441e:	4211      	tst	r1, r2
 8004420:	d00d      	beq.n	800443e <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004422:	3a09      	subs	r2, #9
 8004424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004426:	3207      	adds	r2, #7
 8004428:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800442a:	699a      	ldr	r2, [r3, #24]
 800442c:	23c0      	movs	r3, #192	; 0xc0
 800442e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004430:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004432:	421a      	tst	r2, r3
 8004434:	d04e      	beq.n	80044d4 <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8004436:	f7ff ffd4 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443a:	2300      	movs	r3, #0
 800443c:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800443e:	2208      	movs	r2, #8
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	6919      	ldr	r1, [r3, #16]
 8004444:	4211      	tst	r1, r2
 8004446:	d00e      	beq.n	8004466 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004448:	68d9      	ldr	r1, [r3, #12]
 800444a:	4211      	tst	r1, r2
 800444c:	d00b      	beq.n	8004466 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800444e:	3a11      	subs	r2, #17
 8004450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004452:	320d      	adds	r2, #13
 8004454:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004456:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004458:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800445a:	079b      	lsls	r3, r3, #30
 800445c:	d040      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 800445e:	f7ff ffc0 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004462:	2300      	movs	r3, #0
 8004464:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004466:	2210      	movs	r2, #16
 8004468:	6823      	ldr	r3, [r4, #0]
 800446a:	6919      	ldr	r1, [r3, #16]
 800446c:	4211      	tst	r1, r2
 800446e:	d010      	beq.n	8004492 <HAL_TIM_IRQHandler+0xaa>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004470:	68d9      	ldr	r1, [r3, #12]
 8004472:	4211      	tst	r1, r2
 8004474:	d00d      	beq.n	8004492 <HAL_TIM_IRQHandler+0xaa>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004476:	3a21      	subs	r2, #33	; 0x21
 8004478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800447a:	3219      	adds	r2, #25
 800447c:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800447e:	69da      	ldr	r2, [r3, #28]
 8004480:	23c0      	movs	r3, #192	; 0xc0
 8004482:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8004484:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004486:	421a      	tst	r2, r3
 8004488:	d030      	beq.n	80044ec <HAL_TIM_IRQHandler+0x104>
        HAL_TIM_IC_CaptureCallback(htim);
 800448a:	f7ff ffaa 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448e:	2300      	movs	r3, #0
 8004490:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004492:	2201      	movs	r2, #1
 8004494:	6823      	ldr	r3, [r4, #0]
 8004496:	6919      	ldr	r1, [r3, #16]
 8004498:	4211      	tst	r1, r2
 800449a:	d007      	beq.n	80044ac <HAL_TIM_IRQHandler+0xc4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800449c:	68d9      	ldr	r1, [r3, #12]
 800449e:	4211      	tst	r1, r2
 80044a0:	d004      	beq.n	80044ac <HAL_TIM_IRQHandler+0xc4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044a2:	3a03      	subs	r2, #3
      HAL_TIM_PeriodElapsedCallback(htim);
 80044a4:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044a6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80044a8:	f7fc f9c0 	bl	800082c <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044ac:	2240      	movs	r2, #64	; 0x40
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	6919      	ldr	r1, [r3, #16]
 80044b2:	4211      	tst	r1, r2
 80044b4:	d007      	beq.n	80044c6 <HAL_TIM_IRQHandler+0xde>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044b6:	68d9      	ldr	r1, [r3, #12]
 80044b8:	4211      	tst	r1, r2
 80044ba:	d004      	beq.n	80044c6 <HAL_TIM_IRQHandler+0xde>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044bc:	3a81      	subs	r2, #129	; 0x81
      HAL_TIM_TriggerCallback(htim);
 80044be:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80044c2:	f7ff ff90 	bl	80043e6 <HAL_TIM_TriggerCallback>
}
 80044c6:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044c8:	f7ff ff8a 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044cc:	0020      	movs	r0, r4
 80044ce:	f7ff ff89 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 80044d2:	e79c      	b.n	800440e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d4:	f7ff ff84 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d8:	0020      	movs	r0, r4
 80044da:	f7ff ff83 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 80044de:	e7ac      	b.n	800443a <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044e0:	f7ff ff7e 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e4:	0020      	movs	r0, r4
 80044e6:	f7ff ff7d 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 80044ea:	e7ba      	b.n	8004462 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ec:	f7ff ff78 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f0:	0020      	movs	r0, r4
 80044f2:	f7ff ff77 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 80044f6:	e7ca      	b.n	800448e <HAL_TIM_IRQHandler+0xa6>

080044f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044f8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044fa:	0004      	movs	r4, r0
 80044fc:	2202      	movs	r2, #2
 80044fe:	3438      	adds	r4, #56	; 0x38
 8004500:	7825      	ldrb	r5, [r4, #0]
{
 8004502:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004504:	0010      	movs	r0, r2
 8004506:	2d01      	cmp	r5, #1
 8004508:	d01d      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450a:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800450c:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 800450e:	3539      	adds	r5, #57	; 0x39
 8004510:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004516:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004518:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800451a:	680e      	ldr	r6, [r1, #0]
 800451c:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800451e:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004520:	2080      	movs	r0, #128	; 0x80
 8004522:	05c0      	lsls	r0, r0, #23
 8004524:	4283      	cmp	r3, r0
 8004526:	d005      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004528:	4807      	ldr	r0, [pc, #28]	; (8004548 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 800452a:	4283      	cmp	r3, r0
 800452c:	d002      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800452e:	4807      	ldr	r0, [pc, #28]	; (800454c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8004530:	4283      	cmp	r3, r0
 8004532:	d104      	bne.n	800453e <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004534:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004536:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004538:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800453a:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800453c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800453e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004540:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004542:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004544:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004546:	bd70      	pop	{r4, r5, r6, pc}
 8004548:	40010800 	.word	0x40010800
 800454c:	40011400 	.word	0x40011400

08004550 <calloc>:
 8004550:	b510      	push	{r4, lr}
 8004552:	4b03      	ldr	r3, [pc, #12]	; (8004560 <calloc+0x10>)
 8004554:	000a      	movs	r2, r1
 8004556:	0001      	movs	r1, r0
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	f000 f85b 	bl	8004614 <_calloc_r>
 800455e:	bd10      	pop	{r4, pc}
 8004560:	2000004c 	.word	0x2000004c

08004564 <__errno>:
 8004564:	4b01      	ldr	r3, [pc, #4]	; (800456c <__errno+0x8>)
 8004566:	6818      	ldr	r0, [r3, #0]
 8004568:	4770      	bx	lr
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	2000004c 	.word	0x2000004c

08004570 <__libc_init_array>:
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	2600      	movs	r6, #0
 8004574:	4d0c      	ldr	r5, [pc, #48]	; (80045a8 <__libc_init_array+0x38>)
 8004576:	4c0d      	ldr	r4, [pc, #52]	; (80045ac <__libc_init_array+0x3c>)
 8004578:	1b64      	subs	r4, r4, r5
 800457a:	10a4      	asrs	r4, r4, #2
 800457c:	42a6      	cmp	r6, r4
 800457e:	d109      	bne.n	8004594 <__libc_init_array+0x24>
 8004580:	2600      	movs	r6, #0
 8004582:	f000 fcbf 	bl	8004f04 <_init>
 8004586:	4d0a      	ldr	r5, [pc, #40]	; (80045b0 <__libc_init_array+0x40>)
 8004588:	4c0a      	ldr	r4, [pc, #40]	; (80045b4 <__libc_init_array+0x44>)
 800458a:	1b64      	subs	r4, r4, r5
 800458c:	10a4      	asrs	r4, r4, #2
 800458e:	42a6      	cmp	r6, r4
 8004590:	d105      	bne.n	800459e <__libc_init_array+0x2e>
 8004592:	bd70      	pop	{r4, r5, r6, pc}
 8004594:	00b3      	lsls	r3, r6, #2
 8004596:	58eb      	ldr	r3, [r5, r3]
 8004598:	4798      	blx	r3
 800459a:	3601      	adds	r6, #1
 800459c:	e7ee      	b.n	800457c <__libc_init_array+0xc>
 800459e:	00b3      	lsls	r3, r6, #2
 80045a0:	58eb      	ldr	r3, [r5, r3]
 80045a2:	4798      	blx	r3
 80045a4:	3601      	adds	r6, #1
 80045a6:	e7f2      	b.n	800458e <__libc_init_array+0x1e>
 80045a8:	08005b10 	.word	0x08005b10
 80045ac:	08005b10 	.word	0x08005b10
 80045b0:	08005b10 	.word	0x08005b10
 80045b4:	08005b14 	.word	0x08005b14

080045b8 <free>:
 80045b8:	b510      	push	{r4, lr}
 80045ba:	4b03      	ldr	r3, [pc, #12]	; (80045c8 <free+0x10>)
 80045bc:	0001      	movs	r1, r0
 80045be:	6818      	ldr	r0, [r3, #0]
 80045c0:	f000 f854 	bl	800466c <_free_r>
 80045c4:	bd10      	pop	{r4, pc}
 80045c6:	46c0      	nop			; (mov r8, r8)
 80045c8:	2000004c 	.word	0x2000004c

080045cc <memcpy>:
 80045cc:	2300      	movs	r3, #0
 80045ce:	b510      	push	{r4, lr}
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d100      	bne.n	80045d6 <memcpy+0xa>
 80045d4:	bd10      	pop	{r4, pc}
 80045d6:	5ccc      	ldrb	r4, [r1, r3]
 80045d8:	54c4      	strb	r4, [r0, r3]
 80045da:	3301      	adds	r3, #1
 80045dc:	e7f8      	b.n	80045d0 <memcpy+0x4>

080045de <memmove>:
 80045de:	b510      	push	{r4, lr}
 80045e0:	4288      	cmp	r0, r1
 80045e2:	d902      	bls.n	80045ea <memmove+0xc>
 80045e4:	188b      	adds	r3, r1, r2
 80045e6:	4298      	cmp	r0, r3
 80045e8:	d303      	bcc.n	80045f2 <memmove+0x14>
 80045ea:	2300      	movs	r3, #0
 80045ec:	e007      	b.n	80045fe <memmove+0x20>
 80045ee:	5c8b      	ldrb	r3, [r1, r2]
 80045f0:	5483      	strb	r3, [r0, r2]
 80045f2:	3a01      	subs	r2, #1
 80045f4:	d2fb      	bcs.n	80045ee <memmove+0x10>
 80045f6:	bd10      	pop	{r4, pc}
 80045f8:	5ccc      	ldrb	r4, [r1, r3]
 80045fa:	54c4      	strb	r4, [r0, r3]
 80045fc:	3301      	adds	r3, #1
 80045fe:	429a      	cmp	r2, r3
 8004600:	d1fa      	bne.n	80045f8 <memmove+0x1a>
 8004602:	e7f8      	b.n	80045f6 <memmove+0x18>

08004604 <memset>:
 8004604:	0003      	movs	r3, r0
 8004606:	1882      	adds	r2, r0, r2
 8004608:	4293      	cmp	r3, r2
 800460a:	d100      	bne.n	800460e <memset+0xa>
 800460c:	4770      	bx	lr
 800460e:	7019      	strb	r1, [r3, #0]
 8004610:	3301      	adds	r3, #1
 8004612:	e7f9      	b.n	8004608 <memset+0x4>

08004614 <_calloc_r>:
 8004614:	b570      	push	{r4, r5, r6, lr}
 8004616:	0c13      	lsrs	r3, r2, #16
 8004618:	0c0d      	lsrs	r5, r1, #16
 800461a:	d11e      	bne.n	800465a <_calloc_r+0x46>
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10c      	bne.n	800463a <_calloc_r+0x26>
 8004620:	b289      	uxth	r1, r1
 8004622:	b294      	uxth	r4, r2
 8004624:	434c      	muls	r4, r1
 8004626:	0021      	movs	r1, r4
 8004628:	f000 f88c 	bl	8004744 <_malloc_r>
 800462c:	1e05      	subs	r5, r0, #0
 800462e:	d01b      	beq.n	8004668 <_calloc_r+0x54>
 8004630:	0022      	movs	r2, r4
 8004632:	2100      	movs	r1, #0
 8004634:	f7ff ffe6 	bl	8004604 <memset>
 8004638:	e016      	b.n	8004668 <_calloc_r+0x54>
 800463a:	1c1d      	adds	r5, r3, #0
 800463c:	1c0b      	adds	r3, r1, #0
 800463e:	b292      	uxth	r2, r2
 8004640:	b289      	uxth	r1, r1
 8004642:	b29c      	uxth	r4, r3
 8004644:	4351      	muls	r1, r2
 8004646:	b2ab      	uxth	r3, r5
 8004648:	4363      	muls	r3, r4
 800464a:	0c0c      	lsrs	r4, r1, #16
 800464c:	191c      	adds	r4, r3, r4
 800464e:	0c22      	lsrs	r2, r4, #16
 8004650:	d107      	bne.n	8004662 <_calloc_r+0x4e>
 8004652:	0424      	lsls	r4, r4, #16
 8004654:	b289      	uxth	r1, r1
 8004656:	430c      	orrs	r4, r1
 8004658:	e7e5      	b.n	8004626 <_calloc_r+0x12>
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <_calloc_r+0x4e>
 800465e:	1c13      	adds	r3, r2, #0
 8004660:	e7ed      	b.n	800463e <_calloc_r+0x2a>
 8004662:	230c      	movs	r3, #12
 8004664:	2500      	movs	r5, #0
 8004666:	6003      	str	r3, [r0, #0]
 8004668:	0028      	movs	r0, r5
 800466a:	bd70      	pop	{r4, r5, r6, pc}

0800466c <_free_r>:
 800466c:	b570      	push	{r4, r5, r6, lr}
 800466e:	0005      	movs	r5, r0
 8004670:	2900      	cmp	r1, #0
 8004672:	d010      	beq.n	8004696 <_free_r+0x2a>
 8004674:	1f0c      	subs	r4, r1, #4
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	da00      	bge.n	800467e <_free_r+0x12>
 800467c:	18e4      	adds	r4, r4, r3
 800467e:	0028      	movs	r0, r5
 8004680:	f000 f908 	bl	8004894 <__malloc_lock>
 8004684:	4a1d      	ldr	r2, [pc, #116]	; (80046fc <_free_r+0x90>)
 8004686:	6813      	ldr	r3, [r2, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d105      	bne.n	8004698 <_free_r+0x2c>
 800468c:	6063      	str	r3, [r4, #4]
 800468e:	6014      	str	r4, [r2, #0]
 8004690:	0028      	movs	r0, r5
 8004692:	f000 f907 	bl	80048a4 <__malloc_unlock>
 8004696:	bd70      	pop	{r4, r5, r6, pc}
 8004698:	42a3      	cmp	r3, r4
 800469a:	d908      	bls.n	80046ae <_free_r+0x42>
 800469c:	6821      	ldr	r1, [r4, #0]
 800469e:	1860      	adds	r0, r4, r1
 80046a0:	4283      	cmp	r3, r0
 80046a2:	d1f3      	bne.n	800468c <_free_r+0x20>
 80046a4:	6818      	ldr	r0, [r3, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	1841      	adds	r1, r0, r1
 80046aa:	6021      	str	r1, [r4, #0]
 80046ac:	e7ee      	b.n	800468c <_free_r+0x20>
 80046ae:	001a      	movs	r2, r3
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <_free_r+0x4e>
 80046b6:	42a3      	cmp	r3, r4
 80046b8:	d9f9      	bls.n	80046ae <_free_r+0x42>
 80046ba:	6811      	ldr	r1, [r2, #0]
 80046bc:	1850      	adds	r0, r2, r1
 80046be:	42a0      	cmp	r0, r4
 80046c0:	d10b      	bne.n	80046da <_free_r+0x6e>
 80046c2:	6820      	ldr	r0, [r4, #0]
 80046c4:	1809      	adds	r1, r1, r0
 80046c6:	1850      	adds	r0, r2, r1
 80046c8:	6011      	str	r1, [r2, #0]
 80046ca:	4283      	cmp	r3, r0
 80046cc:	d1e0      	bne.n	8004690 <_free_r+0x24>
 80046ce:	6818      	ldr	r0, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	1841      	adds	r1, r0, r1
 80046d4:	6011      	str	r1, [r2, #0]
 80046d6:	6053      	str	r3, [r2, #4]
 80046d8:	e7da      	b.n	8004690 <_free_r+0x24>
 80046da:	42a0      	cmp	r0, r4
 80046dc:	d902      	bls.n	80046e4 <_free_r+0x78>
 80046de:	230c      	movs	r3, #12
 80046e0:	602b      	str	r3, [r5, #0]
 80046e2:	e7d5      	b.n	8004690 <_free_r+0x24>
 80046e4:	6821      	ldr	r1, [r4, #0]
 80046e6:	1860      	adds	r0, r4, r1
 80046e8:	4283      	cmp	r3, r0
 80046ea:	d103      	bne.n	80046f4 <_free_r+0x88>
 80046ec:	6818      	ldr	r0, [r3, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	1841      	adds	r1, r0, r1
 80046f2:	6021      	str	r1, [r4, #0]
 80046f4:	6063      	str	r3, [r4, #4]
 80046f6:	6054      	str	r4, [r2, #4]
 80046f8:	e7ca      	b.n	8004690 <_free_r+0x24>
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	20000cb0 	.word	0x20000cb0

08004700 <sbrk_aligned>:
 8004700:	b570      	push	{r4, r5, r6, lr}
 8004702:	4e0f      	ldr	r6, [pc, #60]	; (8004740 <sbrk_aligned+0x40>)
 8004704:	000d      	movs	r5, r1
 8004706:	6831      	ldr	r1, [r6, #0]
 8004708:	0004      	movs	r4, r0
 800470a:	2900      	cmp	r1, #0
 800470c:	d102      	bne.n	8004714 <sbrk_aligned+0x14>
 800470e:	f000 f88f 	bl	8004830 <_sbrk_r>
 8004712:	6030      	str	r0, [r6, #0]
 8004714:	0029      	movs	r1, r5
 8004716:	0020      	movs	r0, r4
 8004718:	f000 f88a 	bl	8004830 <_sbrk_r>
 800471c:	1c43      	adds	r3, r0, #1
 800471e:	d00a      	beq.n	8004736 <sbrk_aligned+0x36>
 8004720:	2303      	movs	r3, #3
 8004722:	1cc5      	adds	r5, r0, #3
 8004724:	439d      	bics	r5, r3
 8004726:	42a8      	cmp	r0, r5
 8004728:	d007      	beq.n	800473a <sbrk_aligned+0x3a>
 800472a:	1a29      	subs	r1, r5, r0
 800472c:	0020      	movs	r0, r4
 800472e:	f000 f87f 	bl	8004830 <_sbrk_r>
 8004732:	1c43      	adds	r3, r0, #1
 8004734:	d101      	bne.n	800473a <sbrk_aligned+0x3a>
 8004736:	2501      	movs	r5, #1
 8004738:	426d      	negs	r5, r5
 800473a:	0028      	movs	r0, r5
 800473c:	bd70      	pop	{r4, r5, r6, pc}
 800473e:	46c0      	nop			; (mov r8, r8)
 8004740:	20000cb4 	.word	0x20000cb4

08004744 <_malloc_r>:
 8004744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004746:	2203      	movs	r2, #3
 8004748:	1ccb      	adds	r3, r1, #3
 800474a:	4393      	bics	r3, r2
 800474c:	3308      	adds	r3, #8
 800474e:	0006      	movs	r6, r0
 8004750:	001f      	movs	r7, r3
 8004752:	2b0c      	cmp	r3, #12
 8004754:	d232      	bcs.n	80047bc <_malloc_r+0x78>
 8004756:	270c      	movs	r7, #12
 8004758:	42b9      	cmp	r1, r7
 800475a:	d831      	bhi.n	80047c0 <_malloc_r+0x7c>
 800475c:	0030      	movs	r0, r6
 800475e:	f000 f899 	bl	8004894 <__malloc_lock>
 8004762:	4d32      	ldr	r5, [pc, #200]	; (800482c <_malloc_r+0xe8>)
 8004764:	682b      	ldr	r3, [r5, #0]
 8004766:	001c      	movs	r4, r3
 8004768:	2c00      	cmp	r4, #0
 800476a:	d12e      	bne.n	80047ca <_malloc_r+0x86>
 800476c:	0039      	movs	r1, r7
 800476e:	0030      	movs	r0, r6
 8004770:	f7ff ffc6 	bl	8004700 <sbrk_aligned>
 8004774:	0004      	movs	r4, r0
 8004776:	1c43      	adds	r3, r0, #1
 8004778:	d11e      	bne.n	80047b8 <_malloc_r+0x74>
 800477a:	682c      	ldr	r4, [r5, #0]
 800477c:	0025      	movs	r5, r4
 800477e:	2d00      	cmp	r5, #0
 8004780:	d14a      	bne.n	8004818 <_malloc_r+0xd4>
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	0029      	movs	r1, r5
 8004786:	18e3      	adds	r3, r4, r3
 8004788:	0030      	movs	r0, r6
 800478a:	9301      	str	r3, [sp, #4]
 800478c:	f000 f850 	bl	8004830 <_sbrk_r>
 8004790:	9b01      	ldr	r3, [sp, #4]
 8004792:	4283      	cmp	r3, r0
 8004794:	d143      	bne.n	800481e <_malloc_r+0xda>
 8004796:	6823      	ldr	r3, [r4, #0]
 8004798:	3703      	adds	r7, #3
 800479a:	1aff      	subs	r7, r7, r3
 800479c:	2303      	movs	r3, #3
 800479e:	439f      	bics	r7, r3
 80047a0:	3708      	adds	r7, #8
 80047a2:	2f0c      	cmp	r7, #12
 80047a4:	d200      	bcs.n	80047a8 <_malloc_r+0x64>
 80047a6:	270c      	movs	r7, #12
 80047a8:	0039      	movs	r1, r7
 80047aa:	0030      	movs	r0, r6
 80047ac:	f7ff ffa8 	bl	8004700 <sbrk_aligned>
 80047b0:	1c43      	adds	r3, r0, #1
 80047b2:	d034      	beq.n	800481e <_malloc_r+0xda>
 80047b4:	6823      	ldr	r3, [r4, #0]
 80047b6:	19df      	adds	r7, r3, r7
 80047b8:	6027      	str	r7, [r4, #0]
 80047ba:	e013      	b.n	80047e4 <_malloc_r+0xa0>
 80047bc:	2b00      	cmp	r3, #0
 80047be:	dacb      	bge.n	8004758 <_malloc_r+0x14>
 80047c0:	230c      	movs	r3, #12
 80047c2:	2500      	movs	r5, #0
 80047c4:	6033      	str	r3, [r6, #0]
 80047c6:	0028      	movs	r0, r5
 80047c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80047ca:	6822      	ldr	r2, [r4, #0]
 80047cc:	1bd1      	subs	r1, r2, r7
 80047ce:	d420      	bmi.n	8004812 <_malloc_r+0xce>
 80047d0:	290b      	cmp	r1, #11
 80047d2:	d917      	bls.n	8004804 <_malloc_r+0xc0>
 80047d4:	19e2      	adds	r2, r4, r7
 80047d6:	6027      	str	r7, [r4, #0]
 80047d8:	42a3      	cmp	r3, r4
 80047da:	d111      	bne.n	8004800 <_malloc_r+0xbc>
 80047dc:	602a      	str	r2, [r5, #0]
 80047de:	6863      	ldr	r3, [r4, #4]
 80047e0:	6011      	str	r1, [r2, #0]
 80047e2:	6053      	str	r3, [r2, #4]
 80047e4:	0030      	movs	r0, r6
 80047e6:	0025      	movs	r5, r4
 80047e8:	f000 f85c 	bl	80048a4 <__malloc_unlock>
 80047ec:	2207      	movs	r2, #7
 80047ee:	350b      	adds	r5, #11
 80047f0:	1d23      	adds	r3, r4, #4
 80047f2:	4395      	bics	r5, r2
 80047f4:	1aea      	subs	r2, r5, r3
 80047f6:	429d      	cmp	r5, r3
 80047f8:	d0e5      	beq.n	80047c6 <_malloc_r+0x82>
 80047fa:	1b5b      	subs	r3, r3, r5
 80047fc:	50a3      	str	r3, [r4, r2]
 80047fe:	e7e2      	b.n	80047c6 <_malloc_r+0x82>
 8004800:	605a      	str	r2, [r3, #4]
 8004802:	e7ec      	b.n	80047de <_malloc_r+0x9a>
 8004804:	6862      	ldr	r2, [r4, #4]
 8004806:	42a3      	cmp	r3, r4
 8004808:	d101      	bne.n	800480e <_malloc_r+0xca>
 800480a:	602a      	str	r2, [r5, #0]
 800480c:	e7ea      	b.n	80047e4 <_malloc_r+0xa0>
 800480e:	605a      	str	r2, [r3, #4]
 8004810:	e7e8      	b.n	80047e4 <_malloc_r+0xa0>
 8004812:	0023      	movs	r3, r4
 8004814:	6864      	ldr	r4, [r4, #4]
 8004816:	e7a7      	b.n	8004768 <_malloc_r+0x24>
 8004818:	002c      	movs	r4, r5
 800481a:	686d      	ldr	r5, [r5, #4]
 800481c:	e7af      	b.n	800477e <_malloc_r+0x3a>
 800481e:	230c      	movs	r3, #12
 8004820:	0030      	movs	r0, r6
 8004822:	6033      	str	r3, [r6, #0]
 8004824:	f000 f83e 	bl	80048a4 <__malloc_unlock>
 8004828:	e7cd      	b.n	80047c6 <_malloc_r+0x82>
 800482a:	46c0      	nop			; (mov r8, r8)
 800482c:	20000cb0 	.word	0x20000cb0

08004830 <_sbrk_r>:
 8004830:	2300      	movs	r3, #0
 8004832:	b570      	push	{r4, r5, r6, lr}
 8004834:	4d06      	ldr	r5, [pc, #24]	; (8004850 <_sbrk_r+0x20>)
 8004836:	0004      	movs	r4, r0
 8004838:	0008      	movs	r0, r1
 800483a:	602b      	str	r3, [r5, #0]
 800483c:	f7fd fd88 	bl	8002350 <_sbrk>
 8004840:	1c43      	adds	r3, r0, #1
 8004842:	d103      	bne.n	800484c <_sbrk_r+0x1c>
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d000      	beq.n	800484c <_sbrk_r+0x1c>
 800484a:	6023      	str	r3, [r4, #0]
 800484c:	bd70      	pop	{r4, r5, r6, pc}
 800484e:	46c0      	nop			; (mov r8, r8)
 8004850:	20000cb8 	.word	0x20000cb8

08004854 <siprintf>:
 8004854:	b40e      	push	{r1, r2, r3}
 8004856:	b500      	push	{lr}
 8004858:	490b      	ldr	r1, [pc, #44]	; (8004888 <siprintf+0x34>)
 800485a:	b09c      	sub	sp, #112	; 0x70
 800485c:	ab1d      	add	r3, sp, #116	; 0x74
 800485e:	9002      	str	r0, [sp, #8]
 8004860:	9006      	str	r0, [sp, #24]
 8004862:	9107      	str	r1, [sp, #28]
 8004864:	9104      	str	r1, [sp, #16]
 8004866:	4809      	ldr	r0, [pc, #36]	; (800488c <siprintf+0x38>)
 8004868:	4909      	ldr	r1, [pc, #36]	; (8004890 <siprintf+0x3c>)
 800486a:	cb04      	ldmia	r3!, {r2}
 800486c:	9105      	str	r1, [sp, #20]
 800486e:	6800      	ldr	r0, [r0, #0]
 8004870:	a902      	add	r1, sp, #8
 8004872:	9301      	str	r3, [sp, #4]
 8004874:	f000 f880 	bl	8004978 <_svfiprintf_r>
 8004878:	2300      	movs	r3, #0
 800487a:	9a02      	ldr	r2, [sp, #8]
 800487c:	7013      	strb	r3, [r2, #0]
 800487e:	b01c      	add	sp, #112	; 0x70
 8004880:	bc08      	pop	{r3}
 8004882:	b003      	add	sp, #12
 8004884:	4718      	bx	r3
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	7fffffff 	.word	0x7fffffff
 800488c:	2000004c 	.word	0x2000004c
 8004890:	ffff0208 	.word	0xffff0208

08004894 <__malloc_lock>:
 8004894:	b510      	push	{r4, lr}
 8004896:	4802      	ldr	r0, [pc, #8]	; (80048a0 <__malloc_lock+0xc>)
 8004898:	f000 faf0 	bl	8004e7c <__retarget_lock_acquire_recursive>
 800489c:	bd10      	pop	{r4, pc}
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	20000cbc 	.word	0x20000cbc

080048a4 <__malloc_unlock>:
 80048a4:	b510      	push	{r4, lr}
 80048a6:	4802      	ldr	r0, [pc, #8]	; (80048b0 <__malloc_unlock+0xc>)
 80048a8:	f000 fae9 	bl	8004e7e <__retarget_lock_release_recursive>
 80048ac:	bd10      	pop	{r4, pc}
 80048ae:	46c0      	nop			; (mov r8, r8)
 80048b0:	20000cbc 	.word	0x20000cbc

080048b4 <__ssputs_r>:
 80048b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b6:	688e      	ldr	r6, [r1, #8]
 80048b8:	b085      	sub	sp, #20
 80048ba:	0007      	movs	r7, r0
 80048bc:	000c      	movs	r4, r1
 80048be:	9203      	str	r2, [sp, #12]
 80048c0:	9301      	str	r3, [sp, #4]
 80048c2:	429e      	cmp	r6, r3
 80048c4:	d83c      	bhi.n	8004940 <__ssputs_r+0x8c>
 80048c6:	2390      	movs	r3, #144	; 0x90
 80048c8:	898a      	ldrh	r2, [r1, #12]
 80048ca:	00db      	lsls	r3, r3, #3
 80048cc:	421a      	tst	r2, r3
 80048ce:	d034      	beq.n	800493a <__ssputs_r+0x86>
 80048d0:	6909      	ldr	r1, [r1, #16]
 80048d2:	6823      	ldr	r3, [r4, #0]
 80048d4:	6960      	ldr	r0, [r4, #20]
 80048d6:	1a5b      	subs	r3, r3, r1
 80048d8:	9302      	str	r3, [sp, #8]
 80048da:	2303      	movs	r3, #3
 80048dc:	4343      	muls	r3, r0
 80048de:	0fdd      	lsrs	r5, r3, #31
 80048e0:	18ed      	adds	r5, r5, r3
 80048e2:	9b01      	ldr	r3, [sp, #4]
 80048e4:	9802      	ldr	r0, [sp, #8]
 80048e6:	3301      	adds	r3, #1
 80048e8:	181b      	adds	r3, r3, r0
 80048ea:	106d      	asrs	r5, r5, #1
 80048ec:	42ab      	cmp	r3, r5
 80048ee:	d900      	bls.n	80048f2 <__ssputs_r+0x3e>
 80048f0:	001d      	movs	r5, r3
 80048f2:	0553      	lsls	r3, r2, #21
 80048f4:	d532      	bpl.n	800495c <__ssputs_r+0xa8>
 80048f6:	0029      	movs	r1, r5
 80048f8:	0038      	movs	r0, r7
 80048fa:	f7ff ff23 	bl	8004744 <_malloc_r>
 80048fe:	1e06      	subs	r6, r0, #0
 8004900:	d109      	bne.n	8004916 <__ssputs_r+0x62>
 8004902:	230c      	movs	r3, #12
 8004904:	603b      	str	r3, [r7, #0]
 8004906:	2340      	movs	r3, #64	; 0x40
 8004908:	2001      	movs	r0, #1
 800490a:	89a2      	ldrh	r2, [r4, #12]
 800490c:	4240      	negs	r0, r0
 800490e:	4313      	orrs	r3, r2
 8004910:	81a3      	strh	r3, [r4, #12]
 8004912:	b005      	add	sp, #20
 8004914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004916:	9a02      	ldr	r2, [sp, #8]
 8004918:	6921      	ldr	r1, [r4, #16]
 800491a:	f7ff fe57 	bl	80045cc <memcpy>
 800491e:	89a3      	ldrh	r3, [r4, #12]
 8004920:	4a14      	ldr	r2, [pc, #80]	; (8004974 <__ssputs_r+0xc0>)
 8004922:	401a      	ands	r2, r3
 8004924:	2380      	movs	r3, #128	; 0x80
 8004926:	4313      	orrs	r3, r2
 8004928:	81a3      	strh	r3, [r4, #12]
 800492a:	9b02      	ldr	r3, [sp, #8]
 800492c:	6126      	str	r6, [r4, #16]
 800492e:	18f6      	adds	r6, r6, r3
 8004930:	6026      	str	r6, [r4, #0]
 8004932:	6165      	str	r5, [r4, #20]
 8004934:	9e01      	ldr	r6, [sp, #4]
 8004936:	1aed      	subs	r5, r5, r3
 8004938:	60a5      	str	r5, [r4, #8]
 800493a:	9b01      	ldr	r3, [sp, #4]
 800493c:	429e      	cmp	r6, r3
 800493e:	d900      	bls.n	8004942 <__ssputs_r+0x8e>
 8004940:	9e01      	ldr	r6, [sp, #4]
 8004942:	0032      	movs	r2, r6
 8004944:	9903      	ldr	r1, [sp, #12]
 8004946:	6820      	ldr	r0, [r4, #0]
 8004948:	f7ff fe49 	bl	80045de <memmove>
 800494c:	68a3      	ldr	r3, [r4, #8]
 800494e:	2000      	movs	r0, #0
 8004950:	1b9b      	subs	r3, r3, r6
 8004952:	60a3      	str	r3, [r4, #8]
 8004954:	6823      	ldr	r3, [r4, #0]
 8004956:	199e      	adds	r6, r3, r6
 8004958:	6026      	str	r6, [r4, #0]
 800495a:	e7da      	b.n	8004912 <__ssputs_r+0x5e>
 800495c:	002a      	movs	r2, r5
 800495e:	0038      	movs	r0, r7
 8004960:	f000 fa99 	bl	8004e96 <_realloc_r>
 8004964:	1e06      	subs	r6, r0, #0
 8004966:	d1e0      	bne.n	800492a <__ssputs_r+0x76>
 8004968:	0038      	movs	r0, r7
 800496a:	6921      	ldr	r1, [r4, #16]
 800496c:	f7ff fe7e 	bl	800466c <_free_r>
 8004970:	e7c7      	b.n	8004902 <__ssputs_r+0x4e>
 8004972:	46c0      	nop			; (mov r8, r8)
 8004974:	fffffb7f 	.word	0xfffffb7f

08004978 <_svfiprintf_r>:
 8004978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800497a:	b0a1      	sub	sp, #132	; 0x84
 800497c:	9003      	str	r0, [sp, #12]
 800497e:	001d      	movs	r5, r3
 8004980:	898b      	ldrh	r3, [r1, #12]
 8004982:	000f      	movs	r7, r1
 8004984:	0016      	movs	r6, r2
 8004986:	061b      	lsls	r3, r3, #24
 8004988:	d511      	bpl.n	80049ae <_svfiprintf_r+0x36>
 800498a:	690b      	ldr	r3, [r1, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10e      	bne.n	80049ae <_svfiprintf_r+0x36>
 8004990:	2140      	movs	r1, #64	; 0x40
 8004992:	f7ff fed7 	bl	8004744 <_malloc_r>
 8004996:	6038      	str	r0, [r7, #0]
 8004998:	6138      	str	r0, [r7, #16]
 800499a:	2800      	cmp	r0, #0
 800499c:	d105      	bne.n	80049aa <_svfiprintf_r+0x32>
 800499e:	230c      	movs	r3, #12
 80049a0:	9a03      	ldr	r2, [sp, #12]
 80049a2:	3801      	subs	r0, #1
 80049a4:	6013      	str	r3, [r2, #0]
 80049a6:	b021      	add	sp, #132	; 0x84
 80049a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049aa:	2340      	movs	r3, #64	; 0x40
 80049ac:	617b      	str	r3, [r7, #20]
 80049ae:	2300      	movs	r3, #0
 80049b0:	ac08      	add	r4, sp, #32
 80049b2:	6163      	str	r3, [r4, #20]
 80049b4:	3320      	adds	r3, #32
 80049b6:	7663      	strb	r3, [r4, #25]
 80049b8:	3310      	adds	r3, #16
 80049ba:	76a3      	strb	r3, [r4, #26]
 80049bc:	9507      	str	r5, [sp, #28]
 80049be:	0035      	movs	r5, r6
 80049c0:	782b      	ldrb	r3, [r5, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <_svfiprintf_r+0x52>
 80049c6:	2b25      	cmp	r3, #37	; 0x25
 80049c8:	d147      	bne.n	8004a5a <_svfiprintf_r+0xe2>
 80049ca:	1bab      	subs	r3, r5, r6
 80049cc:	9305      	str	r3, [sp, #20]
 80049ce:	42b5      	cmp	r5, r6
 80049d0:	d00c      	beq.n	80049ec <_svfiprintf_r+0x74>
 80049d2:	0032      	movs	r2, r6
 80049d4:	0039      	movs	r1, r7
 80049d6:	9803      	ldr	r0, [sp, #12]
 80049d8:	f7ff ff6c 	bl	80048b4 <__ssputs_r>
 80049dc:	1c43      	adds	r3, r0, #1
 80049de:	d100      	bne.n	80049e2 <_svfiprintf_r+0x6a>
 80049e0:	e0ae      	b.n	8004b40 <_svfiprintf_r+0x1c8>
 80049e2:	6962      	ldr	r2, [r4, #20]
 80049e4:	9b05      	ldr	r3, [sp, #20]
 80049e6:	4694      	mov	ip, r2
 80049e8:	4463      	add	r3, ip
 80049ea:	6163      	str	r3, [r4, #20]
 80049ec:	782b      	ldrb	r3, [r5, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d100      	bne.n	80049f4 <_svfiprintf_r+0x7c>
 80049f2:	e0a5      	b.n	8004b40 <_svfiprintf_r+0x1c8>
 80049f4:	2201      	movs	r2, #1
 80049f6:	2300      	movs	r3, #0
 80049f8:	4252      	negs	r2, r2
 80049fa:	6062      	str	r2, [r4, #4]
 80049fc:	a904      	add	r1, sp, #16
 80049fe:	3254      	adds	r2, #84	; 0x54
 8004a00:	1852      	adds	r2, r2, r1
 8004a02:	1c6e      	adds	r6, r5, #1
 8004a04:	6023      	str	r3, [r4, #0]
 8004a06:	60e3      	str	r3, [r4, #12]
 8004a08:	60a3      	str	r3, [r4, #8]
 8004a0a:	7013      	strb	r3, [r2, #0]
 8004a0c:	65a3      	str	r3, [r4, #88]	; 0x58
 8004a0e:	2205      	movs	r2, #5
 8004a10:	7831      	ldrb	r1, [r6, #0]
 8004a12:	4854      	ldr	r0, [pc, #336]	; (8004b64 <_svfiprintf_r+0x1ec>)
 8004a14:	f000 fa34 	bl	8004e80 <memchr>
 8004a18:	1c75      	adds	r5, r6, #1
 8004a1a:	2800      	cmp	r0, #0
 8004a1c:	d11f      	bne.n	8004a5e <_svfiprintf_r+0xe6>
 8004a1e:	6822      	ldr	r2, [r4, #0]
 8004a20:	06d3      	lsls	r3, r2, #27
 8004a22:	d504      	bpl.n	8004a2e <_svfiprintf_r+0xb6>
 8004a24:	2353      	movs	r3, #83	; 0x53
 8004a26:	a904      	add	r1, sp, #16
 8004a28:	185b      	adds	r3, r3, r1
 8004a2a:	2120      	movs	r1, #32
 8004a2c:	7019      	strb	r1, [r3, #0]
 8004a2e:	0713      	lsls	r3, r2, #28
 8004a30:	d504      	bpl.n	8004a3c <_svfiprintf_r+0xc4>
 8004a32:	2353      	movs	r3, #83	; 0x53
 8004a34:	a904      	add	r1, sp, #16
 8004a36:	185b      	adds	r3, r3, r1
 8004a38:	212b      	movs	r1, #43	; 0x2b
 8004a3a:	7019      	strb	r1, [r3, #0]
 8004a3c:	7833      	ldrb	r3, [r6, #0]
 8004a3e:	2b2a      	cmp	r3, #42	; 0x2a
 8004a40:	d016      	beq.n	8004a70 <_svfiprintf_r+0xf8>
 8004a42:	0035      	movs	r5, r6
 8004a44:	2100      	movs	r1, #0
 8004a46:	200a      	movs	r0, #10
 8004a48:	68e3      	ldr	r3, [r4, #12]
 8004a4a:	782a      	ldrb	r2, [r5, #0]
 8004a4c:	1c6e      	adds	r6, r5, #1
 8004a4e:	3a30      	subs	r2, #48	; 0x30
 8004a50:	2a09      	cmp	r2, #9
 8004a52:	d94e      	bls.n	8004af2 <_svfiprintf_r+0x17a>
 8004a54:	2900      	cmp	r1, #0
 8004a56:	d111      	bne.n	8004a7c <_svfiprintf_r+0x104>
 8004a58:	e017      	b.n	8004a8a <_svfiprintf_r+0x112>
 8004a5a:	3501      	adds	r5, #1
 8004a5c:	e7b0      	b.n	80049c0 <_svfiprintf_r+0x48>
 8004a5e:	4b41      	ldr	r3, [pc, #260]	; (8004b64 <_svfiprintf_r+0x1ec>)
 8004a60:	6822      	ldr	r2, [r4, #0]
 8004a62:	1ac0      	subs	r0, r0, r3
 8004a64:	2301      	movs	r3, #1
 8004a66:	4083      	lsls	r3, r0
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	002e      	movs	r6, r5
 8004a6c:	6023      	str	r3, [r4, #0]
 8004a6e:	e7ce      	b.n	8004a0e <_svfiprintf_r+0x96>
 8004a70:	9b07      	ldr	r3, [sp, #28]
 8004a72:	1d19      	adds	r1, r3, #4
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	9107      	str	r1, [sp, #28]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	db01      	blt.n	8004a80 <_svfiprintf_r+0x108>
 8004a7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a7e:	e004      	b.n	8004a8a <_svfiprintf_r+0x112>
 8004a80:	425b      	negs	r3, r3
 8004a82:	60e3      	str	r3, [r4, #12]
 8004a84:	2302      	movs	r3, #2
 8004a86:	4313      	orrs	r3, r2
 8004a88:	6023      	str	r3, [r4, #0]
 8004a8a:	782b      	ldrb	r3, [r5, #0]
 8004a8c:	2b2e      	cmp	r3, #46	; 0x2e
 8004a8e:	d10a      	bne.n	8004aa6 <_svfiprintf_r+0x12e>
 8004a90:	786b      	ldrb	r3, [r5, #1]
 8004a92:	2b2a      	cmp	r3, #42	; 0x2a
 8004a94:	d135      	bne.n	8004b02 <_svfiprintf_r+0x18a>
 8004a96:	9b07      	ldr	r3, [sp, #28]
 8004a98:	3502      	adds	r5, #2
 8004a9a:	1d1a      	adds	r2, r3, #4
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	9207      	str	r2, [sp, #28]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	db2b      	blt.n	8004afc <_svfiprintf_r+0x184>
 8004aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8004aa6:	4e30      	ldr	r6, [pc, #192]	; (8004b68 <_svfiprintf_r+0x1f0>)
 8004aa8:	2203      	movs	r2, #3
 8004aaa:	0030      	movs	r0, r6
 8004aac:	7829      	ldrb	r1, [r5, #0]
 8004aae:	f000 f9e7 	bl	8004e80 <memchr>
 8004ab2:	2800      	cmp	r0, #0
 8004ab4:	d006      	beq.n	8004ac4 <_svfiprintf_r+0x14c>
 8004ab6:	2340      	movs	r3, #64	; 0x40
 8004ab8:	1b80      	subs	r0, r0, r6
 8004aba:	4083      	lsls	r3, r0
 8004abc:	6822      	ldr	r2, [r4, #0]
 8004abe:	3501      	adds	r5, #1
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	6023      	str	r3, [r4, #0]
 8004ac4:	7829      	ldrb	r1, [r5, #0]
 8004ac6:	2206      	movs	r2, #6
 8004ac8:	4828      	ldr	r0, [pc, #160]	; (8004b6c <_svfiprintf_r+0x1f4>)
 8004aca:	1c6e      	adds	r6, r5, #1
 8004acc:	7621      	strb	r1, [r4, #24]
 8004ace:	f000 f9d7 	bl	8004e80 <memchr>
 8004ad2:	2800      	cmp	r0, #0
 8004ad4:	d03c      	beq.n	8004b50 <_svfiprintf_r+0x1d8>
 8004ad6:	4b26      	ldr	r3, [pc, #152]	; (8004b70 <_svfiprintf_r+0x1f8>)
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d125      	bne.n	8004b28 <_svfiprintf_r+0x1b0>
 8004adc:	2207      	movs	r2, #7
 8004ade:	9b07      	ldr	r3, [sp, #28]
 8004ae0:	3307      	adds	r3, #7
 8004ae2:	4393      	bics	r3, r2
 8004ae4:	3308      	adds	r3, #8
 8004ae6:	9307      	str	r3, [sp, #28]
 8004ae8:	6963      	ldr	r3, [r4, #20]
 8004aea:	9a04      	ldr	r2, [sp, #16]
 8004aec:	189b      	adds	r3, r3, r2
 8004aee:	6163      	str	r3, [r4, #20]
 8004af0:	e765      	b.n	80049be <_svfiprintf_r+0x46>
 8004af2:	4343      	muls	r3, r0
 8004af4:	0035      	movs	r5, r6
 8004af6:	2101      	movs	r1, #1
 8004af8:	189b      	adds	r3, r3, r2
 8004afa:	e7a6      	b.n	8004a4a <_svfiprintf_r+0xd2>
 8004afc:	2301      	movs	r3, #1
 8004afe:	425b      	negs	r3, r3
 8004b00:	e7d0      	b.n	8004aa4 <_svfiprintf_r+0x12c>
 8004b02:	2300      	movs	r3, #0
 8004b04:	200a      	movs	r0, #10
 8004b06:	001a      	movs	r2, r3
 8004b08:	3501      	adds	r5, #1
 8004b0a:	6063      	str	r3, [r4, #4]
 8004b0c:	7829      	ldrb	r1, [r5, #0]
 8004b0e:	1c6e      	adds	r6, r5, #1
 8004b10:	3930      	subs	r1, #48	; 0x30
 8004b12:	2909      	cmp	r1, #9
 8004b14:	d903      	bls.n	8004b1e <_svfiprintf_r+0x1a6>
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d0c5      	beq.n	8004aa6 <_svfiprintf_r+0x12e>
 8004b1a:	9209      	str	r2, [sp, #36]	; 0x24
 8004b1c:	e7c3      	b.n	8004aa6 <_svfiprintf_r+0x12e>
 8004b1e:	4342      	muls	r2, r0
 8004b20:	0035      	movs	r5, r6
 8004b22:	2301      	movs	r3, #1
 8004b24:	1852      	adds	r2, r2, r1
 8004b26:	e7f1      	b.n	8004b0c <_svfiprintf_r+0x194>
 8004b28:	ab07      	add	r3, sp, #28
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	003a      	movs	r2, r7
 8004b2e:	0021      	movs	r1, r4
 8004b30:	4b10      	ldr	r3, [pc, #64]	; (8004b74 <_svfiprintf_r+0x1fc>)
 8004b32:	9803      	ldr	r0, [sp, #12]
 8004b34:	e000      	b.n	8004b38 <_svfiprintf_r+0x1c0>
 8004b36:	bf00      	nop
 8004b38:	9004      	str	r0, [sp, #16]
 8004b3a:	9b04      	ldr	r3, [sp, #16]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	d1d3      	bne.n	8004ae8 <_svfiprintf_r+0x170>
 8004b40:	89bb      	ldrh	r3, [r7, #12]
 8004b42:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004b44:	065b      	lsls	r3, r3, #25
 8004b46:	d400      	bmi.n	8004b4a <_svfiprintf_r+0x1d2>
 8004b48:	e72d      	b.n	80049a6 <_svfiprintf_r+0x2e>
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	4240      	negs	r0, r0
 8004b4e:	e72a      	b.n	80049a6 <_svfiprintf_r+0x2e>
 8004b50:	ab07      	add	r3, sp, #28
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	003a      	movs	r2, r7
 8004b56:	0021      	movs	r1, r4
 8004b58:	4b06      	ldr	r3, [pc, #24]	; (8004b74 <_svfiprintf_r+0x1fc>)
 8004b5a:	9803      	ldr	r0, [sp, #12]
 8004b5c:	f000 f87c 	bl	8004c58 <_printf_i>
 8004b60:	e7ea      	b.n	8004b38 <_svfiprintf_r+0x1c0>
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	08005ad4 	.word	0x08005ad4
 8004b68:	08005ada 	.word	0x08005ada
 8004b6c:	08005ade 	.word	0x08005ade
 8004b70:	00000000 	.word	0x00000000
 8004b74:	080048b5 	.word	0x080048b5

08004b78 <_printf_common>:
 8004b78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b7a:	0015      	movs	r5, r2
 8004b7c:	9301      	str	r3, [sp, #4]
 8004b7e:	688a      	ldr	r2, [r1, #8]
 8004b80:	690b      	ldr	r3, [r1, #16]
 8004b82:	000c      	movs	r4, r1
 8004b84:	9000      	str	r0, [sp, #0]
 8004b86:	4293      	cmp	r3, r2
 8004b88:	da00      	bge.n	8004b8c <_printf_common+0x14>
 8004b8a:	0013      	movs	r3, r2
 8004b8c:	0022      	movs	r2, r4
 8004b8e:	602b      	str	r3, [r5, #0]
 8004b90:	3243      	adds	r2, #67	; 0x43
 8004b92:	7812      	ldrb	r2, [r2, #0]
 8004b94:	2a00      	cmp	r2, #0
 8004b96:	d001      	beq.n	8004b9c <_printf_common+0x24>
 8004b98:	3301      	adds	r3, #1
 8004b9a:	602b      	str	r3, [r5, #0]
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	069b      	lsls	r3, r3, #26
 8004ba0:	d502      	bpl.n	8004ba8 <_printf_common+0x30>
 8004ba2:	682b      	ldr	r3, [r5, #0]
 8004ba4:	3302      	adds	r3, #2
 8004ba6:	602b      	str	r3, [r5, #0]
 8004ba8:	6822      	ldr	r2, [r4, #0]
 8004baa:	2306      	movs	r3, #6
 8004bac:	0017      	movs	r7, r2
 8004bae:	401f      	ands	r7, r3
 8004bb0:	421a      	tst	r2, r3
 8004bb2:	d027      	beq.n	8004c04 <_printf_common+0x8c>
 8004bb4:	0023      	movs	r3, r4
 8004bb6:	3343      	adds	r3, #67	; 0x43
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	1e5a      	subs	r2, r3, #1
 8004bbc:	4193      	sbcs	r3, r2
 8004bbe:	6822      	ldr	r2, [r4, #0]
 8004bc0:	0692      	lsls	r2, r2, #26
 8004bc2:	d430      	bmi.n	8004c26 <_printf_common+0xae>
 8004bc4:	0022      	movs	r2, r4
 8004bc6:	9901      	ldr	r1, [sp, #4]
 8004bc8:	9800      	ldr	r0, [sp, #0]
 8004bca:	9e08      	ldr	r6, [sp, #32]
 8004bcc:	3243      	adds	r2, #67	; 0x43
 8004bce:	47b0      	blx	r6
 8004bd0:	1c43      	adds	r3, r0, #1
 8004bd2:	d025      	beq.n	8004c20 <_printf_common+0xa8>
 8004bd4:	2306      	movs	r3, #6
 8004bd6:	6820      	ldr	r0, [r4, #0]
 8004bd8:	682a      	ldr	r2, [r5, #0]
 8004bda:	68e1      	ldr	r1, [r4, #12]
 8004bdc:	2500      	movs	r5, #0
 8004bde:	4003      	ands	r3, r0
 8004be0:	2b04      	cmp	r3, #4
 8004be2:	d103      	bne.n	8004bec <_printf_common+0x74>
 8004be4:	1a8d      	subs	r5, r1, r2
 8004be6:	43eb      	mvns	r3, r5
 8004be8:	17db      	asrs	r3, r3, #31
 8004bea:	401d      	ands	r5, r3
 8004bec:	68a3      	ldr	r3, [r4, #8]
 8004bee:	6922      	ldr	r2, [r4, #16]
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	dd01      	ble.n	8004bf8 <_printf_common+0x80>
 8004bf4:	1a9b      	subs	r3, r3, r2
 8004bf6:	18ed      	adds	r5, r5, r3
 8004bf8:	2700      	movs	r7, #0
 8004bfa:	42bd      	cmp	r5, r7
 8004bfc:	d120      	bne.n	8004c40 <_printf_common+0xc8>
 8004bfe:	2000      	movs	r0, #0
 8004c00:	e010      	b.n	8004c24 <_printf_common+0xac>
 8004c02:	3701      	adds	r7, #1
 8004c04:	68e3      	ldr	r3, [r4, #12]
 8004c06:	682a      	ldr	r2, [r5, #0]
 8004c08:	1a9b      	subs	r3, r3, r2
 8004c0a:	42bb      	cmp	r3, r7
 8004c0c:	ddd2      	ble.n	8004bb4 <_printf_common+0x3c>
 8004c0e:	0022      	movs	r2, r4
 8004c10:	2301      	movs	r3, #1
 8004c12:	9901      	ldr	r1, [sp, #4]
 8004c14:	9800      	ldr	r0, [sp, #0]
 8004c16:	9e08      	ldr	r6, [sp, #32]
 8004c18:	3219      	adds	r2, #25
 8004c1a:	47b0      	blx	r6
 8004c1c:	1c43      	adds	r3, r0, #1
 8004c1e:	d1f0      	bne.n	8004c02 <_printf_common+0x8a>
 8004c20:	2001      	movs	r0, #1
 8004c22:	4240      	negs	r0, r0
 8004c24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c26:	2030      	movs	r0, #48	; 0x30
 8004c28:	18e1      	adds	r1, r4, r3
 8004c2a:	3143      	adds	r1, #67	; 0x43
 8004c2c:	7008      	strb	r0, [r1, #0]
 8004c2e:	0021      	movs	r1, r4
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	3145      	adds	r1, #69	; 0x45
 8004c34:	7809      	ldrb	r1, [r1, #0]
 8004c36:	18a2      	adds	r2, r4, r2
 8004c38:	3243      	adds	r2, #67	; 0x43
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	7011      	strb	r1, [r2, #0]
 8004c3e:	e7c1      	b.n	8004bc4 <_printf_common+0x4c>
 8004c40:	0022      	movs	r2, r4
 8004c42:	2301      	movs	r3, #1
 8004c44:	9901      	ldr	r1, [sp, #4]
 8004c46:	9800      	ldr	r0, [sp, #0]
 8004c48:	9e08      	ldr	r6, [sp, #32]
 8004c4a:	321a      	adds	r2, #26
 8004c4c:	47b0      	blx	r6
 8004c4e:	1c43      	adds	r3, r0, #1
 8004c50:	d0e6      	beq.n	8004c20 <_printf_common+0xa8>
 8004c52:	3701      	adds	r7, #1
 8004c54:	e7d1      	b.n	8004bfa <_printf_common+0x82>
	...

08004c58 <_printf_i>:
 8004c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c5a:	b08b      	sub	sp, #44	; 0x2c
 8004c5c:	9206      	str	r2, [sp, #24]
 8004c5e:	000a      	movs	r2, r1
 8004c60:	3243      	adds	r2, #67	; 0x43
 8004c62:	9307      	str	r3, [sp, #28]
 8004c64:	9005      	str	r0, [sp, #20]
 8004c66:	9204      	str	r2, [sp, #16]
 8004c68:	7e0a      	ldrb	r2, [r1, #24]
 8004c6a:	000c      	movs	r4, r1
 8004c6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004c6e:	2a78      	cmp	r2, #120	; 0x78
 8004c70:	d807      	bhi.n	8004c82 <_printf_i+0x2a>
 8004c72:	2a62      	cmp	r2, #98	; 0x62
 8004c74:	d809      	bhi.n	8004c8a <_printf_i+0x32>
 8004c76:	2a00      	cmp	r2, #0
 8004c78:	d100      	bne.n	8004c7c <_printf_i+0x24>
 8004c7a:	e0c1      	b.n	8004e00 <_printf_i+0x1a8>
 8004c7c:	2a58      	cmp	r2, #88	; 0x58
 8004c7e:	d100      	bne.n	8004c82 <_printf_i+0x2a>
 8004c80:	e08c      	b.n	8004d9c <_printf_i+0x144>
 8004c82:	0026      	movs	r6, r4
 8004c84:	3642      	adds	r6, #66	; 0x42
 8004c86:	7032      	strb	r2, [r6, #0]
 8004c88:	e022      	b.n	8004cd0 <_printf_i+0x78>
 8004c8a:	0010      	movs	r0, r2
 8004c8c:	3863      	subs	r0, #99	; 0x63
 8004c8e:	2815      	cmp	r0, #21
 8004c90:	d8f7      	bhi.n	8004c82 <_printf_i+0x2a>
 8004c92:	f7fb fa43 	bl	800011c <__gnu_thumb1_case_shi>
 8004c96:	0016      	.short	0x0016
 8004c98:	fff6001f 	.word	0xfff6001f
 8004c9c:	fff6fff6 	.word	0xfff6fff6
 8004ca0:	001ffff6 	.word	0x001ffff6
 8004ca4:	fff6fff6 	.word	0xfff6fff6
 8004ca8:	fff6fff6 	.word	0xfff6fff6
 8004cac:	003600a8 	.word	0x003600a8
 8004cb0:	fff6009a 	.word	0xfff6009a
 8004cb4:	00b9fff6 	.word	0x00b9fff6
 8004cb8:	0036fff6 	.word	0x0036fff6
 8004cbc:	fff6fff6 	.word	0xfff6fff6
 8004cc0:	009e      	.short	0x009e
 8004cc2:	0026      	movs	r6, r4
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	3642      	adds	r6, #66	; 0x42
 8004cc8:	1d11      	adds	r1, r2, #4
 8004cca:	6019      	str	r1, [r3, #0]
 8004ccc:	6813      	ldr	r3, [r2, #0]
 8004cce:	7033      	strb	r3, [r6, #0]
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e0a7      	b.n	8004e24 <_printf_i+0x1cc>
 8004cd4:	6808      	ldr	r0, [r1, #0]
 8004cd6:	6819      	ldr	r1, [r3, #0]
 8004cd8:	1d0a      	adds	r2, r1, #4
 8004cda:	0605      	lsls	r5, r0, #24
 8004cdc:	d50b      	bpl.n	8004cf6 <_printf_i+0x9e>
 8004cde:	680d      	ldr	r5, [r1, #0]
 8004ce0:	601a      	str	r2, [r3, #0]
 8004ce2:	2d00      	cmp	r5, #0
 8004ce4:	da03      	bge.n	8004cee <_printf_i+0x96>
 8004ce6:	232d      	movs	r3, #45	; 0x2d
 8004ce8:	9a04      	ldr	r2, [sp, #16]
 8004cea:	426d      	negs	r5, r5
 8004cec:	7013      	strb	r3, [r2, #0]
 8004cee:	4b61      	ldr	r3, [pc, #388]	; (8004e74 <_printf_i+0x21c>)
 8004cf0:	270a      	movs	r7, #10
 8004cf2:	9303      	str	r3, [sp, #12]
 8004cf4:	e01b      	b.n	8004d2e <_printf_i+0xd6>
 8004cf6:	680d      	ldr	r5, [r1, #0]
 8004cf8:	601a      	str	r2, [r3, #0]
 8004cfa:	0641      	lsls	r1, r0, #25
 8004cfc:	d5f1      	bpl.n	8004ce2 <_printf_i+0x8a>
 8004cfe:	b22d      	sxth	r5, r5
 8004d00:	e7ef      	b.n	8004ce2 <_printf_i+0x8a>
 8004d02:	680d      	ldr	r5, [r1, #0]
 8004d04:	6819      	ldr	r1, [r3, #0]
 8004d06:	1d08      	adds	r0, r1, #4
 8004d08:	6018      	str	r0, [r3, #0]
 8004d0a:	062e      	lsls	r6, r5, #24
 8004d0c:	d501      	bpl.n	8004d12 <_printf_i+0xba>
 8004d0e:	680d      	ldr	r5, [r1, #0]
 8004d10:	e003      	b.n	8004d1a <_printf_i+0xc2>
 8004d12:	066d      	lsls	r5, r5, #25
 8004d14:	d5fb      	bpl.n	8004d0e <_printf_i+0xb6>
 8004d16:	680d      	ldr	r5, [r1, #0]
 8004d18:	b2ad      	uxth	r5, r5
 8004d1a:	4b56      	ldr	r3, [pc, #344]	; (8004e74 <_printf_i+0x21c>)
 8004d1c:	2708      	movs	r7, #8
 8004d1e:	9303      	str	r3, [sp, #12]
 8004d20:	2a6f      	cmp	r2, #111	; 0x6f
 8004d22:	d000      	beq.n	8004d26 <_printf_i+0xce>
 8004d24:	3702      	adds	r7, #2
 8004d26:	0023      	movs	r3, r4
 8004d28:	2200      	movs	r2, #0
 8004d2a:	3343      	adds	r3, #67	; 0x43
 8004d2c:	701a      	strb	r2, [r3, #0]
 8004d2e:	6863      	ldr	r3, [r4, #4]
 8004d30:	60a3      	str	r3, [r4, #8]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	db03      	blt.n	8004d3e <_printf_i+0xe6>
 8004d36:	2204      	movs	r2, #4
 8004d38:	6821      	ldr	r1, [r4, #0]
 8004d3a:	4391      	bics	r1, r2
 8004d3c:	6021      	str	r1, [r4, #0]
 8004d3e:	2d00      	cmp	r5, #0
 8004d40:	d102      	bne.n	8004d48 <_printf_i+0xf0>
 8004d42:	9e04      	ldr	r6, [sp, #16]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00c      	beq.n	8004d62 <_printf_i+0x10a>
 8004d48:	9e04      	ldr	r6, [sp, #16]
 8004d4a:	0028      	movs	r0, r5
 8004d4c:	0039      	movs	r1, r7
 8004d4e:	f7fb fa75 	bl	800023c <__aeabi_uidivmod>
 8004d52:	9b03      	ldr	r3, [sp, #12]
 8004d54:	3e01      	subs	r6, #1
 8004d56:	5c5b      	ldrb	r3, [r3, r1]
 8004d58:	7033      	strb	r3, [r6, #0]
 8004d5a:	002b      	movs	r3, r5
 8004d5c:	0005      	movs	r5, r0
 8004d5e:	429f      	cmp	r7, r3
 8004d60:	d9f3      	bls.n	8004d4a <_printf_i+0xf2>
 8004d62:	2f08      	cmp	r7, #8
 8004d64:	d109      	bne.n	8004d7a <_printf_i+0x122>
 8004d66:	6823      	ldr	r3, [r4, #0]
 8004d68:	07db      	lsls	r3, r3, #31
 8004d6a:	d506      	bpl.n	8004d7a <_printf_i+0x122>
 8004d6c:	6863      	ldr	r3, [r4, #4]
 8004d6e:	6922      	ldr	r2, [r4, #16]
 8004d70:	4293      	cmp	r3, r2
 8004d72:	dc02      	bgt.n	8004d7a <_printf_i+0x122>
 8004d74:	2330      	movs	r3, #48	; 0x30
 8004d76:	3e01      	subs	r6, #1
 8004d78:	7033      	strb	r3, [r6, #0]
 8004d7a:	9b04      	ldr	r3, [sp, #16]
 8004d7c:	1b9b      	subs	r3, r3, r6
 8004d7e:	6123      	str	r3, [r4, #16]
 8004d80:	9b07      	ldr	r3, [sp, #28]
 8004d82:	0021      	movs	r1, r4
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	9805      	ldr	r0, [sp, #20]
 8004d88:	9b06      	ldr	r3, [sp, #24]
 8004d8a:	aa09      	add	r2, sp, #36	; 0x24
 8004d8c:	f7ff fef4 	bl	8004b78 <_printf_common>
 8004d90:	1c43      	adds	r3, r0, #1
 8004d92:	d14c      	bne.n	8004e2e <_printf_i+0x1d6>
 8004d94:	2001      	movs	r0, #1
 8004d96:	4240      	negs	r0, r0
 8004d98:	b00b      	add	sp, #44	; 0x2c
 8004d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d9c:	3145      	adds	r1, #69	; 0x45
 8004d9e:	700a      	strb	r2, [r1, #0]
 8004da0:	4a34      	ldr	r2, [pc, #208]	; (8004e74 <_printf_i+0x21c>)
 8004da2:	9203      	str	r2, [sp, #12]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	6821      	ldr	r1, [r4, #0]
 8004da8:	ca20      	ldmia	r2!, {r5}
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	0608      	lsls	r0, r1, #24
 8004dae:	d516      	bpl.n	8004dde <_printf_i+0x186>
 8004db0:	07cb      	lsls	r3, r1, #31
 8004db2:	d502      	bpl.n	8004dba <_printf_i+0x162>
 8004db4:	2320      	movs	r3, #32
 8004db6:	4319      	orrs	r1, r3
 8004db8:	6021      	str	r1, [r4, #0]
 8004dba:	2710      	movs	r7, #16
 8004dbc:	2d00      	cmp	r5, #0
 8004dbe:	d1b2      	bne.n	8004d26 <_printf_i+0xce>
 8004dc0:	2320      	movs	r3, #32
 8004dc2:	6822      	ldr	r2, [r4, #0]
 8004dc4:	439a      	bics	r2, r3
 8004dc6:	6022      	str	r2, [r4, #0]
 8004dc8:	e7ad      	b.n	8004d26 <_printf_i+0xce>
 8004dca:	2220      	movs	r2, #32
 8004dcc:	6809      	ldr	r1, [r1, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	6022      	str	r2, [r4, #0]
 8004dd2:	0022      	movs	r2, r4
 8004dd4:	2178      	movs	r1, #120	; 0x78
 8004dd6:	3245      	adds	r2, #69	; 0x45
 8004dd8:	7011      	strb	r1, [r2, #0]
 8004dda:	4a27      	ldr	r2, [pc, #156]	; (8004e78 <_printf_i+0x220>)
 8004ddc:	e7e1      	b.n	8004da2 <_printf_i+0x14a>
 8004dde:	0648      	lsls	r0, r1, #25
 8004de0:	d5e6      	bpl.n	8004db0 <_printf_i+0x158>
 8004de2:	b2ad      	uxth	r5, r5
 8004de4:	e7e4      	b.n	8004db0 <_printf_i+0x158>
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	680d      	ldr	r5, [r1, #0]
 8004dea:	1d10      	adds	r0, r2, #4
 8004dec:	6949      	ldr	r1, [r1, #20]
 8004dee:	6018      	str	r0, [r3, #0]
 8004df0:	6813      	ldr	r3, [r2, #0]
 8004df2:	062e      	lsls	r6, r5, #24
 8004df4:	d501      	bpl.n	8004dfa <_printf_i+0x1a2>
 8004df6:	6019      	str	r1, [r3, #0]
 8004df8:	e002      	b.n	8004e00 <_printf_i+0x1a8>
 8004dfa:	066d      	lsls	r5, r5, #25
 8004dfc:	d5fb      	bpl.n	8004df6 <_printf_i+0x19e>
 8004dfe:	8019      	strh	r1, [r3, #0]
 8004e00:	2300      	movs	r3, #0
 8004e02:	9e04      	ldr	r6, [sp, #16]
 8004e04:	6123      	str	r3, [r4, #16]
 8004e06:	e7bb      	b.n	8004d80 <_printf_i+0x128>
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	1d11      	adds	r1, r2, #4
 8004e0c:	6019      	str	r1, [r3, #0]
 8004e0e:	6816      	ldr	r6, [r2, #0]
 8004e10:	2100      	movs	r1, #0
 8004e12:	0030      	movs	r0, r6
 8004e14:	6862      	ldr	r2, [r4, #4]
 8004e16:	f000 f833 	bl	8004e80 <memchr>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	d001      	beq.n	8004e22 <_printf_i+0x1ca>
 8004e1e:	1b80      	subs	r0, r0, r6
 8004e20:	6060      	str	r0, [r4, #4]
 8004e22:	6863      	ldr	r3, [r4, #4]
 8004e24:	6123      	str	r3, [r4, #16]
 8004e26:	2300      	movs	r3, #0
 8004e28:	9a04      	ldr	r2, [sp, #16]
 8004e2a:	7013      	strb	r3, [r2, #0]
 8004e2c:	e7a8      	b.n	8004d80 <_printf_i+0x128>
 8004e2e:	6923      	ldr	r3, [r4, #16]
 8004e30:	0032      	movs	r2, r6
 8004e32:	9906      	ldr	r1, [sp, #24]
 8004e34:	9805      	ldr	r0, [sp, #20]
 8004e36:	9d07      	ldr	r5, [sp, #28]
 8004e38:	47a8      	blx	r5
 8004e3a:	1c43      	adds	r3, r0, #1
 8004e3c:	d0aa      	beq.n	8004d94 <_printf_i+0x13c>
 8004e3e:	6823      	ldr	r3, [r4, #0]
 8004e40:	079b      	lsls	r3, r3, #30
 8004e42:	d415      	bmi.n	8004e70 <_printf_i+0x218>
 8004e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e46:	68e0      	ldr	r0, [r4, #12]
 8004e48:	4298      	cmp	r0, r3
 8004e4a:	daa5      	bge.n	8004d98 <_printf_i+0x140>
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	e7a3      	b.n	8004d98 <_printf_i+0x140>
 8004e50:	0022      	movs	r2, r4
 8004e52:	2301      	movs	r3, #1
 8004e54:	9906      	ldr	r1, [sp, #24]
 8004e56:	9805      	ldr	r0, [sp, #20]
 8004e58:	9e07      	ldr	r6, [sp, #28]
 8004e5a:	3219      	adds	r2, #25
 8004e5c:	47b0      	blx	r6
 8004e5e:	1c43      	adds	r3, r0, #1
 8004e60:	d098      	beq.n	8004d94 <_printf_i+0x13c>
 8004e62:	3501      	adds	r5, #1
 8004e64:	68e3      	ldr	r3, [r4, #12]
 8004e66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e68:	1a9b      	subs	r3, r3, r2
 8004e6a:	42ab      	cmp	r3, r5
 8004e6c:	dcf0      	bgt.n	8004e50 <_printf_i+0x1f8>
 8004e6e:	e7e9      	b.n	8004e44 <_printf_i+0x1ec>
 8004e70:	2500      	movs	r5, #0
 8004e72:	e7f7      	b.n	8004e64 <_printf_i+0x20c>
 8004e74:	08005ae5 	.word	0x08005ae5
 8004e78:	08005af6 	.word	0x08005af6

08004e7c <__retarget_lock_acquire_recursive>:
 8004e7c:	4770      	bx	lr

08004e7e <__retarget_lock_release_recursive>:
 8004e7e:	4770      	bx	lr

08004e80 <memchr>:
 8004e80:	b2c9      	uxtb	r1, r1
 8004e82:	1882      	adds	r2, r0, r2
 8004e84:	4290      	cmp	r0, r2
 8004e86:	d101      	bne.n	8004e8c <memchr+0xc>
 8004e88:	2000      	movs	r0, #0
 8004e8a:	4770      	bx	lr
 8004e8c:	7803      	ldrb	r3, [r0, #0]
 8004e8e:	428b      	cmp	r3, r1
 8004e90:	d0fb      	beq.n	8004e8a <memchr+0xa>
 8004e92:	3001      	adds	r0, #1
 8004e94:	e7f6      	b.n	8004e84 <memchr+0x4>

08004e96 <_realloc_r>:
 8004e96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e98:	0007      	movs	r7, r0
 8004e9a:	000e      	movs	r6, r1
 8004e9c:	0014      	movs	r4, r2
 8004e9e:	2900      	cmp	r1, #0
 8004ea0:	d105      	bne.n	8004eae <_realloc_r+0x18>
 8004ea2:	0011      	movs	r1, r2
 8004ea4:	f7ff fc4e 	bl	8004744 <_malloc_r>
 8004ea8:	0005      	movs	r5, r0
 8004eaa:	0028      	movs	r0, r5
 8004eac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004eae:	2a00      	cmp	r2, #0
 8004eb0:	d103      	bne.n	8004eba <_realloc_r+0x24>
 8004eb2:	f7ff fbdb 	bl	800466c <_free_r>
 8004eb6:	0025      	movs	r5, r4
 8004eb8:	e7f7      	b.n	8004eaa <_realloc_r+0x14>
 8004eba:	f000 f81b 	bl	8004ef4 <_malloc_usable_size_r>
 8004ebe:	9001      	str	r0, [sp, #4]
 8004ec0:	4284      	cmp	r4, r0
 8004ec2:	d803      	bhi.n	8004ecc <_realloc_r+0x36>
 8004ec4:	0035      	movs	r5, r6
 8004ec6:	0843      	lsrs	r3, r0, #1
 8004ec8:	42a3      	cmp	r3, r4
 8004eca:	d3ee      	bcc.n	8004eaa <_realloc_r+0x14>
 8004ecc:	0021      	movs	r1, r4
 8004ece:	0038      	movs	r0, r7
 8004ed0:	f7ff fc38 	bl	8004744 <_malloc_r>
 8004ed4:	1e05      	subs	r5, r0, #0
 8004ed6:	d0e8      	beq.n	8004eaa <_realloc_r+0x14>
 8004ed8:	9b01      	ldr	r3, [sp, #4]
 8004eda:	0022      	movs	r2, r4
 8004edc:	429c      	cmp	r4, r3
 8004ede:	d900      	bls.n	8004ee2 <_realloc_r+0x4c>
 8004ee0:	001a      	movs	r2, r3
 8004ee2:	0031      	movs	r1, r6
 8004ee4:	0028      	movs	r0, r5
 8004ee6:	f7ff fb71 	bl	80045cc <memcpy>
 8004eea:	0031      	movs	r1, r6
 8004eec:	0038      	movs	r0, r7
 8004eee:	f7ff fbbd 	bl	800466c <_free_r>
 8004ef2:	e7da      	b.n	8004eaa <_realloc_r+0x14>

08004ef4 <_malloc_usable_size_r>:
 8004ef4:	1f0b      	subs	r3, r1, #4
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	1f18      	subs	r0, r3, #4
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	da01      	bge.n	8004f02 <_malloc_usable_size_r+0xe>
 8004efe:	580b      	ldr	r3, [r1, r0]
 8004f00:	18c0      	adds	r0, r0, r3
 8004f02:	4770      	bx	lr

08004f04 <_init>:
 8004f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f06:	46c0      	nop			; (mov r8, r8)
 8004f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f0a:	bc08      	pop	{r3}
 8004f0c:	469e      	mov	lr, r3
 8004f0e:	4770      	bx	lr

08004f10 <_fini>:
 8004f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f12:	46c0      	nop			; (mov r8, r8)
 8004f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f16:	bc08      	pop	{r3}
 8004f18:	469e      	mov	lr, r3
 8004f1a:	4770      	bx	lr
