<map id="zero_mate::arm1176jzf_s::CCPU_Context::CCPU_Context" name="zero_mate::arm1176jzf_s::CCPU_Context::CCPU_Context">
<area shape="rect" id="node1" title="Constructor of the class." alt="" coords="5,63,188,119"/>
<area shape="rect" id="node2" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a286edf7ca93bc920f9896b5b777b4b8b" title="Resets the context of the CPU." alt="" coords="236,71,419,112"/>
<area shape="rect" id="node3" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2dd5a3a65e28cce65d01bdef2746cf1a" title="Globally enables/disables FIQ (fast interrupts)" alt="" coords="467,5,686,47"/>
<area shape="rect" id="node5" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4b48d0f9508c738b62d96e5593e6d704" title="Globally enables/disables IRQ (interrupts)" alt="" coords="467,71,687,112"/>
<area shape="rect" id="node6" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2f550e28044af7ff0ddb866527a95356" title="Initializes (resets) all CPU registers." alt="" coords="490,258,663,314"/>
<area shape="rect" id="node4" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a984bace2773aca71cf04701aa0ce9c54" title="Sets/resets a flag in the CPSR register of the current CPU mode." alt="" coords="737,5,940,47"/>
<area shape="rect" id="node7" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aacfb4cc6e44ca967a9e258ba583f588b" title="Resets the banked registers of the Abort mode to 0." alt="" coords="752,71,925,127"/>
<area shape="rect" id="node8" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a68f089f1b45e6f22295a7339eeeade33" title="Resets the CPSR register in all CPU modes." alt="" coords="735,152,943,193"/>
<area shape="rect" id="node9" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a651a92dac2106063a9988c63fb80fcdd" title="Resets the banked registers of the FIQ mode to 0." alt="" coords="752,218,925,274"/>
<area shape="rect" id="node10" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a38524842c1e4f158af18c1e2cafd14ed" title="Resets the banked registers of the IRQ mode to 0." alt="" coords="752,298,925,354"/>
<area shape="rect" id="node11" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af24fe774c931e6fe4c0abe70956463de" title="Resets all SPSR registers (in all CPU modes) to 0." alt="" coords="735,379,942,420"/>
<area shape="rect" id="node12" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a945204938f4a5e92be738c48711218c2" title="Resets the banked registers of the Supervisor mode to 0." alt="" coords="743,445,935,501"/>
<area shape="rect" id="node13" href="$classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6eb0ee94a81e166d7b02a78f45b4d028" title="Resets the banked registers of the Undefined mode to 0." alt="" coords="744,525,933,581"/>
</map>
