# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:29 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs_valid index[0] index[1] index[2] index_valid

.latch        n66 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n71 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n76 control.tehb.dataReg[0]  0
.latch        n81 control.tehb.dataReg[1]  0
.latch        n86 control.tehb.dataReg[2]  0
.latch        n91 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n52
01 1
.names control.tehb.control.fullReg new_n52 ins_ready[1]
01 1
.names ins_valid[0] new_n52 new_n54
00 1
.names ins_valid[2] new_n54 new_n55
11 1
.names control.tehb.control.fullReg new_n55 ins_ready[2]
01 1
.names ins_valid[3] new_n54 new_n57
11 1
.names new_n55 new_n57 new_n58
01 1
.names control.tehb.control.fullReg new_n58 ins_ready[3]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n60
11 1
.names new_n55 new_n58 new_n61
00 1
.names control.tehb.control.fullReg new_n61 new_n62
00 1
.names new_n60 new_n62 index[1]
00 0
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names index[1] index[2] new_n65
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n66_1
11 1
.names new_n52 new_n58 new_n67
00 1
.names control.tehb.control.fullReg new_n67 new_n68
00 1
.names new_n66_1 new_n68 index[0]
00 0
.names index[1] index[0] new_n70
10 1
.names index[1] index[0] new_n71_1
01 1
.names new_n70 new_n71_1 new_n72
00 1
.names ins[0] index[0] new_n73
10 1
.names ins[1] index[0] new_n74
11 1
.names new_n73 new_n74 new_n75
00 1
.names new_n72 new_n75 new_n76_1
10 1
.names ins[2] index[0] new_n77
10 1
.names ins[3] index[0] new_n78
11 1
.names new_n77 new_n78 new_n79
00 1
.names new_n72 new_n79 new_n80
00 1
.names new_n76_1 new_n80 new_n81_1
00 1
.names index[2] new_n70 new_n82
10 1
.names index[2] new_n70 new_n83
01 1
.names new_n82 new_n83 new_n84
00 1
.names new_n81_1 new_n84 new_n85
01 1
.names ins[4] index[0] new_n86_1
10 1
.names ins[5] index[0] new_n87
11 1
.names new_n86_1 new_n87 new_n88
00 1
.names new_n72 new_n88 new_n89
10 1
.names ins[6] index[0] new_n90
10 1
.names ins[7] index[0] new_n91_1
11 1
.names new_n90 new_n91_1 new_n92
00 1
.names new_n72 new_n92 new_n93
00 1
.names new_n89 new_n93 new_n94
00 1
.names new_n84 new_n94 new_n95
00 1
.names new_n85 new_n95 new_n96
00 1
.names index[1] index[2] new_n97
01 1
.names index[1] index[2] new_n98
10 1
.names index[0] new_n98 new_n99
11 1
.names new_n97 new_n99 new_n100
00 1
.names new_n96 new_n100 new_n101
01 1
.names ins[8] index[0] new_n102
10 1
.names ins[9] index[0] new_n103
11 1
.names new_n102 new_n103 new_n104
00 1
.names new_n72 new_n104 new_n105
10 1
.names ins[10] index[0] new_n106
10 1
.names ins[11] index[0] new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names new_n72 new_n108 new_n109
00 1
.names new_n105 new_n109 new_n110
00 1
.names new_n99 new_n110 new_n111
10 1
.names new_n101 new_n111 new_n112
00 1
.names new_n65 new_n112 outs[0]
00 1
.names ins[1] index[0] new_n114
10 1
.names ins[2] index[0] new_n115
11 1
.names new_n114 new_n115 new_n116
00 1
.names new_n72 new_n116 new_n117
10 1
.names ins[3] index[0] new_n118
10 1
.names ins[4] index[0] new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names new_n72 new_n120 new_n121
00 1
.names new_n117 new_n121 new_n122
00 1
.names new_n84 new_n122 new_n123
10 1
.names ins[5] index[0] new_n124
10 1
.names ins[6] index[0] new_n125
11 1
.names new_n124 new_n125 new_n126
00 1
.names new_n72 new_n126 new_n127
10 1
.names ins[7] index[0] new_n128
10 1
.names ins[8] index[0] new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names new_n72 new_n130 new_n131
00 1
.names new_n127 new_n131 new_n132
00 1
.names new_n84 new_n132 new_n133
00 1
.names new_n123 new_n133 new_n134
00 1
.names new_n100 new_n134 new_n135
10 1
.names ins[10] new_n99 new_n136
11 1
.names new_n135 new_n136 new_n137
00 1
.names new_n65 new_n137 outs[1]
00 1
.names new_n72 new_n79 new_n139
10 1
.names new_n72 new_n88 new_n140
00 1
.names new_n139 new_n140 new_n141
00 1
.names new_n84 new_n141 new_n142
10 1
.names new_n72 new_n92 new_n143
10 1
.names new_n72 new_n104 new_n144
00 1
.names new_n143 new_n144 new_n145
00 1
.names new_n84 new_n145 new_n146
00 1
.names new_n142 new_n146 new_n147
00 1
.names new_n100 new_n147 new_n148
10 1
.names new_n99 new_n108 new_n149
10 1
.names new_n148 new_n149 new_n150
00 1
.names new_n65 new_n150 outs[2]
00 1
.names new_n54 new_n61 new_n152
11 1
.names control.tehb.control.fullReg new_n152 new_n153
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n153 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n153 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n156
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n157
01 1
.names new_n156 new_n157 new_n158
00 1
.names rst new_n158 new_n159
00 1
.names new_n153 new_n159 n91
01 1
.names new_n156 n91 n66
01 0
.names new_n157 n91 n71
01 0
.names control.tehb.control.fullReg new_n158 new_n163
00 1
.names new_n152 new_n163 new_n164
01 1
.names control.tehb.dataReg[0] new_n164 new_n165
10 1
.names new_n67 new_n164 new_n166
01 1
.names new_n165 new_n166 new_n167
00 1
.names rst new_n167 n76
00 1
.names control.tehb.dataReg[1] new_n164 new_n169
10 1
.names new_n61 new_n164 new_n170
01 1
.names new_n169 new_n170 new_n171
00 1
.names rst new_n171 n81
00 1
.names rst control.tehb.dataReg[2] new_n173
01 1
.names new_n164 new_n173 n86
01 1
.end
