// Seed: 3782036584
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  module_0 modCall_1 ();
  assign id_1 = id_3[1];
  assign id_3 = id_3;
  assign id_2 = 1'h0;
  wire id_5;
  assign id_2 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_5 = 1;
  assign id_1 = id_1;
  assign module_3.id_3 = 0;
endmodule
module module_3 (
    input supply0 id_0
);
  supply1 id_2, id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
