

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_24_9_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:11:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.042 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       65|       66|  1.300 us|  1.320 us|   64|   64|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%br_ln231 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 7 'br' 'br_ln231' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void"   --->   Operation 9 'phi' 't17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln231 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 13 'br' 'br_ln231' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'fifo_has_next_sample' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%t = add i6 %t17, i6 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:237]   --->   Operation 19 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_stall_load = load i1 %delay_line_stall" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 20 'load' 'delay_line_stall_load' <Predicate = (!fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln281 = br i1 %delay_line_stall_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 21 'br' 'br_ln281' <Predicate = (!fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%fftOutData_local_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'fftOutData_local_read' <Predicate = (fifo_has_next_sample)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %fftOutData_local_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local_read, i32 32, i32 55" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_s' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local_read, i32 64, i32 87" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_9' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local_read, i32 96, i32 119" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%control_count_V_load = load i1 %control_count_V" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 27 'load' 'control_count_V_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln241 = store i1 %control_count_V_load, i1 %control_bits_V" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 28 'store' 'store_ln241' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pf_count_V_load = load i4 %pf_count_V"   --->   Operation 29 'load' 'pf_count_V_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.72ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %pf_count_V_load, i4 15"   --->   Operation 30 'icmp' 'icmp_ln1049' <Predicate = (fifo_has_next_sample)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln1049, void, void %.critedge254" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:243]   --->   Operation 31 'br' 'br_ln243' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln870 = add i4 %pf_count_V_load, i4 1"   --->   Operation 32 'add' 'add_ln870' <Predicate = (fifo_has_next_sample & !icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln870 = store i4 %add_ln870, i4 %pf_count_V"   --->   Operation 33 'store' 'store_ln870' <Predicate = (fifo_has_next_sample & !icmp_ln1049)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln250 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:250]   --->   Operation 34 'br' 'br_ln250' <Predicate = (fifo_has_next_sample & !icmp_ln1049)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln244 = store i4 0, i4 %pf_count_V" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:244]   --->   Operation 35 'store' 'store_ln244' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.28ns)   --->   "%xor_ln251 = xor i1 %control_count_V_load, i1 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:251]   --->   Operation 36 'xor' 'xor_ln251' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln252 = store i1 %xor_ln251, i1 %control_count_V" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:252]   --->   Operation 37 'store' 'store_ln252' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln255 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:255]   --->   Operation 38 'br' 'br_ln255' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sample_in_read_count_V_load = load i5 %sample_in_read_count_V"   --->   Operation 39 'load' 'sample_in_read_count_V_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln870_1 = add i5 %sample_in_read_count_V_load, i5 1"   --->   Operation 40 'add' 'add_ln870_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.75ns)   --->   "%icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_load, i5 31" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:256]   --->   Operation 41 'icmp' 'icmp_ln256' <Predicate = (fifo_has_next_sample)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln870 = store i5 %add_ln870_1, i5 %sample_in_read_count_V"   --->   Operation 42 'store' 'store_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:258]   --->   Operation 43 'store' 'store_ln258' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln281 = br void %.critedge255._crit_edge5" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 44 'br' 'br_ln281' <Predicate = (fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln310 = br void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:310]   --->   Operation 45 'br' 'br_ln310' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln231 = icmp_eq  i6 %t17, i6 63" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 46 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 47 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln316 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 48 'br' 'br_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%arrayidx_0_01_load_0_i365 = phi i24 %trunc_ln145_9, void %.critedge255.thread, i24 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'phi' 'arrayidx_0_01_load_0_i365' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%arrayidx_0_11_load_0_i364 = phi i24 %trunc_ln145_1, void %.critedge255.thread, i24 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'phi' 'arrayidx_0_11_load_0_i364' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge255.thread, i1 0, void %.critedge255"   --->   Operation 51 'phi' 'temp_tagged_mux_chain_input_valid_0' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i24 %trunc_ln145, void %.critedge255.thread, i24 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'phi' 'temp_tagged_mux_chain_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i24 %trunc_ln145_s, void %.critedge255.thread, i24 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'phi' 'temp_tagged_mux_chain_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i24.i24, i1 %temp_tagged_mux_chain_input_valid_0, i24 %arrayidx_0_11_load_0_i364, i24 %arrayidx_0_01_load_0_i365"   --->   Operation 54 'bitconcatenate' 'p_s' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.71ns)   --->   "%p_1 = memshiftread i49 @_ssdm_op_MemShiftRead.[16 x i49]P0A, i49 15, i49 %p_s, i1 1"   --->   Operation 55 'memshiftread' 'p_1' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 49> <Depth = 16> <ShiftMem>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i49 %p_1"   --->   Operation 56 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %p_1, i32 24, i32 47"   --->   Operation 57 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %p_1, i32 48"   --->   Operation 58 'bitselect' 'temp_tagged_mux_chain_input_valid_1' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%control_bits_V_load = load i1 %control_bits_V" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285]   --->   Operation 59 'load' 'control_bits_V_load' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i1 %control_bits_V_load" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 60 'zext' 'zext_ln66' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.71ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[16 x i32]P0A, i32 15, i32 %zext_ln66, i1 1"   --->   Operation 61 'memshiftread' 'DataOut' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 16> <ShiftMem>
ST_3 : Operation 62 [1/1] (0.32ns)   --->   "%select_ln68 = select i1 %control_bits_V_load, i24 %temp_tagged_mux_chain_input_sample_M_real_V_1, i24 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 62 'select' 'select_ln68' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.32ns)   --->   "%select_ln68_1 = select i1 %control_bits_V_load, i24 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i24 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 63 'select' 'select_ln68_1' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.17ns)   --->   "%select_ln68_2 = select i1 %control_bits_V_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 64 'select' 'select_ln68_2' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %DataOut" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 65 'trunc' 'trunc_ln79' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.32ns)   --->   "%select_ln79 = select i1 %trunc_ln79, i24 %temp_tagged_mux_chain_input_sample_M_real_V_1, i24 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 66 'select' 'select_ln79' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.32ns)   --->   "%select_ln79_1 = select i1 %trunc_ln79, i24 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i24 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 67 'select' 'select_ln79_1' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%select_ln79_2 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 68 'select' 'select_ln79_2' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i24.i24, i1 %select_ln68_2, i24 %select_ln68_1, i24 %select_ln68"   --->   Operation 69 'bitconcatenate' 'p_3' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.71ns)   --->   "%p_0 = memshiftread i49 @_ssdm_op_MemShiftRead.[16 x i49]P0A, i49 15, i49 %p_3, i1 1"   --->   Operation 70 'memshiftread' 'p_0' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 49> <Depth = 16> <ShiftMem>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i49 %p_0"   --->   Operation 71 'trunc' 'trunc_ln130' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln130_2 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %p_0, i32 24, i32 47"   --->   Operation 72 'partselect' 'lshr_ln130_2' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %p_0, i32 48"   --->   Operation 73 'bitselect' 'valid_flag' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln297 = and i1 %select_ln79_2, i1 %valid_flag" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 74 'and' 'and_ln297' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %and_ln297, void %.critedge257, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 75 'br' 'br_ln297' <Predicate = (!delay_line_stall_load) | (fifo_has_next_sample)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i24 %lshr_ln130_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'zext' 'zext_ln174' <Predicate = (!delay_line_stall_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i24.i8.i24.i32.i8.i24, i24 %select_ln79_1, i8 0, i24 %select_ln79, i32 %zext_ln174, i8 0, i24 %trunc_ln130" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'bitconcatenate' 'tmp' <Predicate = (!delay_line_stall_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i120 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'zext' 'zext_ln174_5' <Predicate = (!delay_line_stall_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2, i128 %zext_ln174_5" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = (!delay_line_stall_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.critedge257" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:309]   --->   Operation 80 'br' 'br_ln309' <Predicate = (!delay_line_stall_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%return_ln316 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 81 'return' 'return_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ control_bits_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pf_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delay_line_stall]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
br_ln231                                      (br               ) [ 01111]
do_init                                       (phi              ) [ 00111]
t17                                           (phi              ) [ 00111]
br_ln0                                        (br               ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
br_ln231                                      (br               ) [ 00000]
empty                                         (speclooptripcount) [ 00000]
specpipeline_ln0                              (specpipeline     ) [ 00000]
specloopname_ln0                              (specloopname     ) [ 00000]
fifo_has_next_sample                          (nbreadreq        ) [ 00111]
t                                             (add              ) [ 01111]
br_ln237                                      (br               ) [ 00000]
delay_line_stall_load                         (load             ) [ 00111]
br_ln281                                      (br               ) [ 00111]
fftOutData_local_read                         (read             ) [ 00000]
trunc_ln145                                   (trunc            ) [ 00111]
trunc_ln145_s                                 (partselect       ) [ 00111]
trunc_ln145_9                                 (partselect       ) [ 00111]
trunc_ln145_1                                 (partselect       ) [ 00111]
control_count_V_load                          (load             ) [ 00000]
store_ln241                                   (store            ) [ 00000]
pf_count_V_load                               (load             ) [ 00000]
icmp_ln1049                                   (icmp             ) [ 00111]
br_ln243                                      (br               ) [ 00000]
add_ln870                                     (add              ) [ 00000]
store_ln870                                   (store            ) [ 00000]
br_ln250                                      (br               ) [ 00000]
store_ln244                                   (store            ) [ 00000]
xor_ln251                                     (xor              ) [ 00000]
store_ln252                                   (store            ) [ 00000]
br_ln255                                      (br               ) [ 00000]
sample_in_read_count_V_load                   (load             ) [ 00000]
add_ln870_1                                   (add              ) [ 00000]
icmp_ln256                                    (icmp             ) [ 00000]
store_ln870                                   (store            ) [ 00000]
store_ln258                                   (store            ) [ 00000]
br_ln281                                      (br               ) [ 00111]
br_ln310                                      (br               ) [ 00000]
icmp_ln231                                    (icmp             ) [ 00111]
br_ln231                                      (br               ) [ 01111]
br_ln316                                      (br               ) [ 01111]
arrayidx_0_01_load_0_i365                     (phi              ) [ 00110]
arrayidx_0_11_load_0_i364                     (phi              ) [ 00110]
temp_tagged_mux_chain_input_valid_0           (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_real_V_0 (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_imag_V_0 (phi              ) [ 00110]
p_s                                           (bitconcatenate   ) [ 00000]
p_1                                           (memshiftread     ) [ 00000]
temp_tagged_mux_chain_input_sample_M_real_V_1 (trunc            ) [ 00000]
temp_tagged_mux_chain_input_sample_M_imag_V_1 (partselect       ) [ 00000]
temp_tagged_mux_chain_input_valid_1           (bitselect        ) [ 00000]
control_bits_V_load                           (load             ) [ 00000]
zext_ln66                                     (zext             ) [ 00000]
DataOut                                       (memshiftread     ) [ 00000]
select_ln68                                   (select           ) [ 00000]
select_ln68_1                                 (select           ) [ 00000]
select_ln68_2                                 (select           ) [ 00000]
trunc_ln79                                    (trunc            ) [ 00000]
select_ln79                                   (select           ) [ 00101]
select_ln79_1                                 (select           ) [ 00101]
select_ln79_2                                 (select           ) [ 00000]
p_3                                           (bitconcatenate   ) [ 00000]
p_0                                           (memshiftread     ) [ 00000]
trunc_ln130                                   (trunc            ) [ 00101]
lshr_ln130_2                                  (partselect       ) [ 00101]
valid_flag                                    (bitselect        ) [ 00000]
and_ln297                                     (and              ) [ 00101]
br_ln297                                      (br               ) [ 00000]
zext_ln174                                    (zext             ) [ 00000]
tmp                                           (bitconcatenate   ) [ 00000]
zext_ln174_5                                  (zext             ) [ 00000]
write_ln174                                   (write            ) [ 00000]
br_ln309                                      (br               ) [ 00000]
return_ln316                                  (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pf_count_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sample_in_read_count_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delay_line_stall">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="control_delayline_Array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delayline_Array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[16 x i49]P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[16 x i32]P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i24.i8.i24.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="fifo_has_next_sample_nbreadreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="fifo_has_next_sample/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="fftOutData_local_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln174_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="120" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="do_init_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="do_init_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="1" slack="0"/>
<pin id="147" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="t17_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t17 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="t17_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t17/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="arrayidx_0_01_load_0_i365_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="1"/>
<pin id="168" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_01_load_0_i365 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="arrayidx_0_01_load_0_i365_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_01_load_0_i365/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="arrayidx_0_11_load_0_i364_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="24" slack="1"/>
<pin id="179" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_11_load_0_i364 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="arrayidx_0_11_load_0_i364_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_11_load_0_i364/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="temp_tagged_mux_chain_input_valid_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_valid_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="temp_tagged_mux_chain_input_valid_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_valid_0/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="temp_tagged_mux_chain_input_sample_M_real_V_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="1"/>
<pin id="203" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="24" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="1"/>
<pin id="214" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="t_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="delay_line_stall_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_stall_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln145_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="128" slack="0"/>
<pin id="235" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln145_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="0"/>
<pin id="239" dir="0" index="1" bw="128" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="0" index="3" bw="7" slack="0"/>
<pin id="242" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln145_9_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="24" slack="0"/>
<pin id="249" dir="0" index="1" bw="128" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_9/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln145_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="0"/>
<pin id="259" dir="0" index="1" bw="128" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="8" slack="0"/>
<pin id="262" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="control_count_V_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_count_V_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln241_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="pf_count_V_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pf_count_V_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln1049_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln870_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln870_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln244_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xor_ln251_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln252_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sample_in_read_count_V_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_in_read_count_V_load/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln870_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln256_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln870_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln258_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln231_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="49" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="24" slack="0"/>
<pin id="355" dir="0" index="3" bw="24" slack="0"/>
<pin id="356" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="49" slack="0"/>
<pin id="363" dir="0" index="1" bw="49" slack="0"/>
<pin id="364" dir="0" index="2" bw="49" slack="0"/>
<pin id="365" dir="0" index="3" bw="1" slack="0"/>
<pin id="366" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="49" slack="0"/>
<pin id="373" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="24" slack="0"/>
<pin id="377" dir="0" index="1" bw="49" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="temp_tagged_mux_chain_input_valid_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="49" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_tagged_mux_chain_input_valid_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="control_bits_V_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_bits_V_load/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln66_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="DataOut_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="0" index="3" bw="1" slack="0"/>
<pin id="406" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln68_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="24" slack="0"/>
<pin id="414" dir="0" index="2" bw="24" slack="0"/>
<pin id="415" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln68_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="24" slack="0"/>
<pin id="422" dir="0" index="2" bw="24" slack="0"/>
<pin id="423" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln68_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_2/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln79_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln79_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="24" slack="0"/>
<pin id="442" dir="0" index="2" bw="24" slack="0"/>
<pin id="443" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln79_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="24" slack="0"/>
<pin id="450" dir="0" index="2" bw="24" slack="0"/>
<pin id="451" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln79_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="49" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="24" slack="0"/>
<pin id="467" dir="0" index="3" bw="24" slack="0"/>
<pin id="468" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_0_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="49" slack="0"/>
<pin id="475" dir="0" index="1" bw="49" slack="0"/>
<pin id="476" dir="0" index="2" bw="49" slack="0"/>
<pin id="477" dir="0" index="3" bw="1" slack="0"/>
<pin id="478" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln130_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="49" slack="0"/>
<pin id="485" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="lshr_ln130_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="24" slack="0"/>
<pin id="489" dir="0" index="1" bw="49" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln130_2/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="valid_flag_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="49" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="valid_flag/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln297_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln297/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln174_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="24" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="120" slack="0"/>
<pin id="516" dir="0" index="1" bw="24" slack="1"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="0" index="3" bw="24" slack="1"/>
<pin id="519" dir="0" index="4" bw="24" slack="0"/>
<pin id="520" dir="0" index="5" bw="1" slack="0"/>
<pin id="521" dir="0" index="6" bw="24" slack="1"/>
<pin id="522" dir="1" index="7" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln174_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="120" slack="0"/>
<pin id="529" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_5/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="return_ln316_fu_532">
<pin_list>
<pin id="533" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln316/4 "/>
</bind>
</comp>

<comp id="534" class="1005" name="fifo_has_next_sample_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_has_next_sample "/>
</bind>
</comp>

<comp id="538" class="1005" name="t_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="543" class="1005" name="delay_line_stall_load_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delay_line_stall_load "/>
</bind>
</comp>

<comp id="547" class="1005" name="trunc_ln145_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="24" slack="1"/>
<pin id="549" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="552" class="1005" name="trunc_ln145_s_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="24" slack="1"/>
<pin id="554" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln145_9_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="24" slack="1"/>
<pin id="559" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_9 "/>
</bind>
</comp>

<comp id="562" class="1005" name="trunc_ln145_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="24" slack="1"/>
<pin id="564" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="icmp_ln231_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="574" class="1005" name="select_ln79_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="24" slack="1"/>
<pin id="576" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="579" class="1005" name="select_ln79_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="24" slack="1"/>
<pin id="581" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln130_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="24" slack="1"/>
<pin id="586" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="589" class="1005" name="lshr_ln130_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="24" slack="1"/>
<pin id="591" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln130_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="and_ln297_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln297 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="114" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="169"><net_src comp="86" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="86" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="188" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="86" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="86" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="156" pin="6"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="124" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="124" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="124" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="124" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="6" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="277" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="76" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="8" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="78" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="8" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="267" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="10" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="80" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="321" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="10" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="156" pin="6"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="84" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="88" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="193" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="181" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="170" pin="4"/><net_sink comp="351" pin=3"/></net>

<net id="367"><net_src comp="90" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="92" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="351" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="94" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="361" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="96" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="98" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="100" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="361" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="102" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="6" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="104" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="106" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="416"><net_src comp="393" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="371" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="205" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="393" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="375" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="216" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="393" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="385" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="193" pin="4"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="401" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="371" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="205" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="435" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="375" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="216" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="435" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="385" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="193" pin="4"/><net_sink comp="455" pin=2"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="427" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="419" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="411" pin="3"/><net_sink comp="463" pin=3"/></net>

<net id="479"><net_src comp="90" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="108" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="463" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="486"><net_src comp="473" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="94" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="473" pin="4"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="96" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="98" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="502"><net_src comp="100" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="473" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="102" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="455" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="497" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="523"><net_src comp="110" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="112" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="511" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="526"><net_src comp="112" pin="0"/><net_sink comp="514" pin=5"/></net>

<net id="530"><net_src comp="514" pin="7"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="537"><net_src comp="116" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="223" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="546"><net_src comp="229" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="233" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="555"><net_src comp="237" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="560"><net_src comp="247" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="565"><net_src comp="257" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="573"><net_src comp="345" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="439" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="582"><net_src comp="447" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="587"><net_src comp="483" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="514" pin=6"/></net>

<net id="592"><net_src comp="487" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="597"><net_src comp="505" pin="2"/><net_sink comp="594" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local2 | {4 }
	Port: control_count_V | {2 }
	Port: control_bits_V | {2 }
	Port: pf_count_V | {2 }
	Port: sample_in_read_count_V | {2 }
	Port: delay_line_stall | {2 }
	Port: delayline_Array_6 | {3 }
	Port: control_delayline_Array | {3 }
	Port: delayline_Array | {3 }
 - Input state : 
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : fftOutData_local | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : control_count_V | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : control_bits_V | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : pf_count_V | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : sample_in_read_count_V | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : delay_line_stall | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : delayline_Array_6 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : control_delayline_Array | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<24, 9, 5, 3, 0> > > : delayline_Array | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		t : 1
		br_ln281 : 1
		store_ln241 : 1
		icmp_ln1049 : 1
		br_ln243 : 2
		add_ln870 : 1
		store_ln870 : 2
		xor_ln251 : 1
		store_ln252 : 1
		add_ln870_1 : 1
		icmp_ln256 : 1
		store_ln870 : 2
		store_ln258 : 2
		icmp_ln231 : 1
		br_ln231 : 2
	State 3
		p_s : 1
		p_1 : 2
		temp_tagged_mux_chain_input_sample_M_real_V_1 : 3
		temp_tagged_mux_chain_input_sample_M_imag_V_1 : 3
		temp_tagged_mux_chain_input_valid_1 : 3
		zext_ln66 : 1
		DataOut : 2
		select_ln68 : 4
		select_ln68_1 : 4
		select_ln68_2 : 4
		trunc_ln79 : 3
		select_ln79 : 4
		select_ln79_1 : 4
		select_ln79_2 : 4
		p_3 : 5
		p_0 : 6
		trunc_ln130 : 7
		lshr_ln130_2 : 7
		valid_flag : 7
		and_ln297 : 8
		br_ln297 : 8
	State 4
		tmp : 1
		zext_ln174_5 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|          |                  select_ln68_fu_411                  |    0    |    24   |
|          |                 select_ln68_1_fu_419                 |    0    |    24   |
|  select  |                 select_ln68_2_fu_427                 |    0    |    2    |
|          |                  select_ln79_fu_439                  |    0    |    24   |
|          |                 select_ln79_1_fu_447                 |    0    |    24   |
|          |                 select_ln79_2_fu_455                 |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|          |                       t_fu_223                       |    0    |    13   |
|    add   |                   add_ln870_fu_287                   |    0    |    12   |
|          |                  add_ln870_1_fu_321                  |    0    |    12   |
|----------|------------------------------------------------------|---------|---------|
|          |                  icmp_ln1049_fu_281                  |    0    |    9    |
|   icmp   |                   icmp_ln256_fu_327                  |    0    |    9    |
|          |                   icmp_ln231_fu_345                  |    0    |    10   |
|----------|------------------------------------------------------|---------|---------|
|    xor   |                   xor_ln251_fu_305                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|    and   |                   and_ln297_fu_505                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
| nbreadreq|         fifo_has_next_sample_nbreadreq_fu_116        |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   read   |           fftOutData_local_read_read_fu_124          |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   write  |               write_ln174_write_fu_130               |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                  trunc_ln145_fu_233                  |    0    |    0    |
|   trunc  | temp_tagged_mux_chain_input_sample_M_real_V_1_fu_371 |    0    |    0    |
|          |                   trunc_ln79_fu_435                  |    0    |    0    |
|          |                  trunc_ln130_fu_483                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                 trunc_ln145_s_fu_237                 |    0    |    0    |
|          |                 trunc_ln145_9_fu_247                 |    0    |    0    |
|partselect|                 trunc_ln145_1_fu_257                 |    0    |    0    |
|          | temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_375 |    0    |    0    |
|          |                  lshr_ln130_2_fu_487                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_s_fu_351                      |    0    |    0    |
|bitconcatenate|                      p_3_fu_463                      |    0    |    0    |
|          |                      tmp_fu_514                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_1_fu_361                      |    0    |    0    |
|memshiftread|                    DataOut_fu_401                    |    0    |    0    |
|          |                      p_0_fu_473                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
| bitselect|      temp_tagged_mux_chain_input_valid_1_fu_385      |    0    |    0    |
|          |                   valid_flag_fu_497                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                   zext_ln66_fu_397                   |    0    |    0    |
|   zext   |                   zext_ln174_fu_511                  |    0    |    0    |
|          |                  zext_ln174_5_fu_527                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|  return  |                  return_ln316_fu_532                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |    0    |   169   |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------+--------+
|                                                     |   FF   |
+-----------------------------------------------------+--------+
|                  and_ln297_reg_594                  |    1   |
|          arrayidx_0_01_load_0_i365_reg_166          |   24   |
|          arrayidx_0_11_load_0_i364_reg_177          |   24   |
|            delay_line_stall_load_reg_543            |    1   |
|                   do_init_reg_137                   |    1   |
|             fifo_has_next_sample_reg_534            |    1   |
|                  icmp_ln231_reg_570                 |    1   |
|                 lshr_ln130_2_reg_589                |   24   |
|                select_ln79_1_reg_579                |   24   |
|                 select_ln79_reg_574                 |   24   |
|                     t17_reg_152                     |    6   |
|                      t_reg_538                      |    6   |
|temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_212|   24   |
|temp_tagged_mux_chain_input_sample_M_real_V_0_reg_201|   24   |
|     temp_tagged_mux_chain_input_valid_0_reg_188     |    1   |
|                 trunc_ln130_reg_584                 |   24   |
|                trunc_ln145_1_reg_562                |   24   |
|                trunc_ln145_9_reg_557                |   24   |
|                 trunc_ln145_reg_547                 |   24   |
|                trunc_ln145_s_reg_552                |   24   |
+-----------------------------------------------------+--------+
|                        Total                        |   306  |
+-----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------------------------|------|------|------|--------||---------|
| temp_tagged_mux_chain_input_valid_0_reg_188 |  p0  |   2  |   1  |    2   |
|---------------------------------------------|------|------|------|--------||---------|
|                    Total                    |      |      |      |    2   ||  0.427  |
|---------------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   306  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   306  |   169  |
+-----------+--------+--------+--------+
