0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/h/Desktop/CPU_design/design/Mem.v,1715157199,verilog,,C:/Users/h/Desktop/CPU_design/design/PC.v,C:/Users/h/Desktop/CPU_design/design/defines.v,Mem,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/PC.v,1715158680,verilog,,C:/Users/h/Desktop/CPU_design/design/test_frame.v,C:/Users/h/Desktop/CPU_design/design/defines.v,pc_reg,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/defines.v,1715129193,verilog,,,,,,,,,,,,
C:/Users/h/Desktop/CPU_design/design/design.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/h/Desktop/CPU_design/design/design.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1715157656,verilog,,C:/Users/h/Desktop/CPU_design/design/Mem.v,,blk_mem_gen_0,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/test_clk.v,1715159049,verilog,,,,test_clk,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/test_frame.v,1715157035,verilog,,C:/Users/h/Desktop/CPU_design/design/test_clk.v,,test_frame,,,../../../../,,,,,
