
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v' to AST representation.
Generating RTLIL representation for module `\f33m_mult2'.
Generating RTLIL representation for module `\f33m_mux2'.
Generating RTLIL representation for module `\f33m_mult'.
Generating RTLIL representation for module `\f3m_add4'.
Generating RTLIL representation for module `\f3m_add'.
Generating RTLIL representation for module `\f3_add'.
Generating RTLIL representation for module `\f3m_add3'.
Generating RTLIL representation for module `\f3m_neg'.
Generating RTLIL representation for module `\f3m_mult'.
Generating RTLIL representation for module `\func7'.
Generating RTLIL representation for module `\func8'.
Generating RTLIL representation for module `\f3_mult'.
Generating RTLIL representation for module `\f3m_mux6'.
Generating RTLIL representation for module `\func6'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: func6               
root of   0 design levels: f3m_mux6            
root of   0 design levels: f3_mult             
root of   1 design levels: func8               
root of   1 design levels: func7               
root of   2 design levels: f3m_mult            
root of   0 design levels: f3m_neg             
root of   2 design levels: f3m_add3            
root of   0 design levels: f3_add              
root of   1 design levels: f3m_add             
root of   2 design levels: f3m_add4            
root of   3 design levels: f33m_mult           
root of   0 design levels: f33m_mux2           
root of   4 design levels: f33m_mult2          
Automatically selected f33m_mult2 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \f33m_mult2
Used module:     \func6
Used module:     \f33m_mult
Used module:         \f3m_add4
Used module:             \f3m_add
Used module:                 \f3_add
Used module:         \f3m_add3
Used module:         \f3m_neg
Used module:         \f3m_mult
Used module:             \func7
Used module:             \func8
Used module:                 \f3_mult
Used module:         \f3m_mux6
Used module:     \f33m_mux2

2.3. Analyzing design hierarchy..
Top module:  \f33m_mult2
Used module:     \func6
Used module:     \f33m_mult
Used module:         \f3m_add4
Used module:             \f3m_add
Used module:                 \f3_add
Used module:         \f3m_add3
Used module:         \f3m_neg
Used module:         \f3m_mult
Used module:             \func7
Used module:             \func8
Used module:                 \f3_mult
Used module:         \f3m_mux6
Used module:     \f33m_mux2
Removed 0 unused modules.
Mapping positional arguments of cell func8.a976 (f3_add).
Mapping positional arguments of cell func8.a974 (f3_add).
Mapping positional arguments of cell func8.m972 (f3_mult).
Mapping positional arguments of cell func8.m970 (f3_mult).
Mapping positional arguments of cell func8.m968 (f3_mult).
Mapping positional arguments of cell func8.a966 (f3_add).
Mapping positional arguments of cell func8.a964 (f3_add).
Mapping positional arguments of cell func8.m962 (f3_mult).
Mapping positional arguments of cell func8.m960 (f3_mult).
Mapping positional arguments of cell func8.m958 (f3_mult).
Mapping positional arguments of cell func8.a956 (f3_add).
Mapping positional arguments of cell func8.a954 (f3_add).
Mapping positional arguments of cell func8.m952 (f3_mult).
Mapping positional arguments of cell func8.m950 (f3_mult).
Mapping positional arguments of cell func8.m948 (f3_mult).
Mapping positional arguments of cell func8.a946 (f3_add).
Mapping positional arguments of cell func8.a944 (f3_add).
Mapping positional arguments of cell func8.m942 (f3_mult).
Mapping positional arguments of cell func8.m940 (f3_mult).
Mapping positional arguments of cell func8.m938 (f3_mult).
Mapping positional arguments of cell func8.a936 (f3_add).
Mapping positional arguments of cell func8.a934 (f3_add).
Mapping positional arguments of cell func8.m932 (f3_mult).
Mapping positional arguments of cell func8.m930 (f3_mult).
Mapping positional arguments of cell func8.m928 (f3_mult).
Mapping positional arguments of cell func8.a926 (f3_add).
Mapping positional arguments of cell func8.a924 (f3_add).
Mapping positional arguments of cell func8.m922 (f3_mult).
Mapping positional arguments of cell func8.m920 (f3_mult).
Mapping positional arguments of cell func8.m918 (f3_mult).
Mapping positional arguments of cell func8.a916 (f3_add).
Mapping positional arguments of cell func8.a914 (f3_add).
Mapping positional arguments of cell func8.m912 (f3_mult).
Mapping positional arguments of cell func8.m910 (f3_mult).
Mapping positional arguments of cell func8.m908 (f3_mult).
Mapping positional arguments of cell func8.a906 (f3_add).
Mapping positional arguments of cell func8.a904 (f3_add).
Mapping positional arguments of cell func8.m902 (f3_mult).
Mapping positional arguments of cell func8.m900 (f3_mult).
Mapping positional arguments of cell func8.m898 (f3_mult).
Mapping positional arguments of cell func8.a896 (f3_add).
Mapping positional arguments of cell func8.a894 (f3_add).
Mapping positional arguments of cell func8.m892 (f3_mult).
Mapping positional arguments of cell func8.m890 (f3_mult).
Mapping positional arguments of cell func8.m888 (f3_mult).
Mapping positional arguments of cell func8.a886 (f3_add).
Mapping positional arguments of cell func8.a884 (f3_add).
Mapping positional arguments of cell func8.m882 (f3_mult).
Mapping positional arguments of cell func8.m880 (f3_mult).
Mapping positional arguments of cell func8.m878 (f3_mult).
Mapping positional arguments of cell func8.a876 (f3_add).
Mapping positional arguments of cell func8.a874 (f3_add).
Mapping positional arguments of cell func8.m872 (f3_mult).
Mapping positional arguments of cell func8.m870 (f3_mult).
Mapping positional arguments of cell func8.m868 (f3_mult).
Mapping positional arguments of cell func8.a866 (f3_add).
Mapping positional arguments of cell func8.a864 (f3_add).
Mapping positional arguments of cell func8.m862 (f3_mult).
Mapping positional arguments of cell func8.m860 (f3_mult).
Mapping positional arguments of cell func8.m858 (f3_mult).
Mapping positional arguments of cell func8.a856 (f3_add).
Mapping positional arguments of cell func8.a854 (f3_add).
Mapping positional arguments of cell func8.m852 (f3_mult).
Mapping positional arguments of cell func8.m850 (f3_mult).
Mapping positional arguments of cell func8.m848 (f3_mult).
Mapping positional arguments of cell func8.a846 (f3_add).
Mapping positional arguments of cell func8.a844 (f3_add).
Mapping positional arguments of cell func8.m842 (f3_mult).
Mapping positional arguments of cell func8.m840 (f3_mult).
Mapping positional arguments of cell func8.m838 (f3_mult).
Mapping positional arguments of cell func8.a836 (f3_add).
Mapping positional arguments of cell func8.a834 (f3_add).
Mapping positional arguments of cell func8.m832 (f3_mult).
Mapping positional arguments of cell func8.m830 (f3_mult).
Mapping positional arguments of cell func8.m828 (f3_mult).
Mapping positional arguments of cell func8.a826 (f3_add).
Mapping positional arguments of cell func8.a824 (f3_add).
Mapping positional arguments of cell func8.m822 (f3_mult).
Mapping positional arguments of cell func8.m820 (f3_mult).
Mapping positional arguments of cell func8.m818 (f3_mult).
Mapping positional arguments of cell func8.a816 (f3_add).
Mapping positional arguments of cell func8.a814 (f3_add).
Mapping positional arguments of cell func8.m812 (f3_mult).
Mapping positional arguments of cell func8.m810 (f3_mult).
Mapping positional arguments of cell func8.m808 (f3_mult).
Mapping positional arguments of cell func8.a806 (f3_add).
Mapping positional arguments of cell func8.a804 (f3_add).
Mapping positional arguments of cell func8.m802 (f3_mult).
Mapping positional arguments of cell func8.m800 (f3_mult).
Mapping positional arguments of cell func8.m798 (f3_mult).
Mapping positional arguments of cell func8.a796 (f3_add).
Mapping positional arguments of cell func8.a794 (f3_add).
Mapping positional arguments of cell func8.m792 (f3_mult).
Mapping positional arguments of cell func8.m790 (f3_mult).
Mapping positional arguments of cell func8.m788 (f3_mult).
Mapping positional arguments of cell func8.a786 (f3_add).
Mapping positional arguments of cell func8.a784 (f3_add).
Mapping positional arguments of cell func8.m782 (f3_mult).
Mapping positional arguments of cell func8.m780 (f3_mult).
Mapping positional arguments of cell func8.m778 (f3_mult).
Mapping positional arguments of cell func8.a776 (f3_add).
Mapping positional arguments of cell func8.a774 (f3_add).
Mapping positional arguments of cell func8.m772 (f3_mult).
Mapping positional arguments of cell func8.m770 (f3_mult).
Mapping positional arguments of cell func8.m768 (f3_mult).
Mapping positional arguments of cell func8.a766 (f3_add).
Mapping positional arguments of cell func8.a764 (f3_add).
Mapping positional arguments of cell func8.m762 (f3_mult).
Mapping positional arguments of cell func8.m760 (f3_mult).
Mapping positional arguments of cell func8.m758 (f3_mult).
Mapping positional arguments of cell func8.a756 (f3_add).
Mapping positional arguments of cell func8.a754 (f3_add).
Mapping positional arguments of cell func8.m752 (f3_mult).
Mapping positional arguments of cell func8.m750 (f3_mult).
Mapping positional arguments of cell func8.m748 (f3_mult).
Mapping positional arguments of cell func8.a746 (f3_add).
Mapping positional arguments of cell func8.a744 (f3_add).
Mapping positional arguments of cell func8.m742 (f3_mult).
Mapping positional arguments of cell func8.m740 (f3_mult).
Mapping positional arguments of cell func8.m738 (f3_mult).
Mapping positional arguments of cell func8.a736 (f3_add).
Mapping positional arguments of cell func8.a734 (f3_add).
Mapping positional arguments of cell func8.m732 (f3_mult).
Mapping positional arguments of cell func8.m730 (f3_mult).
Mapping positional arguments of cell func8.m728 (f3_mult).
Mapping positional arguments of cell func8.a726 (f3_add).
Mapping positional arguments of cell func8.a724 (f3_add).
Mapping positional arguments of cell func8.m722 (f3_mult).
Mapping positional arguments of cell func8.m720 (f3_mult).
Mapping positional arguments of cell func8.m718 (f3_mult).
Mapping positional arguments of cell func8.a716 (f3_add).
Mapping positional arguments of cell func8.a714 (f3_add).
Mapping positional arguments of cell func8.m712 (f3_mult).
Mapping positional arguments of cell func8.m710 (f3_mult).
Mapping positional arguments of cell func8.m708 (f3_mult).
Mapping positional arguments of cell func8.a706 (f3_add).
Mapping positional arguments of cell func8.a704 (f3_add).
Mapping positional arguments of cell func8.m702 (f3_mult).
Mapping positional arguments of cell func8.m700 (f3_mult).
Mapping positional arguments of cell func8.m698 (f3_mult).
Mapping positional arguments of cell func8.a696 (f3_add).
Mapping positional arguments of cell func8.a694 (f3_add).
Mapping positional arguments of cell func8.m692 (f3_mult).
Mapping positional arguments of cell func8.m690 (f3_mult).
Mapping positional arguments of cell func8.m688 (f3_mult).
Mapping positional arguments of cell func8.a686 (f3_add).
Mapping positional arguments of cell func8.a684 (f3_add).
Mapping positional arguments of cell func8.m682 (f3_mult).
Mapping positional arguments of cell func8.m680 (f3_mult).
Mapping positional arguments of cell func8.m678 (f3_mult).
Mapping positional arguments of cell func8.a676 (f3_add).
Mapping positional arguments of cell func8.a674 (f3_add).
Mapping positional arguments of cell func8.m672 (f3_mult).
Mapping positional arguments of cell func8.m670 (f3_mult).
Mapping positional arguments of cell func8.m668 (f3_mult).
Mapping positional arguments of cell func8.a666 (f3_add).
Mapping positional arguments of cell func8.a664 (f3_add).
Mapping positional arguments of cell func8.m662 (f3_mult).
Mapping positional arguments of cell func8.m660 (f3_mult).
Mapping positional arguments of cell func8.m658 (f3_mult).
Mapping positional arguments of cell func8.a656 (f3_add).
Mapping positional arguments of cell func8.a654 (f3_add).
Mapping positional arguments of cell func8.m652 (f3_mult).
Mapping positional arguments of cell func8.m650 (f3_mult).
Mapping positional arguments of cell func8.m648 (f3_mult).
Mapping positional arguments of cell func8.a646 (f3_add).
Mapping positional arguments of cell func8.a644 (f3_add).
Mapping positional arguments of cell func8.m642 (f3_mult).
Mapping positional arguments of cell func8.m640 (f3_mult).
Mapping positional arguments of cell func8.m638 (f3_mult).
Mapping positional arguments of cell func8.a636 (f3_add).
Mapping positional arguments of cell func8.a634 (f3_add).
Mapping positional arguments of cell func8.m632 (f3_mult).
Mapping positional arguments of cell func8.m630 (f3_mult).
Mapping positional arguments of cell func8.m628 (f3_mult).
Mapping positional arguments of cell func8.a626 (f3_add).
Mapping positional arguments of cell func8.a624 (f3_add).
Mapping positional arguments of cell func8.m622 (f3_mult).
Mapping positional arguments of cell func8.m620 (f3_mult).
Mapping positional arguments of cell func8.m618 (f3_mult).
Mapping positional arguments of cell func8.a616 (f3_add).
Mapping positional arguments of cell func8.a614 (f3_add).
Mapping positional arguments of cell func8.m612 (f3_mult).
Mapping positional arguments of cell func8.m610 (f3_mult).
Mapping positional arguments of cell func8.m608 (f3_mult).
Mapping positional arguments of cell func8.a606 (f3_add).
Mapping positional arguments of cell func8.a604 (f3_add).
Mapping positional arguments of cell func8.m602 (f3_mult).
Mapping positional arguments of cell func8.m600 (f3_mult).
Mapping positional arguments of cell func8.m598 (f3_mult).
Mapping positional arguments of cell func8.a596 (f3_add).
Mapping positional arguments of cell func8.a594 (f3_add).
Mapping positional arguments of cell func8.m592 (f3_mult).
Mapping positional arguments of cell func8.m590 (f3_mult).
Mapping positional arguments of cell func8.m588 (f3_mult).
Mapping positional arguments of cell func8.a586 (f3_add).
Mapping positional arguments of cell func8.a584 (f3_add).
Mapping positional arguments of cell func8.m582 (f3_mult).
Mapping positional arguments of cell func8.m580 (f3_mult).
Mapping positional arguments of cell func8.m578 (f3_mult).
Mapping positional arguments of cell func8.a576 (f3_add).
Mapping positional arguments of cell func8.a574 (f3_add).
Mapping positional arguments of cell func8.m572 (f3_mult).
Mapping positional arguments of cell func8.m570 (f3_mult).
Mapping positional arguments of cell func8.m568 (f3_mult).
Mapping positional arguments of cell func8.a566 (f3_add).
Mapping positional arguments of cell func8.a564 (f3_add).
Mapping positional arguments of cell func8.m562 (f3_mult).
Mapping positional arguments of cell func8.m560 (f3_mult).
Mapping positional arguments of cell func8.m558 (f3_mult).
Mapping positional arguments of cell func8.a556 (f3_add).
Mapping positional arguments of cell func8.a554 (f3_add).
Mapping positional arguments of cell func8.m552 (f3_mult).
Mapping positional arguments of cell func8.m550 (f3_mult).
Mapping positional arguments of cell func8.m548 (f3_mult).
Mapping positional arguments of cell func8.a546 (f3_add).
Mapping positional arguments of cell func8.a544 (f3_add).
Mapping positional arguments of cell func8.m542 (f3_mult).
Mapping positional arguments of cell func8.m540 (f3_mult).
Mapping positional arguments of cell func8.m538 (f3_mult).
Mapping positional arguments of cell func8.a536 (f3_add).
Mapping positional arguments of cell func8.a534 (f3_add).
Mapping positional arguments of cell func8.m532 (f3_mult).
Mapping positional arguments of cell func8.m530 (f3_mult).
Mapping positional arguments of cell func8.m528 (f3_mult).
Mapping positional arguments of cell func8.a526 (f3_add).
Mapping positional arguments of cell func8.a524 (f3_add).
Mapping positional arguments of cell func8.m522 (f3_mult).
Mapping positional arguments of cell func8.m520 (f3_mult).
Mapping positional arguments of cell func8.m518 (f3_mult).
Mapping positional arguments of cell func8.a516 (f3_add).
Mapping positional arguments of cell func8.a514 (f3_add).
Mapping positional arguments of cell func8.m512 (f3_mult).
Mapping positional arguments of cell func8.m510 (f3_mult).
Mapping positional arguments of cell func8.m508 (f3_mult).
Mapping positional arguments of cell func8.a506 (f3_add).
Mapping positional arguments of cell func8.a504 (f3_add).
Mapping positional arguments of cell func8.m502 (f3_mult).
Mapping positional arguments of cell func8.m500 (f3_mult).
Mapping positional arguments of cell func8.m498 (f3_mult).
Mapping positional arguments of cell func8.a496 (f3_add).
Mapping positional arguments of cell func8.a494 (f3_add).
Mapping positional arguments of cell func8.m492 (f3_mult).
Mapping positional arguments of cell func8.m490 (f3_mult).
Mapping positional arguments of cell func8.m488 (f3_mult).
Mapping positional arguments of cell func8.a486 (f3_add).
Mapping positional arguments of cell func8.a484 (f3_add).
Mapping positional arguments of cell func8.m482 (f3_mult).
Mapping positional arguments of cell func8.m480 (f3_mult).
Mapping positional arguments of cell func8.m478 (f3_mult).
Mapping positional arguments of cell func8.a476 (f3_add).
Mapping positional arguments of cell func8.a474 (f3_add).
Mapping positional arguments of cell func8.m472 (f3_mult).
Mapping positional arguments of cell func8.m470 (f3_mult).
Mapping positional arguments of cell func8.m468 (f3_mult).
Mapping positional arguments of cell func8.a466 (f3_add).
Mapping positional arguments of cell func8.a464 (f3_add).
Mapping positional arguments of cell func8.m462 (f3_mult).
Mapping positional arguments of cell func8.m460 (f3_mult).
Mapping positional arguments of cell func8.m458 (f3_mult).
Mapping positional arguments of cell func8.a456 (f3_add).
Mapping positional arguments of cell func8.a454 (f3_add).
Mapping positional arguments of cell func8.m452 (f3_mult).
Mapping positional arguments of cell func8.m450 (f3_mult).
Mapping positional arguments of cell func8.m448 (f3_mult).
Mapping positional arguments of cell func8.a446 (f3_add).
Mapping positional arguments of cell func8.a444 (f3_add).
Mapping positional arguments of cell func8.m442 (f3_mult).
Mapping positional arguments of cell func8.m440 (f3_mult).
Mapping positional arguments of cell func8.m438 (f3_mult).
Mapping positional arguments of cell func8.a436 (f3_add).
Mapping positional arguments of cell func8.a434 (f3_add).
Mapping positional arguments of cell func8.m432 (f3_mult).
Mapping positional arguments of cell func8.m430 (f3_mult).
Mapping positional arguments of cell func8.m428 (f3_mult).
Mapping positional arguments of cell func8.a426 (f3_add).
Mapping positional arguments of cell func8.a424 (f3_add).
Mapping positional arguments of cell func8.m422 (f3_mult).
Mapping positional arguments of cell func8.m420 (f3_mult).
Mapping positional arguments of cell func8.m418 (f3_mult).
Mapping positional arguments of cell func8.a416 (f3_add).
Mapping positional arguments of cell func8.a414 (f3_add).
Mapping positional arguments of cell func8.m412 (f3_mult).
Mapping positional arguments of cell func8.m410 (f3_mult).
Mapping positional arguments of cell func8.m408 (f3_mult).
Mapping positional arguments of cell func8.a406 (f3_add).
Mapping positional arguments of cell func8.a404 (f3_add).
Mapping positional arguments of cell func8.m402 (f3_mult).
Mapping positional arguments of cell func8.m400 (f3_mult).
Mapping positional arguments of cell func8.m398 (f3_mult).
Mapping positional arguments of cell func8.a396 (f3_add).
Mapping positional arguments of cell func8.a394 (f3_add).
Mapping positional arguments of cell func8.m392 (f3_mult).
Mapping positional arguments of cell func8.m390 (f3_mult).
Mapping positional arguments of cell func8.m388 (f3_mult).
Mapping positional arguments of cell func8.a386 (f3_add).
Mapping positional arguments of cell func8.a384 (f3_add).
Mapping positional arguments of cell func8.m382 (f3_mult).
Mapping positional arguments of cell func8.m380 (f3_mult).
Mapping positional arguments of cell func8.m378 (f3_mult).
Mapping positional arguments of cell func8.a376 (f3_add).
Mapping positional arguments of cell func8.a374 (f3_add).
Mapping positional arguments of cell func8.m372 (f3_mult).
Mapping positional arguments of cell func8.m370 (f3_mult).
Mapping positional arguments of cell func8.m368 (f3_mult).
Mapping positional arguments of cell func8.a366 (f3_add).
Mapping positional arguments of cell func8.a364 (f3_add).
Mapping positional arguments of cell func8.m362 (f3_mult).
Mapping positional arguments of cell func8.m360 (f3_mult).
Mapping positional arguments of cell func8.m358 (f3_mult).
Mapping positional arguments of cell func8.a356 (f3_add).
Mapping positional arguments of cell func8.a354 (f3_add).
Mapping positional arguments of cell func8.m352 (f3_mult).
Mapping positional arguments of cell func8.m350 (f3_mult).
Mapping positional arguments of cell func8.m348 (f3_mult).
Mapping positional arguments of cell func8.a346 (f3_add).
Mapping positional arguments of cell func8.a344 (f3_add).
Mapping positional arguments of cell func8.m342 (f3_mult).
Mapping positional arguments of cell func8.m340 (f3_mult).
Mapping positional arguments of cell func8.m338 (f3_mult).
Mapping positional arguments of cell func8.a336 (f3_add).
Mapping positional arguments of cell func8.a334 (f3_add).
Mapping positional arguments of cell func8.m332 (f3_mult).
Mapping positional arguments of cell func8.m330 (f3_mult).
Mapping positional arguments of cell func8.m328 (f3_mult).
Mapping positional arguments of cell func8.a326 (f3_add).
Mapping positional arguments of cell func8.a324 (f3_add).
Mapping positional arguments of cell func8.m322 (f3_mult).
Mapping positional arguments of cell func8.m320 (f3_mult).
Mapping positional arguments of cell func8.m318 (f3_mult).
Mapping positional arguments of cell func8.a316 (f3_add).
Mapping positional arguments of cell func8.a314 (f3_add).
Mapping positional arguments of cell func8.m312 (f3_mult).
Mapping positional arguments of cell func8.m310 (f3_mult).
Mapping positional arguments of cell func8.m308 (f3_mult).
Mapping positional arguments of cell func8.a306 (f3_add).
Mapping positional arguments of cell func8.a304 (f3_add).
Mapping positional arguments of cell func8.m302 (f3_mult).
Mapping positional arguments of cell func8.m300 (f3_mult).
Mapping positional arguments of cell func8.m298 (f3_mult).
Mapping positional arguments of cell func8.a296 (f3_add).
Mapping positional arguments of cell func8.a294 (f3_add).
Mapping positional arguments of cell func8.m292 (f3_mult).
Mapping positional arguments of cell func8.m290 (f3_mult).
Mapping positional arguments of cell func8.m288 (f3_mult).
Mapping positional arguments of cell func8.a286 (f3_add).
Mapping positional arguments of cell func8.a284 (f3_add).
Mapping positional arguments of cell func8.m282 (f3_mult).
Mapping positional arguments of cell func8.m280 (f3_mult).
Mapping positional arguments of cell func8.m278 (f3_mult).
Mapping positional arguments of cell func8.a276 (f3_add).
Mapping positional arguments of cell func8.a274 (f3_add).
Mapping positional arguments of cell func8.m272 (f3_mult).
Mapping positional arguments of cell func8.m270 (f3_mult).
Mapping positional arguments of cell func8.m268 (f3_mult).
Mapping positional arguments of cell func8.a266 (f3_add).
Mapping positional arguments of cell func8.a264 (f3_add).
Mapping positional arguments of cell func8.m262 (f3_mult).
Mapping positional arguments of cell func8.m260 (f3_mult).
Mapping positional arguments of cell func8.m258 (f3_mult).
Mapping positional arguments of cell func8.a256 (f3_add).
Mapping positional arguments of cell func8.a254 (f3_add).
Mapping positional arguments of cell func8.m252 (f3_mult).
Mapping positional arguments of cell func8.m250 (f3_mult).
Mapping positional arguments of cell func8.m248 (f3_mult).
Mapping positional arguments of cell func8.a246 (f3_add).
Mapping positional arguments of cell func8.a244 (f3_add).
Mapping positional arguments of cell func8.m242 (f3_mult).
Mapping positional arguments of cell func8.m240 (f3_mult).
Mapping positional arguments of cell func8.m238 (f3_mult).
Mapping positional arguments of cell func8.a236 (f3_add).
Mapping positional arguments of cell func8.a234 (f3_add).
Mapping positional arguments of cell func8.m232 (f3_mult).
Mapping positional arguments of cell func8.m230 (f3_mult).
Mapping positional arguments of cell func8.m228 (f3_mult).
Mapping positional arguments of cell func8.a226 (f3_add).
Mapping positional arguments of cell func8.a224 (f3_add).
Mapping positional arguments of cell func8.m222 (f3_mult).
Mapping positional arguments of cell func8.m220 (f3_mult).
Mapping positional arguments of cell func8.m218 (f3_mult).
Mapping positional arguments of cell func8.a216 (f3_add).
Mapping positional arguments of cell func8.a214 (f3_add).
Mapping positional arguments of cell func8.m212 (f3_mult).
Mapping positional arguments of cell func8.m210 (f3_mult).
Mapping positional arguments of cell func8.m208 (f3_mult).
Mapping positional arguments of cell func8.a206 (f3_add).
Mapping positional arguments of cell func8.a204 (f3_add).
Mapping positional arguments of cell func8.m202 (f3_mult).
Mapping positional arguments of cell func8.m200 (f3_mult).
Mapping positional arguments of cell func8.m198 (f3_mult).
Mapping positional arguments of cell func8.a196 (f3_add).
Mapping positional arguments of cell func8.a194 (f3_add).
Mapping positional arguments of cell func8.m192 (f3_mult).
Mapping positional arguments of cell func8.m190 (f3_mult).
Mapping positional arguments of cell func8.m188 (f3_mult).
Mapping positional arguments of cell func8.a186 (f3_add).
Mapping positional arguments of cell func8.a184 (f3_add).
Mapping positional arguments of cell func8.m182 (f3_mult).
Mapping positional arguments of cell func8.m180 (f3_mult).
Mapping positional arguments of cell func8.m178 (f3_mult).
Mapping positional arguments of cell func8.a176 (f3_add).
Mapping positional arguments of cell func8.a174 (f3_add).
Mapping positional arguments of cell func8.m172 (f3_mult).
Mapping positional arguments of cell func8.m170 (f3_mult).
Mapping positional arguments of cell func8.m168 (f3_mult).
Mapping positional arguments of cell func8.a166 (f3_add).
Mapping positional arguments of cell func8.a164 (f3_add).
Mapping positional arguments of cell func8.m162 (f3_mult).
Mapping positional arguments of cell func8.m160 (f3_mult).
Mapping positional arguments of cell func8.m158 (f3_mult).
Mapping positional arguments of cell func8.a156 (f3_add).
Mapping positional arguments of cell func8.a154 (f3_add).
Mapping positional arguments of cell func8.m152 (f3_mult).
Mapping positional arguments of cell func8.m150 (f3_mult).
Mapping positional arguments of cell func8.m148 (f3_mult).
Mapping positional arguments of cell func8.a146 (f3_add).
Mapping positional arguments of cell func8.a144 (f3_add).
Mapping positional arguments of cell func8.a142 (f3_add).
Mapping positional arguments of cell func8.m140 (f3_mult).
Mapping positional arguments of cell func8.m138 (f3_mult).
Mapping positional arguments of cell func8.m136 (f3_mult).
Mapping positional arguments of cell func8.a134 (f3_add).
Mapping positional arguments of cell func8.a132 (f3_add).
Mapping positional arguments of cell func8.a130 (f3_add).
Mapping positional arguments of cell func8.a128 (f3_add).
Mapping positional arguments of cell func8.m126 (f3_mult).
Mapping positional arguments of cell func8.m124 (f3_mult).
Mapping positional arguments of cell func8.m122 (f3_mult).
Mapping positional arguments of cell func8.a120 (f3_add).
Mapping positional arguments of cell func8.a118 (f3_add).
Mapping positional arguments of cell func8.m116 (f3_mult).
Mapping positional arguments of cell func8.m114 (f3_mult).
Mapping positional arguments of cell func8.m112 (f3_mult).
Mapping positional arguments of cell func8.a110 (f3_add).
Mapping positional arguments of cell func8.a108 (f3_add).
Mapping positional arguments of cell func8.m106 (f3_mult).
Mapping positional arguments of cell func8.m104 (f3_mult).
Mapping positional arguments of cell func8.m102 (f3_mult).
Mapping positional arguments of cell func8.a100 (f3_add).
Mapping positional arguments of cell func8.a98 (f3_add).
Mapping positional arguments of cell func8.m96 (f3_mult).
Mapping positional arguments of cell func8.m94 (f3_mult).
Mapping positional arguments of cell func8.m92 (f3_mult).
Mapping positional arguments of cell func8.a90 (f3_add).
Mapping positional arguments of cell func8.a88 (f3_add).
Mapping positional arguments of cell func8.m86 (f3_mult).
Mapping positional arguments of cell func8.m84 (f3_mult).
Mapping positional arguments of cell func8.m82 (f3_mult).
Mapping positional arguments of cell func8.a80 (f3_add).
Mapping positional arguments of cell func8.a78 (f3_add).
Mapping positional arguments of cell func8.m76 (f3_mult).
Mapping positional arguments of cell func8.m74 (f3_mult).
Mapping positional arguments of cell func8.m72 (f3_mult).
Mapping positional arguments of cell func8.a70 (f3_add).
Mapping positional arguments of cell func8.a68 (f3_add).
Mapping positional arguments of cell func8.m66 (f3_mult).
Mapping positional arguments of cell func8.m64 (f3_mult).
Mapping positional arguments of cell func8.m62 (f3_mult).
Mapping positional arguments of cell func8.a60 (f3_add).
Mapping positional arguments of cell func8.a58 (f3_add).
Mapping positional arguments of cell func8.m56 (f3_mult).
Mapping positional arguments of cell func8.m54 (f3_mult).
Mapping positional arguments of cell func8.m52 (f3_mult).
Mapping positional arguments of cell func8.a50 (f3_add).
Mapping positional arguments of cell func8.a48 (f3_add).
Mapping positional arguments of cell func8.m46 (f3_mult).
Mapping positional arguments of cell func8.m44 (f3_mult).
Mapping positional arguments of cell func8.m42 (f3_mult).
Mapping positional arguments of cell func8.a40 (f3_add).
Mapping positional arguments of cell func8.a38 (f3_add).
Mapping positional arguments of cell func8.m36 (f3_mult).
Mapping positional arguments of cell func8.m34 (f3_mult).
Mapping positional arguments of cell func8.m32 (f3_mult).
Mapping positional arguments of cell func8.a30 (f3_add).
Mapping positional arguments of cell func8.a28 (f3_add).
Mapping positional arguments of cell func8.m26 (f3_mult).
Mapping positional arguments of cell func8.m24 (f3_mult).
Mapping positional arguments of cell func8.m22 (f3_mult).
Mapping positional arguments of cell func8.a20 (f3_add).
Mapping positional arguments of cell func8.a18 (f3_add).
Mapping positional arguments of cell func8.m16 (f3_mult).
Mapping positional arguments of cell func8.m14 (f3_mult).
Mapping positional arguments of cell func8.m12 (f3_mult).
Mapping positional arguments of cell func8.a10 (f3_add).
Mapping positional arguments of cell func8.a8 (f3_add).
Mapping positional arguments of cell func8.m6 (f3_mult).
Mapping positional arguments of cell func8.m4 (f3_mult).
Mapping positional arguments of cell func8.m2 (f3_mult).
Mapping positional arguments of cell func7.a2 (f3_add).
Mapping positional arguments of cell func7.a1 (f3_add).
Mapping positional arguments of cell func7.a0 (f3_add).
Mapping positional arguments of cell f3m_mult.ins3 (func7).
Mapping positional arguments of cell f3m_mult.ins2 (f3m_add).
Mapping positional arguments of cell f3m_mult.ins1 (func8).
Mapping positional arguments of cell f3m_add3.ins2 (f3m_add).
Mapping positional arguments of cell f3m_add3.ins1 (f3m_add).
Mapping positional arguments of cell f3m_add.aa[96].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[95].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[94].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[93].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[92].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[91].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[90].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[89].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[88].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[87].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[86].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[85].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[84].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[83].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[82].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[81].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[80].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[79].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[78].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[77].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[76].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[75].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[74].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[73].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[72].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[71].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[70].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[69].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[68].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[67].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[66].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[65].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[64].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[63].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[62].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[61].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[60].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[59].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[58].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[57].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[56].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[55].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[54].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[53].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[52].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[51].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[50].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[49].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[48].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[47].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[46].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[45].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[44].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[43].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[42].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[41].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[40].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[39].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[38].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[37].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[36].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[35].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[34].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[33].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[32].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[31].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[30].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[29].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[28].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[27].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[26].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[25].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[24].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[23].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[22].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[21].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[20].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[19].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[18].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[17].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[16].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[15].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[14].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[13].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[12].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[11].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[10].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[9].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[8].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[7].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[6].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[5].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[4].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[3].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[2].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[1].aa (f3_add).
Mapping positional arguments of cell f3m_add.aa[0].aa (f3_add).
Mapping positional arguments of cell f3m_add4.ins3 (f3m_add).
Mapping positional arguments of cell f3m_add4.ins2 (f3m_add).
Mapping positional arguments of cell f3m_add4.ins1 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins19 (f3m_add4).
Mapping positional arguments of cell f33m_mult.ins18 (f3m_add3).
Mapping positional arguments of cell f33m_mult.ins17 (f3m_add3).
Mapping positional arguments of cell f33m_mult.ins16 (f3m_add3).
Mapping positional arguments of cell f33m_mult.ins15 (f3m_neg).
Mapping positional arguments of cell f33m_mult.ins14 (f3m_neg).
Mapping positional arguments of cell f33m_mult.ins13 (f3m_neg).
Mapping positional arguments of cell f33m_mult.ins12 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins11 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins10 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins9 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins8 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins7 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins6 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins5 (f3m_add).
Mapping positional arguments of cell f33m_mult.ins4 (func6).
Mapping positional arguments of cell f33m_mult.ins3 (f3m_mult).
Mapping positional arguments of cell f33m_mult.ins2 (f3m_mux6).
Mapping positional arguments of cell f33m_mult.ins1 (f3m_mux6).
Mapping positional arguments of cell f33m_mult2.ins12 (func6).
Mapping positional arguments of cell f33m_mult2.ins11 (f33m_mult).
Mapping positional arguments of cell f33m_mult2.ins10 (f33m_mux2).
Mapping positional arguments of cell f33m_mult2.ins9 (f33m_mux2).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:892$3958 in module func6.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800 in module f3m_mult.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:243$1799 in module f3m_mult.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:154$1757 in module f33m_mult.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:145$1756 in module f33m_mult.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:129$1753 in module f33m_mult.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:52$5 in module f33m_mult2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:45$4 in module f33m_mult2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:41$2 in module f33m_mult2.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\func6.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:892$3958'.
     1/2: $0\reg2[0:0]
     2/2: $0\reg1[0:0]
Creating decoders for process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800'.
     1/4: $0\i[33:0]
     2/4: $0\z[193:0]
     3/4: $0\y[193:0]
     4/4: $0\x[193:0]
Creating decoders for process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:243$1799'.
     1/1: $0\done[0:0]
Creating decoders for process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:239$1798'.
     1/1: $0\C[193:0]
Creating decoders for process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:161$1758'.
Creating decoders for process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:154$1757'.
     1/1: $0\mult_reset[0:0]
Creating decoders for process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:145$1756'.
     1/2: $0\c[581:0]
     2/2: $0\done[0:0]
Creating decoders for process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
     1/6: $0\x5[193:0]
     2/6: $0\x4[193:0]
     3/6: $0\x3[193:0]
     4/6: $0\x2[193:0]
     5/6: $0\x1[193:0]
     6/6: $0\x0[193:0]
Creating decoders for process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:129$1753'.
     1/1: $0\K[6:0]
Creating decoders for process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:56$6'.
Creating decoders for process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:52$5'.
     1/1: $0\done[0:0]
Creating decoders for process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:45$4'.
     1/1: $0\mult_reset[0:0]
Creating decoders for process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:41$2'.
     1/1: $0\K[2:0]
Creating decoders for process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:35$1'.
     1/2: $0\c1[581:0]
     2/2: $0\c0[581:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\func6.\reg1' using process `\func6.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:892$3958'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `\func6.\reg2' using process `\func6.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:892$3958'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `\f3m_mult.\x' using process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `\f3m_mult.\y' using process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `\f3m_mult.\z' using process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `\f3m_mult.\i' using process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `\f3m_mult.\done' using process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:243$1799'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `\f3m_mult.\C' using process `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:239$1798'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `\f33m_mult.\delay1' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:161$1758'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `\f33m_mult.\delay2' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:161$1758'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `\f33m_mult.\mult_reset' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:154$1757'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `\f33m_mult.\done' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:145$1756'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `\f33m_mult.\c' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:145$1756'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `\f33m_mult.\x0' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `\f33m_mult.\x1' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `\f33m_mult.\x2' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `\f33m_mult.\x3' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `\f33m_mult.\x4' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `\f33m_mult.\x5' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `\f33m_mult.\K' using process `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:129$1753'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `\f33m_mult2.\delay1' using process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:56$6'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `\f33m_mult2.\delay2' using process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:56$6'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `\f33m_mult2.\done' using process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:52$5'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `\f33m_mult2.\mult_reset' using process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:45$4'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `\f33m_mult2.\K' using process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:41$2'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `\f33m_mult2.\c0' using process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:35$1'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `\f33m_mult2.\c1' using process `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:35$1'.
  created $dff cell `$procdff$4065' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\func6.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:892$3958'.
Removing empty process `func6.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:892$3958'.
Found and cleaned up 1 empty switch in `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800'.
Removing empty process `f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:249$1800'.
Found and cleaned up 2 empty switches in `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:243$1799'.
Removing empty process `f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:243$1799'.
Found and cleaned up 1 empty switch in `\f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:239$1798'.
Removing empty process `f3m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:239$1798'.
Removing empty process `f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:161$1758'.
Found and cleaned up 2 empty switches in `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:154$1757'.
Removing empty process `f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:154$1757'.
Found and cleaned up 2 empty switches in `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:145$1756'.
Removing empty process `f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:145$1756'.
Found and cleaned up 6 empty switches in `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
Removing empty process `f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:135$1755'.
Found and cleaned up 2 empty switches in `\f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:129$1753'.
Removing empty process `f33m_mult.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:129$1753'.
Removing empty process `f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:56$6'.
Found and cleaned up 2 empty switches in `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:52$5'.
Removing empty process `f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:52$5'.
Found and cleaned up 2 empty switches in `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:45$4'.
Removing empty process `f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:45$4'.
Found and cleaned up 2 empty switches in `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:41$2'.
Removing empty process `f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:41$2'.
Found and cleaned up 2 empty switches in `\f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:35$1'.
Removing empty process `f33m_mult2.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:35$1'.
Cleaned up 25 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module func6.
Optimizing module f3m_mux6.
Optimizing module f3_mult.
Optimizing module func8.
Optimizing module func7.
Optimizing module f3m_mult.
<suppressed ~2 debug messages>
Optimizing module f3m_neg.
Optimizing module f3m_add3.
Optimizing module f3_add.
Optimizing module f3m_add.
Optimizing module f3m_add4.
Optimizing module f33m_mult.
Optimizing module f33m_mux2.
Optimizing module f33m_mult2.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module func6.
Optimizing module f3m_mux6.
Optimizing module f3_mult.
Optimizing module func8.
Optimizing module func7.
Optimizing module f3m_mult.
Optimizing module f3m_neg.
Optimizing module f3m_add3.
Optimizing module f3_add.
Optimizing module f3m_add.
Optimizing module f3m_add4.
Optimizing module f33m_mult.
Optimizing module f33m_mux2.
Optimizing module f33m_mult2.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\func6'.
Finding identical cells in module `\f3m_mux6'.
Finding identical cells in module `\f3_mult'.
<suppressed ~18 debug messages>
Finding identical cells in module `\func8'.
Finding identical cells in module `\func7'.
Finding identical cells in module `\f3m_mult'.
Finding identical cells in module `\f3m_neg'.
Finding identical cells in module `\f3m_add3'.
Finding identical cells in module `\f3_add'.
<suppressed ~48 debug messages>
Finding identical cells in module `\f3m_add'.
Finding identical cells in module `\f3m_add4'.
Finding identical cells in module `\f33m_mult'.
Finding identical cells in module `\f33m_mux2'.
Finding identical cells in module `\f33m_mult2'.
Removed a total of 22 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \func6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f3m_mux6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \func8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \func7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f3m_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f33m_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f33m_mux2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f33m_mult2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \func6.
  Optimizing cells in module \f3m_mux6.
  Optimizing cells in module \f3_mult.
  Optimizing cells in module \func8.
  Optimizing cells in module \func7.
  Optimizing cells in module \f3m_mult.
  Optimizing cells in module \f3m_neg.
  Optimizing cells in module \f3m_add3.
  Optimizing cells in module \f3_add.
  Optimizing cells in module \f3m_add.
  Optimizing cells in module \f3m_add4.
  Optimizing cells in module \f33m_mult.
  Optimizing cells in module \f33m_mux2.
  Optimizing cells in module \f33m_mult2.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\func6'.
Finding identical cells in module `\f3m_mux6'.
Finding identical cells in module `\f3_mult'.
Finding identical cells in module `\func8'.
Finding identical cells in module `\func7'.
Finding identical cells in module `\f3m_mult'.
Finding identical cells in module `\f3m_neg'.
Finding identical cells in module `\f3m_add3'.
Finding identical cells in module `\f3_add'.
Finding identical cells in module `\f3m_add'.
Finding identical cells in module `\f3m_add4'.
Finding identical cells in module `\f33m_mult'.
Finding identical cells in module `\f33m_mux2'.
Finding identical cells in module `\f33m_mult2'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4039 ($dff) from module func6 (D = \in, Q = \reg1, rval = 1'0).
Adding SRST signal on $procdff$4040 ($dff) from module func6 (D = \reg1, Q = \reg2, rval = 1'0).
Adding SRST signal on $procdff$4045 ($dff) from module f3m_mult (D = $procmux$3979_Y, Q = \done, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4068 ($sdff) from module f3m_mult (D = 1'1, Q = \done).
Adding EN signal on $procdff$4046 ($dff) from module f3m_mult (D = \z, Q = \C).
Adding SRST signal on $procdff$4043 ($dff) from module f3m_mult (D = \z2, Q = \z, rval = 194'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4044 ($dff) from module f3m_mult (D = $shr$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v:257$1801_Y, Q = \i, rval = 34'1000000000000000000000000000000000).
Adding SRST signal on $procdff$4049 ($dff) from module f33m_mult (D = $procmux$3987_Y, Q = \mult_reset, rval = 1'1).
Adding SRST signal on $procdff$4050 ($dff) from module f33m_mult (D = $procmux$3997_Y, Q = \done, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4074 ($sdff) from module f33m_mult (D = 1'1, Q = \done).
Adding EN signal on $procdff$4051 ($dff) from module f33m_mult (D = { \c2 \c1 \c0 }, Q = \c).
Adding EN signal on $procdff$4052 ($dff) from module f33m_mult (D = \o, Q = \x0).
Adding EN signal on $procdff$4053 ($dff) from module f33m_mult (D = \o, Q = \x1).
Adding EN signal on $procdff$4054 ($dff) from module f33m_mult (D = \o, Q = \x2).
Adding EN signal on $procdff$4055 ($dff) from module f33m_mult (D = \o, Q = \x3).
Adding EN signal on $procdff$4056 ($dff) from module f33m_mult (D = \o, Q = \x4).
Adding EN signal on $procdff$4057 ($dff) from module f33m_mult (D = \o, Q = \x5).
Adding SRST signal on $procdff$4058 ($dff) from module f33m_mult (D = $procmux$4014_Y, Q = \K, rval = 7'1000000).
Adding EN signal on $auto$ff.cc:262:slice$4087 ($sdff) from module f33m_mult (D = { 1'0 \K [6:1] }, Q = \K).
Adding SRST signal on $procdff$4061 ($dff) from module f33m_mult2 (D = $procmux$4019_Y, Q = \done, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4089 ($sdff) from module f33m_mult2 (D = 1'1, Q = \done).
Adding SRST signal on $procdff$4062 ($dff) from module f33m_mult2 (D = $procmux$4025_Y, Q = \mult_reset, rval = 1'1).
Adding SRST signal on $procdff$4063 ($dff) from module f33m_mult2 (D = $procmux$4030_Y, Q = \K, rval = 3'100).
Adding EN signal on $auto$ff.cc:262:slice$4092 ($sdff) from module f33m_mult2 (D = { 1'0 \K [2:1] }, Q = \K).
Adding EN signal on $procdff$4064 ($dff) from module f33m_mult2 (D = \o, Q = \c0).
Adding EN signal on $procdff$4065 ($dff) from module f33m_mult2 (D = \o, Q = \c1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \func6..
Finding unused cells or wires in module \f3m_mux6..
Finding unused cells or wires in module \f3_mult..
Finding unused cells or wires in module \func8..
Finding unused cells or wires in module \func7..
Finding unused cells or wires in module \f3m_mult..
Finding unused cells or wires in module \f3m_neg..
Finding unused cells or wires in module \f3m_add3..
Finding unused cells or wires in module \f3_add..
Finding unused cells or wires in module \f3m_add..
Finding unused cells or wires in module \f3m_add4..
Finding unused cells or wires in module \f33m_mult..
Finding unused cells or wires in module \f33m_mux2..
Finding unused cells or wires in module \f33m_mult2..
Removed 27 unused cells and 890 unused wires.
<suppressed ~36 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module f33m_mult.
Optimizing module f33m_mult2.
Optimizing module f33m_mux2.
Optimizing module f3_add.
Optimizing module f3_mult.
Optimizing module f3m_add.
Optimizing module f3m_add3.
Optimizing module f3m_add4.
Optimizing module f3m_mult.
Optimizing module f3m_mux6.
Optimizing module f3m_neg.
Optimizing module func6.
Optimizing module func7.
Optimizing module func8.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \f33m_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f33m_mult2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f33m_mux2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f3m_mux6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \func6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \func7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \func8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \f33m_mult.
  Optimizing cells in module \f33m_mult2.
  Optimizing cells in module \f33m_mux2.
  Optimizing cells in module \f3_add.
  Optimizing cells in module \f3_mult.
  Optimizing cells in module \f3m_add.
  Optimizing cells in module \f3m_add3.
  Optimizing cells in module \f3m_add4.
  Optimizing cells in module \f3m_mult.
  Optimizing cells in module \f3m_mux6.
  Optimizing cells in module \f3m_neg.
  Optimizing cells in module \func6.
  Optimizing cells in module \func7.
  Optimizing cells in module \func8.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\f33m_mult'.
Finding identical cells in module `\f33m_mult2'.
Finding identical cells in module `\f33m_mux2'.
Finding identical cells in module `\f3_add'.
Finding identical cells in module `\f3_mult'.
Finding identical cells in module `\f3m_add'.
Finding identical cells in module `\f3m_add3'.
Finding identical cells in module `\f3m_add4'.
Finding identical cells in module `\f3m_mult'.
Finding identical cells in module `\f3m_mux6'.
Finding identical cells in module `\f3m_neg'.
Finding identical cells in module `\func6'.
Finding identical cells in module `\func7'.
Finding identical cells in module `\func8'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4042 ($dff) from module f3m_mult (D = \B [193:188], Q = \y [193:188], rval = 6'000000).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \f33m_mult..
Finding unused cells or wires in module \f33m_mult2..
Finding unused cells or wires in module \f33m_mux2..
Finding unused cells or wires in module \f3_add..
Finding unused cells or wires in module \f3_mult..
Finding unused cells or wires in module \f3m_add..
Finding unused cells or wires in module \f3m_add3..
Finding unused cells or wires in module \f3m_add4..
Finding unused cells or wires in module \f3m_mult..
Finding unused cells or wires in module \f3m_mux6..
Finding unused cells or wires in module \f3m_neg..
Finding unused cells or wires in module \func6..
Finding unused cells or wires in module \func7..
Finding unused cells or wires in module \func8..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module f33m_mult.
Optimizing module f33m_mult2.
Optimizing module f33m_mux2.
Optimizing module f3_add.
Optimizing module f3_mult.
Optimizing module f3m_add.
Optimizing module f3m_add3.
Optimizing module f3m_add4.
Optimizing module f3m_mult.
Optimizing module f3m_mux6.
Optimizing module f3m_neg.
Optimizing module func6.
Optimizing module func7.
Optimizing module func8.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \f33m_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f33m_mult2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f33m_mux2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3_mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_add4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_mult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \f3m_mux6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \f3m_neg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \func6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \func7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \func8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \f33m_mult.
  Optimizing cells in module \f33m_mult2.
  Optimizing cells in module \f33m_mux2.
  Optimizing cells in module \f3_add.
  Optimizing cells in module \f3_mult.
  Optimizing cells in module \f3m_add.
  Optimizing cells in module \f3m_add3.
  Optimizing cells in module \f3m_add4.
  Optimizing cells in module \f3m_mult.
  Optimizing cells in module \f3m_mux6.
  Optimizing cells in module \f3m_neg.
  Optimizing cells in module \func6.
  Optimizing cells in module \func7.
  Optimizing cells in module \func8.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\f33m_mult'.
Finding identical cells in module `\f33m_mult2'.
Finding identical cells in module `\f33m_mux2'.
Finding identical cells in module `\f3_add'.
Finding identical cells in module `\f3_mult'.
Finding identical cells in module `\f3m_add'.
Finding identical cells in module `\f3m_add3'.
Finding identical cells in module `\f3m_add4'.
Finding identical cells in module `\f3m_mult'.
Finding identical cells in module `\f3m_mux6'.
Finding identical cells in module `\f3m_neg'.
Finding identical cells in module `\func6'.
Finding identical cells in module `\func7'.
Finding identical cells in module `\func8'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \f33m_mult..
Finding unused cells or wires in module \f33m_mult2..
Finding unused cells or wires in module \f33m_mux2..
Finding unused cells or wires in module \f3_add..
Finding unused cells or wires in module \f3_mult..
Finding unused cells or wires in module \f3m_add..
Finding unused cells or wires in module \f3m_add3..
Finding unused cells or wires in module \f3m_add4..
Finding unused cells or wires in module \f3m_mult..
Finding unused cells or wires in module \f3m_mux6..
Finding unused cells or wires in module \f3m_neg..
Finding unused cells or wires in module \func6..
Finding unused cells or wires in module \func7..
Finding unused cells or wires in module \func8..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module f33m_mult.
Optimizing module f33m_mult2.
Optimizing module f33m_mux2.
Optimizing module f3_add.
Optimizing module f3_mult.
Optimizing module f3m_add.
Optimizing module f3m_add3.
Optimizing module f3m_add4.
Optimizing module f3m_mult.
Optimizing module f3m_mux6.
Optimizing module f3m_neg.
Optimizing module func6.
Optimizing module func7.
Optimizing module func8.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== f33m_mult ===

   Number of wires:                 55
   Number of wire bits:           7980
   Number of public wires:          51
   Number of public wire bits:    7976
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $dff                            2
     $dffe                        1746
     $mux                            1
     $not                            1
     $or                             1
     $reduce_and                     2
     $sdff                           1
     $sdffe                          8

=== f33m_mult2 ===

   Number of wires:                 23
   Number of wire bits:           5254
   Number of public wires:          21
   Number of public wire bits:    5252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $dff                            2
     $dffe                        1164
     $mux                            1
     $or                             1
     $sdff                           1
     $sdffe                          4

=== f33m_mux2 ===

   Number of wires:               1169
   Number of wire bits:           2912
   Number of public wires:           5
   Number of public wire bits:    1748
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1746
     $and                         1164
     $or                           582

=== f3_add ===

   Number of wires:                 29
   Number of wire bits:             32
   Number of public wires:           9
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                           14
     $not                            4
     $or                             4

=== f3_mult ===

   Number of wires:                 21
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and                           10
     $not                            4
     $or                             2

=== f3m_add ===

   Number of wires:                  3
   Number of wire bits:            582
   Number of public wires:           3
   Number of public wire bits:     582
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97

=== f3m_add3 ===

   Number of wires:                  5
   Number of wire bits:            970
   Number of public wires:           5
   Number of public wire bits:     970
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== f3m_add4 ===

   Number of wires:                  7
   Number of wire bits:           1358
   Number of public wires:           7
   Number of public wire bits:    1358
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== f3m_mult ===

   Number of wires:                 17
   Number of wire bits:           2366
   Number of public wires:          15
   Number of public wire bits:    1978
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dff                          382
     $dffe                         194
     $mux                          388
     $sdff                         234
     $sdffe                          1

=== f3m_mux6 ===

   Number of wires:               1953
   Number of wire bits:           3304
   Number of public wires:          13
   Number of public wire bits:    1364
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2134
     $and                         1164
     $or                           970

=== f3m_neg ===

   Number of wires:                  2
   Number of wire bits:            388
   Number of public wires:           2
   Number of public wire bits:     388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== func6 ===

   Number of wires:                  8
   Number of wire bits:             39
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $eq                             2
     $mux                           32
     $sdff                           2

=== func7 ===

   Number of wires:                  5
   Number of wire bits:            394
   Number of public wires:           5
   Number of public wire bits:     394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== func8 ===

   Number of wires:                491
   Number of wire bits:           1370
   Number of public wires:         491
   Number of public wire bits:    1370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                488

=== design hierarchy ===

   f33m_mult2                        1
     f33m_mult                       0
       f3m_add                       0
         f3_add                      0
       f3m_add3                      0
         f3m_add                     0
           f3_add                    0
       f3m_add4                      0
         f3m_add                     0
           f3_add                    0
       f3m_mult                      0
         f3m_add                     0
           f3_add                    0
         func7                       0
           f3_add                    0
         func8                       0
           f3_add                    0
           f3_mult                   0
       f3m_mux6                      0
       f3m_neg                       0
       func6                         0
     f33m_mux2                       0
     func6                           0

   Number of wires:                 23
   Number of wire bits:           5254
   Number of public wires:          21
   Number of public wire bits:    5252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $dff                            2
     $dffe                        1164
     $mux                            1
     $or                             1
     $sdff                           1
     $sdffe                          4

End of script. Logfile hash: 4587b93080, CPU: user 1.81s system 0.01s, MEM: 47.59 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 5x opt_expr (0 sec), 19% 3x opt_clean (0 sec), ...
