{"vcs1":{"timestamp_begin":1684330821.298352446, "rt":1.61, "ut":0.57, "st":0.24}}
{"vcselab":{"timestamp_begin":1684330822.996601938, "rt":1.01, "ut":0.33, "st":0.06}}
{"link":{"timestamp_begin":1684330824.077244391, "rt":0.82, "ut":0.40, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684330820.615510691}
{"VCS_COMP_START_TIME": 1684330820.615510691}
{"VCS_COMP_END_TIME": 1684330827.514444451}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350056}}
{"stitch_vcselab": {"peak_mem": 222368}}
