
Template_TP_DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b644  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005414  0800b80c  0800b80c  0000c80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010c20  08010c20  0001205c  2**0
                  CONTENTS
  4 .ARM          00000008  08010c20  08010c20  00011c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010c28  08010c28  0001205c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010c28  08010c28  00011c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010c2c  08010c2c  00011c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08010c30  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008498  2000005c  08010c8c  0001205c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200084f4  08010c8c  000124f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001205c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e02a  00000000  00000000  0001208c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004244  00000000  00000000  000300b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b70  00000000  00000000  00034300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001528  00000000  00000000  00035e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029061  00000000  00000000  00037398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022445  00000000  00000000  000603f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f733e  00000000  00000000  0008283e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00179b7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007604  00000000  00000000  00179bc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001811c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000005c 	.word	0x2000005c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800b7f4 	.word	0x0800b7f4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000060 	.word	0x20000060
 8000204:	0800b7f4 	.word	0x0800b7f4

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2iz>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009ac:	d215      	bcs.n	80009da <__aeabi_d2iz+0x36>
 80009ae:	d511      	bpl.n	80009d4 <__aeabi_d2iz+0x30>
 80009b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b8:	d912      	bls.n	80009e0 <__aeabi_d2iz+0x3c>
 80009ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ca:	fa23 f002 	lsr.w	r0, r3, r2
 80009ce:	bf18      	it	ne
 80009d0:	4240      	negne	r0, r0
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009de:	d105      	bne.n	80009ec <__aeabi_d2iz+0x48>
 80009e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	bf08      	it	eq
 80009e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_uldivmod>:
 8000a94:	b953      	cbnz	r3, 8000aac <__aeabi_uldivmod+0x18>
 8000a96:	b94a      	cbnz	r2, 8000aac <__aeabi_uldivmod+0x18>
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	2800      	cmpeq	r0, #0
 8000a9e:	bf1c      	itt	ne
 8000aa0:	f04f 31ff 	movne.w	r1, #4294967295
 8000aa4:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa8:	f000 b988 	b.w	8000dbc <__aeabi_idiv0>
 8000aac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab4:	f000 f806 	bl	8000ac4 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4770      	bx	lr

08000ac4 <__udivmoddi4>:
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	9d08      	ldr	r5, [sp, #32]
 8000aca:	468e      	mov	lr, r1
 8000acc:	4604      	mov	r4, r0
 8000ace:	4688      	mov	r8, r1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d14a      	bne.n	8000b6a <__udivmoddi4+0xa6>
 8000ad4:	428a      	cmp	r2, r1
 8000ad6:	4617      	mov	r7, r2
 8000ad8:	d962      	bls.n	8000ba0 <__udivmoddi4+0xdc>
 8000ada:	fab2 f682 	clz	r6, r2
 8000ade:	b14e      	cbz	r6, 8000af4 <__udivmoddi4+0x30>
 8000ae0:	f1c6 0320 	rsb	r3, r6, #32
 8000ae4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ae8:	fa20 f303 	lsr.w	r3, r0, r3
 8000aec:	40b7      	lsls	r7, r6
 8000aee:	ea43 0808 	orr.w	r8, r3, r8
 8000af2:	40b4      	lsls	r4, r6
 8000af4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af8:	fa1f fc87 	uxth.w	ip, r7
 8000afc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b00:	0c23      	lsrs	r3, r4, #16
 8000b02:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b0a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d909      	bls.n	8000b26 <__udivmoddi4+0x62>
 8000b12:	18fb      	adds	r3, r7, r3
 8000b14:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b18:	f080 80ea 	bcs.w	8000cf0 <__udivmoddi4+0x22c>
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	f240 80e7 	bls.w	8000cf0 <__udivmoddi4+0x22c>
 8000b22:	3902      	subs	r1, #2
 8000b24:	443b      	add	r3, r7
 8000b26:	1a9a      	subs	r2, r3, r2
 8000b28:	b2a3      	uxth	r3, r4
 8000b2a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b2e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b36:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b3a:	459c      	cmp	ip, r3
 8000b3c:	d909      	bls.n	8000b52 <__udivmoddi4+0x8e>
 8000b3e:	18fb      	adds	r3, r7, r3
 8000b40:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b44:	f080 80d6 	bcs.w	8000cf4 <__udivmoddi4+0x230>
 8000b48:	459c      	cmp	ip, r3
 8000b4a:	f240 80d3 	bls.w	8000cf4 <__udivmoddi4+0x230>
 8000b4e:	443b      	add	r3, r7
 8000b50:	3802      	subs	r0, #2
 8000b52:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b56:	eba3 030c 	sub.w	r3, r3, ip
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	b11d      	cbz	r5, 8000b66 <__udivmoddi4+0xa2>
 8000b5e:	40f3      	lsrs	r3, r6
 8000b60:	2200      	movs	r2, #0
 8000b62:	e9c5 3200 	strd	r3, r2, [r5]
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6a:	428b      	cmp	r3, r1
 8000b6c:	d905      	bls.n	8000b7a <__udivmoddi4+0xb6>
 8000b6e:	b10d      	cbz	r5, 8000b74 <__udivmoddi4+0xb0>
 8000b70:	e9c5 0100 	strd	r0, r1, [r5]
 8000b74:	2100      	movs	r1, #0
 8000b76:	4608      	mov	r0, r1
 8000b78:	e7f5      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000b7a:	fab3 f183 	clz	r1, r3
 8000b7e:	2900      	cmp	r1, #0
 8000b80:	d146      	bne.n	8000c10 <__udivmoddi4+0x14c>
 8000b82:	4573      	cmp	r3, lr
 8000b84:	d302      	bcc.n	8000b8c <__udivmoddi4+0xc8>
 8000b86:	4282      	cmp	r2, r0
 8000b88:	f200 8105 	bhi.w	8000d96 <__udivmoddi4+0x2d2>
 8000b8c:	1a84      	subs	r4, r0, r2
 8000b8e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b92:	2001      	movs	r0, #1
 8000b94:	4690      	mov	r8, r2
 8000b96:	2d00      	cmp	r5, #0
 8000b98:	d0e5      	beq.n	8000b66 <__udivmoddi4+0xa2>
 8000b9a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b9e:	e7e2      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	f000 8090 	beq.w	8000cc6 <__udivmoddi4+0x202>
 8000ba6:	fab2 f682 	clz	r6, r2
 8000baa:	2e00      	cmp	r6, #0
 8000bac:	f040 80a4 	bne.w	8000cf8 <__udivmoddi4+0x234>
 8000bb0:	1a8a      	subs	r2, r1, r2
 8000bb2:	0c03      	lsrs	r3, r0, #16
 8000bb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bb8:	b280      	uxth	r0, r0
 8000bba:	b2bc      	uxth	r4, r7
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bc2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bca:	fb04 f20c 	mul.w	r2, r4, ip
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d907      	bls.n	8000be2 <__udivmoddi4+0x11e>
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bd8:	d202      	bcs.n	8000be0 <__udivmoddi4+0x11c>
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	f200 80e0 	bhi.w	8000da0 <__udivmoddi4+0x2dc>
 8000be0:	46c4      	mov	ip, r8
 8000be2:	1a9b      	subs	r3, r3, r2
 8000be4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000be8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bec:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bf0:	fb02 f404 	mul.w	r4, r2, r4
 8000bf4:	429c      	cmp	r4, r3
 8000bf6:	d907      	bls.n	8000c08 <__udivmoddi4+0x144>
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x142>
 8000c00:	429c      	cmp	r4, r3
 8000c02:	f200 80ca 	bhi.w	8000d9a <__udivmoddi4+0x2d6>
 8000c06:	4602      	mov	r2, r0
 8000c08:	1b1b      	subs	r3, r3, r4
 8000c0a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c0e:	e7a5      	b.n	8000b5c <__udivmoddi4+0x98>
 8000c10:	f1c1 0620 	rsb	r6, r1, #32
 8000c14:	408b      	lsls	r3, r1
 8000c16:	fa22 f706 	lsr.w	r7, r2, r6
 8000c1a:	431f      	orrs	r7, r3
 8000c1c:	fa0e f401 	lsl.w	r4, lr, r1
 8000c20:	fa20 f306 	lsr.w	r3, r0, r6
 8000c24:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c28:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c2c:	4323      	orrs	r3, r4
 8000c2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c32:	fa1f fc87 	uxth.w	ip, r7
 8000c36:	fbbe f0f9 	udiv	r0, lr, r9
 8000c3a:	0c1c      	lsrs	r4, r3, #16
 8000c3c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c40:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c44:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c48:	45a6      	cmp	lr, r4
 8000c4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x1a0>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c56:	f080 809c 	bcs.w	8000d92 <__udivmoddi4+0x2ce>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8099 	bls.w	8000d92 <__udivmoddi4+0x2ce>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	eba4 040e 	sub.w	r4, r4, lr
 8000c68:	fa1f fe83 	uxth.w	lr, r3
 8000c6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c70:	fb09 4413 	mls	r4, r9, r3, r4
 8000c74:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c78:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	d908      	bls.n	8000c92 <__udivmoddi4+0x1ce>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c86:	f080 8082 	bcs.w	8000d8e <__udivmoddi4+0x2ca>
 8000c8a:	45a4      	cmp	ip, r4
 8000c8c:	d97f      	bls.n	8000d8e <__udivmoddi4+0x2ca>
 8000c8e:	3b02      	subs	r3, #2
 8000c90:	443c      	add	r4, r7
 8000c92:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c96:	eba4 040c 	sub.w	r4, r4, ip
 8000c9a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c9e:	4564      	cmp	r4, ip
 8000ca0:	4673      	mov	r3, lr
 8000ca2:	46e1      	mov	r9, ip
 8000ca4:	d362      	bcc.n	8000d6c <__udivmoddi4+0x2a8>
 8000ca6:	d05f      	beq.n	8000d68 <__udivmoddi4+0x2a4>
 8000ca8:	b15d      	cbz	r5, 8000cc2 <__udivmoddi4+0x1fe>
 8000caa:	ebb8 0203 	subs.w	r2, r8, r3
 8000cae:	eb64 0409 	sbc.w	r4, r4, r9
 8000cb2:	fa04 f606 	lsl.w	r6, r4, r6
 8000cb6:	fa22 f301 	lsr.w	r3, r2, r1
 8000cba:	431e      	orrs	r6, r3
 8000cbc:	40cc      	lsrs	r4, r1
 8000cbe:	e9c5 6400 	strd	r6, r4, [r5]
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	e74f      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000cc6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cca:	0c01      	lsrs	r1, r0, #16
 8000ccc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cd0:	b280      	uxth	r0, r0
 8000cd2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	4638      	mov	r0, r7
 8000cda:	463c      	mov	r4, r7
 8000cdc:	46b8      	mov	r8, r7
 8000cde:	46be      	mov	lr, r7
 8000ce0:	2620      	movs	r6, #32
 8000ce2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ce6:	eba2 0208 	sub.w	r2, r2, r8
 8000cea:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cee:	e766      	b.n	8000bbe <__udivmoddi4+0xfa>
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	e718      	b.n	8000b26 <__udivmoddi4+0x62>
 8000cf4:	4610      	mov	r0, r2
 8000cf6:	e72c      	b.n	8000b52 <__udivmoddi4+0x8e>
 8000cf8:	f1c6 0220 	rsb	r2, r6, #32
 8000cfc:	fa2e f302 	lsr.w	r3, lr, r2
 8000d00:	40b7      	lsls	r7, r6
 8000d02:	40b1      	lsls	r1, r6
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d12:	b2bc      	uxth	r4, r7
 8000d14:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d18:	0c11      	lsrs	r1, r2, #16
 8000d1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1e:	fb08 f904 	mul.w	r9, r8, r4
 8000d22:	40b0      	lsls	r0, r6
 8000d24:	4589      	cmp	r9, r1
 8000d26:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d2a:	b280      	uxth	r0, r0
 8000d2c:	d93e      	bls.n	8000dac <__udivmoddi4+0x2e8>
 8000d2e:	1879      	adds	r1, r7, r1
 8000d30:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d34:	d201      	bcs.n	8000d3a <__udivmoddi4+0x276>
 8000d36:	4589      	cmp	r9, r1
 8000d38:	d81f      	bhi.n	8000d7a <__udivmoddi4+0x2b6>
 8000d3a:	eba1 0109 	sub.w	r1, r1, r9
 8000d3e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d42:	fb09 f804 	mul.w	r8, r9, r4
 8000d46:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d4a:	b292      	uxth	r2, r2
 8000d4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d50:	4542      	cmp	r2, r8
 8000d52:	d229      	bcs.n	8000da8 <__udivmoddi4+0x2e4>
 8000d54:	18ba      	adds	r2, r7, r2
 8000d56:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d5a:	d2c4      	bcs.n	8000ce6 <__udivmoddi4+0x222>
 8000d5c:	4542      	cmp	r2, r8
 8000d5e:	d2c2      	bcs.n	8000ce6 <__udivmoddi4+0x222>
 8000d60:	f1a9 0102 	sub.w	r1, r9, #2
 8000d64:	443a      	add	r2, r7
 8000d66:	e7be      	b.n	8000ce6 <__udivmoddi4+0x222>
 8000d68:	45f0      	cmp	r8, lr
 8000d6a:	d29d      	bcs.n	8000ca8 <__udivmoddi4+0x1e4>
 8000d6c:	ebbe 0302 	subs.w	r3, lr, r2
 8000d70:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d74:	3801      	subs	r0, #1
 8000d76:	46e1      	mov	r9, ip
 8000d78:	e796      	b.n	8000ca8 <__udivmoddi4+0x1e4>
 8000d7a:	eba7 0909 	sub.w	r9, r7, r9
 8000d7e:	4449      	add	r1, r9
 8000d80:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d84:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d88:	fb09 f804 	mul.w	r8, r9, r4
 8000d8c:	e7db      	b.n	8000d46 <__udivmoddi4+0x282>
 8000d8e:	4673      	mov	r3, lr
 8000d90:	e77f      	b.n	8000c92 <__udivmoddi4+0x1ce>
 8000d92:	4650      	mov	r0, sl
 8000d94:	e766      	b.n	8000c64 <__udivmoddi4+0x1a0>
 8000d96:	4608      	mov	r0, r1
 8000d98:	e6fd      	b.n	8000b96 <__udivmoddi4+0xd2>
 8000d9a:	443b      	add	r3, r7
 8000d9c:	3a02      	subs	r2, #2
 8000d9e:	e733      	b.n	8000c08 <__udivmoddi4+0x144>
 8000da0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	e71c      	b.n	8000be2 <__udivmoddi4+0x11e>
 8000da8:	4649      	mov	r1, r9
 8000daa:	e79c      	b.n	8000ce6 <__udivmoddi4+0x222>
 8000dac:	eba1 0109 	sub.w	r1, r1, r9
 8000db0:	46c4      	mov	ip, r8
 8000db2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db6:	fb09 f804 	mul.w	r8, r9, r4
 8000dba:	e7c4      	b.n	8000d46 <__udivmoddi4+0x282>

08000dbc <__aeabi_idiv0>:
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	4603      	mov	r3, r0
 8000dca:	81fb      	strh	r3, [r7, #14]
 8000dcc:	460b      	mov	r3, r1
 8000dce:	81bb      	strh	r3, [r7, #12]
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8000dd8:	89bb      	ldrh	r3, [r7, #12]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8000dde:	89bb      	ldrh	r3, [r7, #12]
 8000de0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000de4:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8000dea:	f001 fc71 	bl	80026d0 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8000dee:	89fb      	ldrh	r3, [r7, #14]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	2203      	movs	r2, #3
 8000df4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 fafb 	bl	80023f4 <CODEC_IO_Write>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	461a      	mov	r2, r3
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	4413      	add	r3, r2
 8000e06:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8000e08:	89fb      	ldrh	r3, [r7, #14]
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f640 0117 	movw	r1, #2071	@ 0x817
 8000e12:	4618      	mov	r0, r3
 8000e14:	f001 faee 	bl	80023f4 <CODEC_IO_Write>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	4413      	add	r3, r2
 8000e20:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8000e22:	89fb      	ldrh	r3, [r7, #14]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f001 fae1 	bl	80023f4 <CODEC_IO_Write>
 8000e32:	4603      	mov	r3, r0
 8000e34:	461a      	mov	r2, r3
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	4413      	add	r3, r2
 8000e3a:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8000e3c:	89fb      	ldrh	r3, [r7, #14]
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	226c      	movs	r2, #108	@ 0x6c
 8000e42:	2139      	movs	r1, #57	@ 0x39
 8000e44:	4618      	mov	r0, r3
 8000e46:	f001 fad5 	bl	80023f4 <CODEC_IO_Write>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	4413      	add	r3, r2
 8000e52:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8000e54:	8afb      	ldrh	r3, [r7, #22]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d00c      	beq.n	8000e74 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8000e5a:	89fb      	ldrh	r3, [r7, #14]
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2213      	movs	r2, #19
 8000e60:	2101      	movs	r1, #1
 8000e62:	4618      	mov	r0, r3
 8000e64:	f001 fac6 	bl	80023f4 <CODEC_IO_Write>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	4413      	add	r3, r2
 8000e70:	61fb      	str	r3, [r7, #28]
 8000e72:	e00b      	b.n	8000e8c <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8000e74:	89fb      	ldrh	r3, [r7, #14]
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	2203      	movs	r2, #3
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f001 fab9 	bl	80023f4 <CODEC_IO_Write>
 8000e82:	4603      	mov	r3, r0
 8000e84:	461a      	mov	r2, r3
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	4413      	add	r3, r2
 8000e8a:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8000e8c:	2032      	movs	r0, #50	@ 0x32
 8000e8e:	f001 fc87 	bl	80027a0 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8000e92:	8b3b      	ldrh	r3, [r7, #24]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f000 815f 	beq.w	8001158 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8000e9a:	4bae      	ldr	r3, [pc, #696]	@ (8001154 <wm8994_Init+0x394>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8000ea0:	8b3b      	ldrh	r3, [r7, #24]
 8000ea2:	2b03      	cmp	r3, #3
 8000ea4:	f000 808c 	beq.w	8000fc0 <wm8994_Init+0x200>
 8000ea8:	2b03      	cmp	r3, #3
 8000eaa:	f300 8111 	bgt.w	80010d0 <wm8994_Init+0x310>
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d002      	beq.n	8000eb8 <wm8994_Init+0xf8>
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	d042      	beq.n	8000f3c <wm8994_Init+0x17c>
 8000eb6:	e10b      	b.n	80010d0 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8000eb8:	89fb      	ldrh	r3, [r7, #14]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8000ec0:	2105      	movs	r1, #5
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f001 fa96 	bl	80023f4 <CODEC_IO_Write>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	461a      	mov	r2, r3
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	4413      	add	r3, r2
 8000ed0:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8000ed2:	89fb      	ldrh	r3, [r7, #14]
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f240 6101 	movw	r1, #1537	@ 0x601
 8000edc:	4618      	mov	r0, r3
 8000ede:	f001 fa89 	bl	80023f4 <CODEC_IO_Write>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	4413      	add	r3, r2
 8000eea:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8000eec:	89fb      	ldrh	r3, [r7, #14]
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f240 6102 	movw	r1, #1538	@ 0x602
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f001 fa7c 	bl	80023f4 <CODEC_IO_Write>
 8000efc:	4603      	mov	r3, r0
 8000efe:	461a      	mov	r2, r3
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	4413      	add	r3, r2
 8000f04:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2202      	movs	r2, #2
 8000f0c:	f240 6104 	movw	r1, #1540	@ 0x604
 8000f10:	4618      	mov	r0, r3
 8000f12:	f001 fa6f 	bl	80023f4 <CODEC_IO_Write>
 8000f16:	4603      	mov	r3, r0
 8000f18:	461a      	mov	r2, r3
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8000f20:	89fb      	ldrh	r3, [r7, #14]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2202      	movs	r2, #2
 8000f26:	f240 6105 	movw	r1, #1541	@ 0x605
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fa62 	bl	80023f4 <CODEC_IO_Write>
 8000f30:	4603      	mov	r3, r0
 8000f32:	461a      	mov	r2, r3
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	4413      	add	r3, r2
 8000f38:	61fb      	str	r3, [r7, #28]
      break;
 8000f3a:	e110      	b.n	800115e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8000f3c:	89fb      	ldrh	r3, [r7, #14]
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	f240 3203 	movw	r2, #771	@ 0x303
 8000f44:	2105      	movs	r1, #5
 8000f46:	4618      	mov	r0, r3
 8000f48:	f001 fa54 	bl	80023f4 <CODEC_IO_Write>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	4413      	add	r3, r2
 8000f54:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f240 6101 	movw	r1, #1537	@ 0x601
 8000f60:	4618      	mov	r0, r3
 8000f62:	f001 fa47 	bl	80023f4 <CODEC_IO_Write>
 8000f66:	4603      	mov	r3, r0
 8000f68:	461a      	mov	r2, r3
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8000f70:	89fb      	ldrh	r3, [r7, #14]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2201      	movs	r2, #1
 8000f76:	f240 6102 	movw	r1, #1538	@ 0x602
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f001 fa3a 	bl	80023f4 <CODEC_IO_Write>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	4413      	add	r3, r2
 8000f88:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f240 6104 	movw	r1, #1540	@ 0x604
 8000f94:	4618      	mov	r0, r3
 8000f96:	f001 fa2d 	bl	80023f4 <CODEC_IO_Write>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8000fa4:	89fb      	ldrh	r3, [r7, #14]
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f240 6105 	movw	r1, #1541	@ 0x605
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f001 fa20 	bl	80023f4 <CODEC_IO_Write>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	4413      	add	r3, r2
 8000fbc:	61fb      	str	r3, [r7, #28]
      break;
 8000fbe:	e0ce      	b.n	800115e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8000fc0:	8afb      	ldrh	r3, [r7, #22]
 8000fc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000fc6:	d141      	bne.n	800104c <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8000fc8:	89fb      	ldrh	r3, [r7, #14]
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8000fd0:	2105      	movs	r1, #5
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f001 fa0e 	bl	80023f4 <CODEC_IO_Write>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	461a      	mov	r2, r3
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	4413      	add	r3, r2
 8000fe0:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8000fe2:	89fb      	ldrh	r3, [r7, #14]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	f240 6101 	movw	r1, #1537	@ 0x601
 8000fec:	4618      	mov	r0, r3
 8000fee:	f001 fa01 	bl	80023f4 <CODEC_IO_Write>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8000ffc:	89fb      	ldrh	r3, [r7, #14]
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2203      	movs	r2, #3
 8001002:	f240 6102 	movw	r1, #1538	@ 0x602
 8001006:	4618      	mov	r0, r3
 8001008:	f001 f9f4 	bl	80023f4 <CODEC_IO_Write>
 800100c:	4603      	mov	r3, r0
 800100e:	461a      	mov	r2, r3
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	4413      	add	r3, r2
 8001014:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8001016:	89fb      	ldrh	r3, [r7, #14]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2203      	movs	r2, #3
 800101c:	f240 6104 	movw	r1, #1540	@ 0x604
 8001020:	4618      	mov	r0, r3
 8001022:	f001 f9e7 	bl	80023f4 <CODEC_IO_Write>
 8001026:	4603      	mov	r3, r0
 8001028:	461a      	mov	r2, r3
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	4413      	add	r3, r2
 800102e:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8001030:	89fb      	ldrh	r3, [r7, #14]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2203      	movs	r2, #3
 8001036:	f240 6105 	movw	r1, #1541	@ 0x605
 800103a:	4618      	mov	r0, r3
 800103c:	f001 f9da 	bl	80023f4 <CODEC_IO_Write>
 8001040:	4603      	mov	r3, r0
 8001042:	461a      	mov	r2, r3
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	4413      	add	r3, r2
 8001048:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 800104a:	e088      	b.n	800115e <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8001054:	2105      	movs	r1, #5
 8001056:	4618      	mov	r0, r3
 8001058:	f001 f9cc 	bl	80023f4 <CODEC_IO_Write>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	4413      	add	r3, r2
 8001064:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8001066:	89fb      	ldrh	r3, [r7, #14]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2201      	movs	r2, #1
 800106c:	f240 6101 	movw	r1, #1537	@ 0x601
 8001070:	4618      	mov	r0, r3
 8001072:	f001 f9bf 	bl	80023f4 <CODEC_IO_Write>
 8001076:	4603      	mov	r3, r0
 8001078:	461a      	mov	r2, r3
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	4413      	add	r3, r2
 800107e:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8001080:	89fb      	ldrh	r3, [r7, #14]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	2201      	movs	r2, #1
 8001086:	f240 6102 	movw	r1, #1538	@ 0x602
 800108a:	4618      	mov	r0, r3
 800108c:	f001 f9b2 	bl	80023f4 <CODEC_IO_Write>
 8001090:	4603      	mov	r3, r0
 8001092:	461a      	mov	r2, r3
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	4413      	add	r3, r2
 8001098:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800109a:	89fb      	ldrh	r3, [r7, #14]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2202      	movs	r2, #2
 80010a0:	f240 6104 	movw	r1, #1540	@ 0x604
 80010a4:	4618      	mov	r0, r3
 80010a6:	f001 f9a5 	bl	80023f4 <CODEC_IO_Write>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	4413      	add	r3, r2
 80010b2:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80010b4:	89fb      	ldrh	r3, [r7, #14]
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	2202      	movs	r2, #2
 80010ba:	f240 6105 	movw	r1, #1541	@ 0x605
 80010be:	4618      	mov	r0, r3
 80010c0:	f001 f998 	bl	80023f4 <CODEC_IO_Write>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	4413      	add	r3, r2
 80010cc:	61fb      	str	r3, [r7, #28]
      break;
 80010ce:	e046      	b.n	800115e <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80010d0:	89fb      	ldrh	r3, [r7, #14]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	f240 3203 	movw	r2, #771	@ 0x303
 80010d8:	2105      	movs	r1, #5
 80010da:	4618      	mov	r0, r3
 80010dc:	f001 f98a 	bl	80023f4 <CODEC_IO_Write>
 80010e0:	4603      	mov	r3, r0
 80010e2:	461a      	mov	r2, r3
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	4413      	add	r3, r2
 80010e8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80010ea:	89fb      	ldrh	r3, [r7, #14]
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2201      	movs	r2, #1
 80010f0:	f240 6101 	movw	r1, #1537	@ 0x601
 80010f4:	4618      	mov	r0, r3
 80010f6:	f001 f97d 	bl	80023f4 <CODEC_IO_Write>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	4413      	add	r3, r2
 8001102:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8001104:	89fb      	ldrh	r3, [r7, #14]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2201      	movs	r2, #1
 800110a:	f240 6102 	movw	r1, #1538	@ 0x602
 800110e:	4618      	mov	r0, r3
 8001110:	f001 f970 	bl	80023f4 <CODEC_IO_Write>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	4413      	add	r3, r2
 800111c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800111e:	89fb      	ldrh	r3, [r7, #14]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2200      	movs	r2, #0
 8001124:	f240 6104 	movw	r1, #1540	@ 0x604
 8001128:	4618      	mov	r0, r3
 800112a:	f001 f963 	bl	80023f4 <CODEC_IO_Write>
 800112e:	4603      	mov	r3, r0
 8001130:	461a      	mov	r2, r3
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	4413      	add	r3, r2
 8001136:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8001138:	89fb      	ldrh	r3, [r7, #14]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2200      	movs	r2, #0
 800113e:	f240 6105 	movw	r1, #1541	@ 0x605
 8001142:	4618      	mov	r0, r3
 8001144:	f001 f956 	bl	80023f4 <CODEC_IO_Write>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	4413      	add	r3, r2
 8001150:	61fb      	str	r3, [r7, #28]
      break;
 8001152:	e004      	b.n	800115e <wm8994_Init+0x39e>
 8001154:	20000078 	.word	0x20000078
    }
  }
  else
  {
    outputEnabled = 0;
 8001158:	4b99      	ldr	r3, [pc, #612]	@ (80013c0 <wm8994_Init+0x600>)
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 800115e:	8afb      	ldrh	r3, [r7, #22]
 8001160:	2b00      	cmp	r3, #0
 8001162:	f000 81ab 	beq.w	80014bc <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 8001166:	4b97      	ldr	r3, [pc, #604]	@ (80013c4 <wm8994_Init+0x604>)
 8001168:	2201      	movs	r2, #1
 800116a:	601a      	str	r2, [r3, #0]
    switch (input_device)
 800116c:	8afb      	ldrh	r3, [r7, #22]
 800116e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001172:	f000 8129 	beq.w	80013c8 <wm8994_Init+0x608>
 8001176:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800117a:	f300 819b 	bgt.w	80014b4 <wm8994_Init+0x6f4>
 800117e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001182:	d05a      	beq.n	800123a <wm8994_Init+0x47a>
 8001184:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001188:	f300 8194 	bgt.w	80014b4 <wm8994_Init+0x6f4>
 800118c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001190:	f000 80c6 	beq.w	8001320 <wm8994_Init+0x560>
 8001194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001198:	f040 818c 	bne.w	80014b4 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 800119c:	89fb      	ldrh	r3, [r7, #14]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 80011a4:	2104      	movs	r1, #4
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 f924 	bl	80023f4 <CODEC_IO_Write>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	4413      	add	r3, r2
 80011b4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80011b6:	89fb      	ldrh	r3, [r7, #14]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	22db      	movs	r2, #219	@ 0xdb
 80011bc:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80011c0:	4618      	mov	r0, r3
 80011c2:	f001 f917 	bl	80023f4 <CODEC_IO_Write>
 80011c6:	4603      	mov	r3, r0
 80011c8:	461a      	mov	r2, r3
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	4413      	add	r3, r2
 80011ce:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80011d0:	89fb      	ldrh	r3, [r7, #14]
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80011d8:	2102      	movs	r1, #2
 80011da:	4618      	mov	r0, r3
 80011dc:	f001 f90a 	bl	80023f4 <CODEC_IO_Write>
 80011e0:	4603      	mov	r3, r0
 80011e2:	461a      	mov	r2, r3
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	4413      	add	r3, r2
 80011e8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80011ea:	89fb      	ldrh	r3, [r7, #14]
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	2202      	movs	r2, #2
 80011f0:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80011f4:	4618      	mov	r0, r3
 80011f6:	f001 f8fd 	bl	80023f4 <CODEC_IO_Write>
 80011fa:	4603      	mov	r3, r0
 80011fc:	461a      	mov	r2, r3
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	4413      	add	r3, r2
 8001202:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8001204:	89fb      	ldrh	r3, [r7, #14]
 8001206:	b2db      	uxtb	r3, r3
 8001208:	2202      	movs	r2, #2
 800120a:	f240 6109 	movw	r1, #1545	@ 0x609
 800120e:	4618      	mov	r0, r3
 8001210:	f001 f8f0 	bl	80023f4 <CODEC_IO_Write>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	4413      	add	r3, r2
 800121c:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	b2db      	uxtb	r3, r3
 8001222:	220e      	movs	r2, #14
 8001224:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8001228:	4618      	mov	r0, r3
 800122a:	f001 f8e3 	bl	80023f4 <CODEC_IO_Write>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	4413      	add	r3, r2
 8001236:	61fb      	str	r3, [r7, #28]
      break;
 8001238:	e143      	b.n	80014c2 <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2211      	movs	r2, #17
 8001240:	2128      	movs	r1, #40	@ 0x28
 8001242:	4618      	mov	r0, r3
 8001244:	f001 f8d6 	bl	80023f4 <CODEC_IO_Write>
 8001248:	4603      	mov	r3, r0
 800124a:	461a      	mov	r2, r3
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	4413      	add	r3, r2
 8001250:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 8001252:	89fb      	ldrh	r3, [r7, #14]
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2235      	movs	r2, #53	@ 0x35
 8001258:	2129      	movs	r1, #41	@ 0x29
 800125a:	4618      	mov	r0, r3
 800125c:	f001 f8ca 	bl	80023f4 <CODEC_IO_Write>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	4413      	add	r3, r2
 8001268:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 800126a:	89fb      	ldrh	r3, [r7, #14]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	2235      	movs	r2, #53	@ 0x35
 8001270:	212a      	movs	r1, #42	@ 0x2a
 8001272:	4618      	mov	r0, r3
 8001274:	f001 f8be 	bl	80023f4 <CODEC_IO_Write>
 8001278:	4603      	mov	r3, r0
 800127a:	461a      	mov	r2, r3
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	4413      	add	r3, r2
 8001280:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8001282:	89fb      	ldrh	r3, [r7, #14]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	f240 3203 	movw	r2, #771	@ 0x303
 800128a:	2104      	movs	r1, #4
 800128c:	4618      	mov	r0, r3
 800128e:	f001 f8b1 	bl	80023f4 <CODEC_IO_Write>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	4413      	add	r3, r2
 800129a:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 800129c:	89fb      	ldrh	r3, [r7, #14]
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	22db      	movs	r2, #219	@ 0xdb
 80012a2:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80012a6:	4618      	mov	r0, r3
 80012a8:	f001 f8a4 	bl	80023f4 <CODEC_IO_Write>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	4413      	add	r3, r2
 80012b4:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80012b6:	89fb      	ldrh	r3, [r7, #14]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	f246 3250 	movw	r2, #25424	@ 0x6350
 80012be:	2102      	movs	r1, #2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f001 f897 	bl	80023f4 <CODEC_IO_Write>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	4413      	add	r3, r2
 80012ce:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80012d0:	89fb      	ldrh	r3, [r7, #14]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2202      	movs	r2, #2
 80012d6:	f240 6106 	movw	r1, #1542	@ 0x606
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 f88a 	bl	80023f4 <CODEC_IO_Write>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	4413      	add	r3, r2
 80012e8:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80012ea:	89fb      	ldrh	r3, [r7, #14]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2202      	movs	r2, #2
 80012f0:	f240 6107 	movw	r1, #1543	@ 0x607
 80012f4:	4618      	mov	r0, r3
 80012f6:	f001 f87d 	bl	80023f4 <CODEC_IO_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	4413      	add	r3, r2
 8001302:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8001304:	89fb      	ldrh	r3, [r7, #14]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	220d      	movs	r2, #13
 800130a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800130e:	4618      	mov	r0, r3
 8001310:	f001 f870 	bl	80023f4 <CODEC_IO_Write>
 8001314:	4603      	mov	r3, r0
 8001316:	461a      	mov	r2, r3
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	4413      	add	r3, r2
 800131c:	61fb      	str	r3, [r7, #28]
      break;
 800131e:	e0d0      	b.n	80014c2 <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8001320:	89fb      	ldrh	r3, [r7, #14]
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8001328:	2104      	movs	r1, #4
 800132a:	4618      	mov	r0, r3
 800132c:	f001 f862 	bl	80023f4 <CODEC_IO_Write>
 8001330:	4603      	mov	r3, r0
 8001332:	461a      	mov	r2, r3
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	4413      	add	r3, r2
 8001338:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 800133a:	89fb      	ldrh	r3, [r7, #14]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	22db      	movs	r2, #219	@ 0xdb
 8001340:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8001344:	4618      	mov	r0, r3
 8001346:	f001 f855 	bl	80023f4 <CODEC_IO_Write>
 800134a:	4603      	mov	r3, r0
 800134c:	461a      	mov	r2, r3
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	4413      	add	r3, r2
 8001352:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8001354:	89fb      	ldrh	r3, [r7, #14]
 8001356:	b2db      	uxtb	r3, r3
 8001358:	f246 3250 	movw	r2, #25424	@ 0x6350
 800135c:	2102      	movs	r1, #2
 800135e:	4618      	mov	r0, r3
 8001360:	f001 f848 	bl	80023f4 <CODEC_IO_Write>
 8001364:	4603      	mov	r3, r0
 8001366:	461a      	mov	r2, r3
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	4413      	add	r3, r2
 800136c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800136e:	89fb      	ldrh	r3, [r7, #14]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2202      	movs	r2, #2
 8001374:	f240 6106 	movw	r1, #1542	@ 0x606
 8001378:	4618      	mov	r0, r3
 800137a:	f001 f83b 	bl	80023f4 <CODEC_IO_Write>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	4413      	add	r3, r2
 8001386:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8001388:	89fb      	ldrh	r3, [r7, #14]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2202      	movs	r2, #2
 800138e:	f240 6107 	movw	r1, #1543	@ 0x607
 8001392:	4618      	mov	r0, r3
 8001394:	f001 f82e 	bl	80023f4 <CODEC_IO_Write>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	4413      	add	r3, r2
 80013a0:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80013a2:	89fb      	ldrh	r3, [r7, #14]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	220d      	movs	r2, #13
 80013a8:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80013ac:	4618      	mov	r0, r3
 80013ae:	f001 f821 	bl	80023f4 <CODEC_IO_Write>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461a      	mov	r2, r3
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	4413      	add	r3, r2
 80013ba:	61fb      	str	r3, [r7, #28]
      break; 
 80013bc:	e081      	b.n	80014c2 <wm8994_Init+0x702>
 80013be:	bf00      	nop
 80013c0:	20000078 	.word	0x20000078
 80013c4:	2000007c 	.word	0x2000007c
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80013c8:	89fb      	ldrh	r3, [r7, #14]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80013d0:	2104      	movs	r1, #4
 80013d2:	4618      	mov	r0, r3
 80013d4:	f001 f80e 	bl	80023f4 <CODEC_IO_Write>
 80013d8:	4603      	mov	r3, r0
 80013da:	461a      	mov	r2, r3
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	4413      	add	r3, r2
 80013e0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80013e2:	89fb      	ldrh	r3, [r7, #14]
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	22db      	movs	r2, #219	@ 0xdb
 80013e8:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80013ec:	4618      	mov	r0, r3
 80013ee:	f001 f801 	bl	80023f4 <CODEC_IO_Write>
 80013f2:	4603      	mov	r3, r0
 80013f4:	461a      	mov	r2, r3
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	4413      	add	r3, r2
 80013fa:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	22db      	movs	r2, #219	@ 0xdb
 8001402:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8001406:	4618      	mov	r0, r3
 8001408:	f000 fff4 	bl	80023f4 <CODEC_IO_Write>
 800140c:	4603      	mov	r3, r0
 800140e:	461a      	mov	r2, r3
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	4413      	add	r3, r2
 8001414:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8001416:	89fb      	ldrh	r3, [r7, #14]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 800141e:	2102      	movs	r1, #2
 8001420:	4618      	mov	r0, r3
 8001422:	f000 ffe7 	bl	80023f4 <CODEC_IO_Write>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	4413      	add	r3, r2
 800142e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8001430:	89fb      	ldrh	r3, [r7, #14]
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2202      	movs	r2, #2
 8001436:	f240 6106 	movw	r1, #1542	@ 0x606
 800143a:	4618      	mov	r0, r3
 800143c:	f000 ffda 	bl	80023f4 <CODEC_IO_Write>
 8001440:	4603      	mov	r3, r0
 8001442:	461a      	mov	r2, r3
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	4413      	add	r3, r2
 8001448:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800144a:	89fb      	ldrh	r3, [r7, #14]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2202      	movs	r2, #2
 8001450:	f240 6107 	movw	r1, #1543	@ 0x607
 8001454:	4618      	mov	r0, r3
 8001456:	f000 ffcd 	bl	80023f4 <CODEC_IO_Write>
 800145a:	4603      	mov	r3, r0
 800145c:	461a      	mov	r2, r3
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	4413      	add	r3, r2
 8001462:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8001464:	89fb      	ldrh	r3, [r7, #14]
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2202      	movs	r2, #2
 800146a:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800146e:	4618      	mov	r0, r3
 8001470:	f000 ffc0 	bl	80023f4 <CODEC_IO_Write>
 8001474:	4603      	mov	r3, r0
 8001476:	461a      	mov	r2, r3
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	4413      	add	r3, r2
 800147c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800147e:	89fb      	ldrh	r3, [r7, #14]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	2202      	movs	r2, #2
 8001484:	f240 6109 	movw	r1, #1545	@ 0x609
 8001488:	4618      	mov	r0, r3
 800148a:	f000 ffb3 	bl	80023f4 <CODEC_IO_Write>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	4413      	add	r3, r2
 8001496:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8001498:	89fb      	ldrh	r3, [r7, #14]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	220d      	movs	r2, #13
 800149e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 ffa6 	bl	80023f4 <CODEC_IO_Write>
 80014a8:	4603      	mov	r3, r0
 80014aa:	461a      	mov	r2, r3
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	4413      	add	r3, r2
 80014b0:	61fb      	str	r3, [r7, #28]
      break;    
 80014b2:	e006      	b.n	80014c2 <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	3301      	adds	r3, #1
 80014b8:	61fb      	str	r3, [r7, #28]
      break;
 80014ba:	e002      	b.n	80014c2 <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 80014bc:	4ba4      	ldr	r3, [pc, #656]	@ (8001750 <wm8994_Init+0x990>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4aa3      	ldr	r2, [pc, #652]	@ (8001754 <wm8994_Init+0x994>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d079      	beq.n	80015be <wm8994_Init+0x7fe>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4aa1      	ldr	r2, [pc, #644]	@ (8001754 <wm8994_Init+0x994>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	f200 80ad 	bhi.w	800162e <wm8994_Init+0x86e>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80014da:	4293      	cmp	r3, r2
 80014dc:	d061      	beq.n	80015a2 <wm8994_Init+0x7e2>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80014e4:	4293      	cmp	r3, r2
 80014e6:	f200 80a2 	bhi.w	800162e <wm8994_Init+0x86e>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80014f0:	4293      	cmp	r3, r2
 80014f2:	f000 808e 	beq.w	8001612 <wm8994_Init+0x852>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80014fc:	4293      	cmp	r3, r2
 80014fe:	f200 8096 	bhi.w	800162e <wm8994_Init+0x86e>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8001508:	d03d      	beq.n	8001586 <wm8994_Init+0x7c6>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8001510:	f200 808d 	bhi.w	800162e <wm8994_Init+0x86e>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f245 6222 	movw	r2, #22050	@ 0x5622
 800151a:	4293      	cmp	r3, r2
 800151c:	d06b      	beq.n	80015f6 <wm8994_Init+0x836>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f245 6222 	movw	r2, #22050	@ 0x5622
 8001524:	4293      	cmp	r3, r2
 8001526:	f200 8082 	bhi.w	800162e <wm8994_Init+0x86e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8001530:	d01b      	beq.n	800156a <wm8994_Init+0x7aa>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8001538:	d879      	bhi.n	800162e <wm8994_Init+0x86e>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8001540:	d005      	beq.n	800154e <wm8994_Init+0x78e>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8001548:	4293      	cmp	r3, r2
 800154a:	d046      	beq.n	80015da <wm8994_Init+0x81a>
 800154c:	e06f      	b.n	800162e <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 800154e:	89fb      	ldrh	r3, [r7, #14]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2203      	movs	r2, #3
 8001554:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8001558:	4618      	mov	r0, r3
 800155a:	f000 ff4b 	bl	80023f4 <CODEC_IO_Write>
 800155e:	4603      	mov	r3, r0
 8001560:	461a      	mov	r2, r3
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	4413      	add	r3, r2
 8001566:	61fb      	str	r3, [r7, #28]
    break;
 8001568:	e06f      	b.n	800164a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800156a:	89fb      	ldrh	r3, [r7, #14]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2233      	movs	r2, #51	@ 0x33
 8001570:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8001574:	4618      	mov	r0, r3
 8001576:	f000 ff3d 	bl	80023f4 <CODEC_IO_Write>
 800157a:	4603      	mov	r3, r0
 800157c:	461a      	mov	r2, r3
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	4413      	add	r3, r2
 8001582:	61fb      	str	r3, [r7, #28]
    break;
 8001584:	e061      	b.n	800164a <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8001586:	89fb      	ldrh	r3, [r7, #14]
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2263      	movs	r2, #99	@ 0x63
 800158c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8001590:	4618      	mov	r0, r3
 8001592:	f000 ff2f 	bl	80023f4 <CODEC_IO_Write>
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	4413      	add	r3, r2
 800159e:	61fb      	str	r3, [r7, #28]
    break;
 80015a0:	e053      	b.n	800164a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2283      	movs	r2, #131	@ 0x83
 80015a8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 ff21 	bl	80023f4 <CODEC_IO_Write>
 80015b2:	4603      	mov	r3, r0
 80015b4:	461a      	mov	r2, r3
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	4413      	add	r3, r2
 80015ba:	61fb      	str	r3, [r7, #28]
    break;
 80015bc:	e045      	b.n	800164a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80015be:	89fb      	ldrh	r3, [r7, #14]
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	22a3      	movs	r2, #163	@ 0xa3
 80015c4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 ff13 	bl	80023f4 <CODEC_IO_Write>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	4413      	add	r3, r2
 80015d6:	61fb      	str	r3, [r7, #28]
    break;
 80015d8:	e037      	b.n	800164a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80015da:	89fb      	ldrh	r3, [r7, #14]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2213      	movs	r2, #19
 80015e0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80015e4:	4618      	mov	r0, r3
 80015e6:	f000 ff05 	bl	80023f4 <CODEC_IO_Write>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	4413      	add	r3, r2
 80015f2:	61fb      	str	r3, [r7, #28]
    break;
 80015f4:	e029      	b.n	800164a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2243      	movs	r2, #67	@ 0x43
 80015fc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fef7 	bl	80023f4 <CODEC_IO_Write>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	4413      	add	r3, r2
 800160e:	61fb      	str	r3, [r7, #28]
    break;
 8001610:	e01b      	b.n	800164a <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8001612:	89fb      	ldrh	r3, [r7, #14]
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2273      	movs	r2, #115	@ 0x73
 8001618:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800161c:	4618      	mov	r0, r3
 800161e:	f000 fee9 	bl	80023f4 <CODEC_IO_Write>
 8001622:	4603      	mov	r3, r0
 8001624:	461a      	mov	r2, r3
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	4413      	add	r3, r2
 800162a:	61fb      	str	r3, [r7, #28]
    break; 
 800162c:	e00d      	b.n	800164a <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800162e:	89fb      	ldrh	r3, [r7, #14]
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2283      	movs	r2, #131	@ 0x83
 8001634:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8001638:	4618      	mov	r0, r3
 800163a:	f000 fedb 	bl	80023f4 <CODEC_IO_Write>
 800163e:	4603      	mov	r3, r0
 8001640:	461a      	mov	r2, r3
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	4413      	add	r3, r2
 8001646:	61fb      	str	r3, [r7, #28]
    break; 
 8001648:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800164a:	8afb      	ldrh	r3, [r7, #22]
 800164c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001650:	d10e      	bne.n	8001670 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8001652:	89fb      	ldrh	r3, [r7, #14]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	f244 0218 	movw	r2, #16408	@ 0x4018
 800165a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800165e:	4618      	mov	r0, r3
 8001660:	f000 fec8 	bl	80023f4 <CODEC_IO_Write>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	4413      	add	r3, r2
 800166c:	61fb      	str	r3, [r7, #28]
 800166e:	e00d      	b.n	800168c <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8001670:	89fb      	ldrh	r3, [r7, #14]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	f244 0210 	movw	r2, #16400	@ 0x4010
 8001678:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800167c:	4618      	mov	r0, r3
 800167e:	f000 feb9 	bl	80023f4 <CODEC_IO_Write>
 8001682:	4603      	mov	r3, r0
 8001684:	461a      	mov	r2, r3
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	4413      	add	r3, r2
 800168a:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 800168c:	89fb      	ldrh	r3, [r7, #14]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2200      	movs	r2, #0
 8001692:	f240 3102 	movw	r1, #770	@ 0x302
 8001696:	4618      	mov	r0, r3
 8001698:	f000 feac 	bl	80023f4 <CODEC_IO_Write>
 800169c:	4603      	mov	r3, r0
 800169e:	461a      	mov	r2, r3
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	4413      	add	r3, r2
 80016a4:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 80016a6:	89fb      	ldrh	r3, [r7, #14]
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	220a      	movs	r2, #10
 80016ac:	f44f 7102 	mov.w	r1, #520	@ 0x208
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 fe9f 	bl	80023f4 <CODEC_IO_Write>
 80016b6:	4603      	mov	r3, r0
 80016b8:	461a      	mov	r2, r3
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	4413      	add	r3, r2
 80016be:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 80016c0:	89fb      	ldrh	r3, [r7, #14]
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2201      	movs	r2, #1
 80016c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 fe92 	bl	80023f4 <CODEC_IO_Write>
 80016d0:	4603      	mov	r3, r0
 80016d2:	461a      	mov	r2, r3
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	4413      	add	r3, r2
 80016d8:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 80016da:	8b3b      	ldrh	r3, [r7, #24]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	f000 817b 	beq.w	80019d8 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 80016e2:	8b3b      	ldrh	r3, [r7, #24]
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d157      	bne.n	8001798 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 80016e8:	89fb      	ldrh	r3, [r7, #14]
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016f0:	212d      	movs	r1, #45	@ 0x2d
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 fe7e 	bl	80023f4 <CODEC_IO_Write>
 80016f8:	4603      	mov	r3, r0
 80016fa:	461a      	mov	r2, r3
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	4413      	add	r3, r2
 8001700:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8001702:	89fb      	ldrh	r3, [r7, #14]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800170a:	212e      	movs	r1, #46	@ 0x2e
 800170c:	4618      	mov	r0, r3
 800170e:	f000 fe71 	bl	80023f4 <CODEC_IO_Write>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	4413      	add	r3, r2
 800171a:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 800171c:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <wm8994_Init+0x998>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d01b      	beq.n	800175c <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8001724:	89fb      	ldrh	r3, [r7, #14]
 8001726:	b2db      	uxtb	r3, r3
 8001728:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 800172c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001730:	4618      	mov	r0, r3
 8001732:	f000 fe5f 	bl	80023f4 <CODEC_IO_Write>
 8001736:	4603      	mov	r3, r0
 8001738:	461a      	mov	r2, r3
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	4413      	add	r3, r2
 800173e:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8001740:	4b05      	ldr	r3, [pc, #20]	@ (8001758 <wm8994_Init+0x998>)
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8001746:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800174a:	f001 f829 	bl	80027a0 <AUDIO_IO_Delay>
 800174e:	e016      	b.n	800177e <wm8994_Init+0x9be>
 8001750:	2000007c 	.word	0x2000007c
 8001754:	00017700 	.word	0x00017700
 8001758:	20000030 	.word	0x20000030
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 800175c:	89fb      	ldrh	r3, [r7, #14]
 800175e:	b2db      	uxtb	r3, r3
 8001760:	f248 1208 	movw	r2, #33032	@ 0x8108
 8001764:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001768:	4618      	mov	r0, r3
 800176a:	f000 fe43 	bl	80023f4 <CODEC_IO_Write>
 800176e:	4603      	mov	r3, r0
 8001770:	461a      	mov	r2, r3
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	4413      	add	r3, r2
 8001776:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8001778:	2032      	movs	r0, #50	@ 0x32
 800177a:	f001 f811 	bl	80027a0 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 800177e:	89fb      	ldrh	r3, [r7, #14]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001788:	4618      	mov	r0, r3
 800178a:	f000 fe33 	bl	80023f4 <CODEC_IO_Write>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	4413      	add	r3, r2
 8001796:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8001798:	89fb      	ldrh	r3, [r7, #14]
 800179a:	b2db      	uxtb	r3, r3
 800179c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80017a0:	2103      	movs	r1, #3
 80017a2:	4618      	mov	r0, r3
 80017a4:	f000 fe26 	bl	80023f4 <CODEC_IO_Write>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	4413      	add	r3, r2
 80017b0:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 80017b2:	89fb      	ldrh	r3, [r7, #14]
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2200      	movs	r2, #0
 80017b8:	2122      	movs	r1, #34	@ 0x22
 80017ba:	4618      	mov	r0, r3
 80017bc:	f000 fe1a 	bl	80023f4 <CODEC_IO_Write>
 80017c0:	4603      	mov	r3, r0
 80017c2:	461a      	mov	r2, r3
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	4413      	add	r3, r2
 80017c8:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 80017ca:	89fb      	ldrh	r3, [r7, #14]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2200      	movs	r2, #0
 80017d0:	2123      	movs	r1, #35	@ 0x23
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 fe0e 	bl	80023f4 <CODEC_IO_Write>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	4413      	add	r3, r2
 80017e0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 80017e2:	89fb      	ldrh	r3, [r7, #14]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80017ea:	2136      	movs	r1, #54	@ 0x36
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 fe01 	bl	80023f4 <CODEC_IO_Write>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	4413      	add	r3, r2
 80017fa:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 80017fc:	89fb      	ldrh	r3, [r7, #14]
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	f243 0203 	movw	r2, #12291	@ 0x3003
 8001804:	2101      	movs	r1, #1
 8001806:	4618      	mov	r0, r3
 8001808:	f000 fdf4 	bl	80023f4 <CODEC_IO_Write>
 800180c:	4603      	mov	r3, r0
 800180e:	461a      	mov	r2, r3
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	4413      	add	r3, r2
 8001814:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8001816:	8afb      	ldrh	r3, [r7, #22]
 8001818:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800181c:	d10d      	bne.n	800183a <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 800181e:	89fb      	ldrh	r3, [r7, #14]
 8001820:	b2db      	uxtb	r3, r3
 8001822:	f240 2205 	movw	r2, #517	@ 0x205
 8001826:	2151      	movs	r1, #81	@ 0x51
 8001828:	4618      	mov	r0, r3
 800182a:	f000 fde3 	bl	80023f4 <CODEC_IO_Write>
 800182e:	4603      	mov	r3, r0
 8001830:	461a      	mov	r2, r3
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	4413      	add	r3, r2
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	e00b      	b.n	8001852 <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 800183a:	89fb      	ldrh	r3, [r7, #14]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2205      	movs	r2, #5
 8001840:	2151      	movs	r1, #81	@ 0x51
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fdd6 	bl	80023f4 <CODEC_IO_Write>
 8001848:	4603      	mov	r3, r0
 800184a:	461a      	mov	r2, r3
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	4413      	add	r3, r2
 8001850:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8001852:	8b7b      	ldrh	r3, [r7, #26]
 8001854:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8001858:	f043 0303 	orr.w	r3, r3, #3
 800185c:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 800185e:	89fb      	ldrh	r3, [r7, #14]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	8b7a      	ldrh	r2, [r7, #26]
 8001864:	2101      	movs	r1, #1
 8001866:	4618      	mov	r0, r3
 8001868:	f000 fdc4 	bl	80023f4 <CODEC_IO_Write>
 800186c:	4603      	mov	r3, r0
 800186e:	461a      	mov	r2, r3
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	4413      	add	r3, r2
 8001874:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8001876:	89fb      	ldrh	r3, [r7, #14]
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2222      	movs	r2, #34	@ 0x22
 800187c:	2160      	movs	r1, #96	@ 0x60
 800187e:	4618      	mov	r0, r3
 8001880:	f000 fdb8 	bl	80023f4 <CODEC_IO_Write>
 8001884:	4603      	mov	r3, r0
 8001886:	461a      	mov	r2, r3
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	4413      	add	r3, r2
 800188c:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 800188e:	89fb      	ldrh	r3, [r7, #14]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8001896:	214c      	movs	r1, #76	@ 0x4c
 8001898:	4618      	mov	r0, r3
 800189a:	f000 fdab 	bl	80023f4 <CODEC_IO_Write>
 800189e:	4603      	mov	r3, r0
 80018a0:	461a      	mov	r2, r3
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	4413      	add	r3, r2
 80018a6:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 80018a8:	200f      	movs	r0, #15
 80018aa:	f000 ff79 	bl	80027a0 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 80018ae:	89fb      	ldrh	r3, [r7, #14]
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2201      	movs	r2, #1
 80018b4:	212d      	movs	r1, #45	@ 0x2d
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 fd9c 	bl	80023f4 <CODEC_IO_Write>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	4413      	add	r3, r2
 80018c4:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 80018c6:	89fb      	ldrh	r3, [r7, #14]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2201      	movs	r2, #1
 80018cc:	212e      	movs	r1, #46	@ 0x2e
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 fd90 	bl	80023f4 <CODEC_IO_Write>
 80018d4:	4603      	mov	r3, r0
 80018d6:	461a      	mov	r2, r3
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	4413      	add	r3, r2
 80018dc:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 80018de:	89fb      	ldrh	r3, [r7, #14]
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	f44f 724c 	mov.w	r2, #816	@ 0x330
 80018e6:	2103      	movs	r1, #3
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 fd83 	bl	80023f4 <CODEC_IO_Write>
 80018ee:	4603      	mov	r3, r0
 80018f0:	461a      	mov	r2, r3
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	4413      	add	r3, r2
 80018f6:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 80018f8:	89fb      	ldrh	r3, [r7, #14]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2233      	movs	r2, #51	@ 0x33
 80018fe:	2154      	movs	r1, #84	@ 0x54
 8001900:	4618      	mov	r0, r3
 8001902:	f000 fd77 	bl	80023f4 <CODEC_IO_Write>
 8001906:	4603      	mov	r3, r0
 8001908:	461a      	mov	r2, r3
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	4413      	add	r3, r2
 800190e:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8001910:	f240 1001 	movw	r0, #257	@ 0x101
 8001914:	f000 ff44 	bl	80027a0 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8001918:	89fb      	ldrh	r3, [r7, #14]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	22ee      	movs	r2, #238	@ 0xee
 800191e:	2160      	movs	r1, #96	@ 0x60
 8001920:	4618      	mov	r0, r3
 8001922:	f000 fd67 	bl	80023f4 <CODEC_IO_Write>
 8001926:	4603      	mov	r3, r0
 8001928:	461a      	mov	r2, r3
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	4413      	add	r3, r2
 800192e:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8001930:	89fb      	ldrh	r3, [r7, #14]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	22c0      	movs	r2, #192	@ 0xc0
 8001936:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fd5a 	bl	80023f4 <CODEC_IO_Write>
 8001940:	4603      	mov	r3, r0
 8001942:	461a      	mov	r2, r3
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	4413      	add	r3, r2
 8001948:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 800194a:	89fb      	ldrh	r3, [r7, #14]
 800194c:	b2db      	uxtb	r3, r3
 800194e:	22c0      	movs	r2, #192	@ 0xc0
 8001950:	f240 6111 	movw	r1, #1553	@ 0x611
 8001954:	4618      	mov	r0, r3
 8001956:	f000 fd4d 	bl	80023f4 <CODEC_IO_Write>
 800195a:	4603      	mov	r3, r0
 800195c:	461a      	mov	r2, r3
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	4413      	add	r3, r2
 8001962:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8001964:	89fb      	ldrh	r3, [r7, #14]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2210      	movs	r2, #16
 800196a:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800196e:	4618      	mov	r0, r3
 8001970:	f000 fd40 	bl	80023f4 <CODEC_IO_Write>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	4413      	add	r3, r2
 800197c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 800197e:	89fb      	ldrh	r3, [r7, #14]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	22c0      	movs	r2, #192	@ 0xc0
 8001984:	f240 6112 	movw	r1, #1554	@ 0x612
 8001988:	4618      	mov	r0, r3
 800198a:	f000 fd33 	bl	80023f4 <CODEC_IO_Write>
 800198e:	4603      	mov	r3, r0
 8001990:	461a      	mov	r2, r3
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	4413      	add	r3, r2
 8001996:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8001998:	89fb      	ldrh	r3, [r7, #14]
 800199a:	b2db      	uxtb	r3, r3
 800199c:	22c0      	movs	r2, #192	@ 0xc0
 800199e:	f240 6113 	movw	r1, #1555	@ 0x613
 80019a2:	4618      	mov	r0, r3
 80019a4:	f000 fd26 	bl	80023f4 <CODEC_IO_Write>
 80019a8:	4603      	mov	r3, r0
 80019aa:	461a      	mov	r2, r3
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	4413      	add	r3, r2
 80019b0:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80019b2:	89fb      	ldrh	r3, [r7, #14]
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2210      	movs	r2, #16
 80019b8:	f240 4122 	movw	r1, #1058	@ 0x422
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fd19 	bl	80023f4 <CODEC_IO_Write>
 80019c2:	4603      	mov	r3, r0
 80019c4:	461a      	mov	r2, r3
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	4413      	add	r3, r2
 80019ca:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 80019cc:	7afa      	ldrb	r2, [r7, #11]
 80019ce:	89fb      	ldrh	r3, [r7, #14]
 80019d0:	4611      	mov	r1, r2
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 f984 	bl	8001ce0 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 80019d8:	8afb      	ldrh	r3, [r7, #22]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 80a6 	beq.w	8001b2c <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 80019e0:	8afb      	ldrh	r3, [r7, #22]
 80019e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019e6:	d003      	beq.n	80019f0 <wm8994_Init+0xc30>
 80019e8:	8afb      	ldrh	r3, [r7, #22]
 80019ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019ee:	d12b      	bne.n	8001a48 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80019f0:	8b7b      	ldrh	r3, [r7, #26]
 80019f2:	f043 0313 	orr.w	r3, r3, #19
 80019f6:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80019f8:	89fb      	ldrh	r3, [r7, #14]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	8b7a      	ldrh	r2, [r7, #26]
 80019fe:	2101      	movs	r1, #1
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 fcf7 	bl	80023f4 <CODEC_IO_Write>
 8001a06:	4603      	mov	r3, r0
 8001a08:	461a      	mov	r2, r3
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8001a10:	89fb      	ldrh	r3, [r7, #14]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2202      	movs	r2, #2
 8001a16:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f000 fcea 	bl	80023f4 <CODEC_IO_Write>
 8001a20:	4603      	mov	r3, r0
 8001a22:	461a      	mov	r2, r3
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	4413      	add	r3, r2
 8001a28:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8001a2a:	89fb      	ldrh	r3, [r7, #14]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8001a32:	f240 4111 	movw	r1, #1041	@ 0x411
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 fcdc 	bl	80023f4 <CODEC_IO_Write>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	461a      	mov	r2, r3
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	4413      	add	r3, r2
 8001a44:	61fb      	str	r3, [r7, #28]
 8001a46:	e06b      	b.n	8001b20 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8001a48:	8afb      	ldrh	r3, [r7, #22]
 8001a4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a4e:	d139      	bne.n	8001ac4 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8001a50:	8b7b      	ldrh	r3, [r7, #26]
 8001a52:	f043 0313 	orr.w	r3, r3, #19
 8001a56:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8001a58:	89fb      	ldrh	r3, [r7, #14]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	8b7a      	ldrh	r2, [r7, #26]
 8001a5e:	2101      	movs	r1, #1
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 fcc7 	bl	80023f4 <CODEC_IO_Write>
 8001a66:	4603      	mov	r3, r0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8001a70:	89fb      	ldrh	r3, [r7, #14]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2202      	movs	r2, #2
 8001a76:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 fcba 	bl	80023f4 <CODEC_IO_Write>
 8001a80:	4603      	mov	r3, r0
 8001a82:	461a      	mov	r2, r3
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	4413      	add	r3, r2
 8001a88:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8001a8a:	89fb      	ldrh	r3, [r7, #14]
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8001a92:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001a96:	4618      	mov	r0, r3
 8001a98:	f000 fcac 	bl	80023f4 <CODEC_IO_Write>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8001aa6:	89fb      	ldrh	r3, [r7, #14]
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8001aae:	f240 4111 	movw	r1, #1041	@ 0x411
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 fc9e 	bl	80023f4 <CODEC_IO_Write>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	4413      	add	r3, r2
 8001ac0:	61fb      	str	r3, [r7, #28]
 8001ac2:	e02d      	b.n	8001b20 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8001ac4:	8afb      	ldrh	r3, [r7, #22]
 8001ac6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001aca:	d003      	beq.n	8001ad4 <wm8994_Init+0xd14>
 8001acc:	8afb      	ldrh	r3, [r7, #22]
 8001ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ad2:	d125      	bne.n	8001b20 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8001ad4:	89fb      	ldrh	r3, [r7, #14]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	220b      	movs	r2, #11
 8001ada:	2118      	movs	r1, #24
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 fc89 	bl	80023f4 <CODEC_IO_Write>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	4413      	add	r3, r2
 8001aea:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8001aec:	89fb      	ldrh	r3, [r7, #14]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	220b      	movs	r2, #11
 8001af2:	211a      	movs	r1, #26
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fc7d 	bl	80023f4 <CODEC_IO_Write>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	4413      	add	r3, r2
 8001b02:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8001b04:	89fb      	ldrh	r3, [r7, #14]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8001b0c:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 fc6f 	bl	80023f4 <CODEC_IO_Write>
 8001b16:	4603      	mov	r3, r0
 8001b18:	461a      	mov	r2, r3
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8001b20:	7afa      	ldrb	r2, [r7, #11]
 8001b22:	89fb      	ldrh	r3, [r7, #14]
 8001b24:	4611      	mov	r1, r2
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 f8da 	bl	8001ce0 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8001b2c:	69fb      	ldr	r3, [r7, #28]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3720      	adds	r7, #32
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop

08001b38 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001b3c:	f000 fdd2 	bl	80026e4 <AUDIO_IO_DeInit>
}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8001b4e:	f000 fdbf 	bl	80026d0 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8001b52:	88fb      	ldrh	r3, [r7, #6]
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2100      	movs	r1, #0
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f000 fdf5 	bl	8002748 <AUDIO_IO_Read>
 8001b5e:	4603      	mov	r3, r0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	6039      	str	r1, [r7, #0]
 8001b72:	80fb      	strh	r3, [r7, #6]
 8001b74:	4613      	mov	r3, r2
 8001b76:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001b7c:	88fb      	ldrh	r3, [r7, #6]
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f000 f9d1 	bl	8001f28 <wm8994_SetMute>
 8001b86:	4602      	mov	r2, r0
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	2101      	movs	r1, #1
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 f9bc 	bl	8001f28 <wm8994_SetMute>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	2102      	movs	r1, #2
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f000 fc17 	bl	80023f4 <CODEC_IO_Write>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	461a      	mov	r2, r3
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4413      	add	r3, r2
 8001bce:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	4603      	mov	r3, r0
 8001be2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001be8:	88fb      	ldrh	r3, [r7, #6]
 8001bea:	2100      	movs	r1, #0
 8001bec:	4618      	mov	r0, r3
 8001bee:	f000 f99b 	bl	8001f28 <wm8994_SetMute>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	6039      	str	r1, [r7, #0]
 8001c0e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8001c14:	4b31      	ldr	r3, [pc, #196]	@ (8001cdc <wm8994_Stop+0xd8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d05a      	beq.n	8001cd2 <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001c1c:	88fb      	ldrh	r3, [r7, #6]
 8001c1e:	2101      	movs	r1, #1
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 f981 	bl	8001f28 <wm8994_SetMute>
 8001c26:	4602      	mov	r2, r0
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d04e      	beq.n	8001cd2 <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8001c34:	88fb      	ldrh	r3, [r7, #6]
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c3c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001c40:	4618      	mov	r0, r3
 8001c42:	f000 fbd7 	bl	80023f4 <CODEC_IO_Write>
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c58:	f240 4122 	movw	r1, #1058	@ 0x422
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f000 fbc9 	bl	80023f4 <CODEC_IO_Write>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4413      	add	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8001c6c:	88fb      	ldrh	r3, [r7, #6]
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	2200      	movs	r2, #0
 8001c72:	212d      	movs	r1, #45	@ 0x2d
 8001c74:	4618      	mov	r0, r3
 8001c76:	f000 fbbd 	bl	80023f4 <CODEC_IO_Write>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	4413      	add	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8001c84:	88fb      	ldrh	r3, [r7, #6]
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2200      	movs	r2, #0
 8001c8a:	212e      	movs	r1, #46	@ 0x2e
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f000 fbb1 	bl	80023f4 <CODEC_IO_Write>
 8001c92:	4603      	mov	r3, r0
 8001c94:	461a      	mov	r2, r3
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	4413      	add	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8001c9c:	88fb      	ldrh	r3, [r7, #6]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2105      	movs	r1, #5
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 fba5 	bl	80023f4 <CODEC_IO_Write>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 fb99 	bl	80023f4 <CODEC_IO_Write>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4413      	add	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8001ccc:	4b03      	ldr	r3, [pc, #12]	@ (8001cdc <wm8994_Stop+0xd8>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3710      	adds	r7, #16
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000078 	.word	0x20000078

08001ce0 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	460a      	mov	r2, r1
 8001cea:	80fb      	strh	r3, [r7, #6]
 8001cec:	4613      	mov	r3, r2
 8001cee:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001cf4:	797b      	ldrb	r3, [r7, #5]
 8001cf6:	2b64      	cmp	r3, #100	@ 0x64
 8001cf8:	d80b      	bhi.n	8001d12 <wm8994_SetVolume+0x32>
 8001cfa:	797a      	ldrb	r2, [r7, #5]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	019b      	lsls	r3, r3, #6
 8001d00:	1a9b      	subs	r3, r3, r2
 8001d02:	4a86      	ldr	r2, [pc, #536]	@ (8001f1c <wm8994_SetVolume+0x23c>)
 8001d04:	fb82 1203 	smull	r1, r2, r2, r3
 8001d08:	1152      	asrs	r2, r2, #5
 8001d0a:	17db      	asrs	r3, r3, #31
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	e000      	b.n	8001d14 <wm8994_SetVolume+0x34>
 8001d12:	2364      	movs	r3, #100	@ 0x64
 8001d14:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8001d16:	4b82      	ldr	r3, [pc, #520]	@ (8001f20 <wm8994_SetVolume+0x240>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f000 809b 	beq.w	8001e56 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8001d20:	7afb      	ldrb	r3, [r7, #11]
 8001d22:	2b3e      	cmp	r3, #62	@ 0x3e
 8001d24:	d93d      	bls.n	8001da2 <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 f8fc 	bl	8001f28 <wm8994_SetMute>
 8001d30:	4602      	mov	r2, r0
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4413      	add	r3, r2
 8001d36:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8001d38:	88fb      	ldrh	r3, [r7, #6]
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	f240 127f 	movw	r2, #383	@ 0x17f
 8001d40:	211c      	movs	r1, #28
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 fb56 	bl	80023f4 <CODEC_IO_Write>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4413      	add	r3, r2
 8001d50:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8001d52:	88fb      	ldrh	r3, [r7, #6]
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	f240 127f 	movw	r2, #383	@ 0x17f
 8001d5a:	211d      	movs	r1, #29
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f000 fb49 	bl	80023f4 <CODEC_IO_Write>
 8001d62:	4603      	mov	r3, r0
 8001d64:	461a      	mov	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4413      	add	r3, r2
 8001d6a:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8001d6c:	88fb      	ldrh	r3, [r7, #6]
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	f240 127f 	movw	r2, #383	@ 0x17f
 8001d74:	2126      	movs	r1, #38	@ 0x26
 8001d76:	4618      	mov	r0, r3
 8001d78:	f000 fb3c 	bl	80023f4 <CODEC_IO_Write>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4413      	add	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	f240 127f 	movw	r2, #383	@ 0x17f
 8001d8e:	2127      	movs	r1, #39	@ 0x27
 8001d90:	4618      	mov	r0, r3
 8001d92:	f000 fb2f 	bl	80023f4 <CODEC_IO_Write>
 8001d96:	4603      	mov	r3, r0
 8001d98:	461a      	mov	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	e059      	b.n	8001e56 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 8001da2:	797b      	ldrb	r3, [r7, #5]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d109      	bne.n	8001dbc <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001da8:	88fb      	ldrh	r3, [r7, #6]
 8001daa:	2101      	movs	r1, #1
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 f8bb 	bl	8001f28 <wm8994_SetMute>
 8001db2:	4602      	mov	r2, r0
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	4413      	add	r3, r2
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	e04c      	b.n	8001e56 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001dbc:	88fb      	ldrh	r3, [r7, #6]
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 f8b1 	bl	8001f28 <wm8994_SetMute>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	4413      	add	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8001dce:	88fb      	ldrh	r3, [r7, #6]
 8001dd0:	b2d8      	uxtb	r0, r3
 8001dd2:	7afb      	ldrb	r3, [r7, #11]
 8001dd4:	b21b      	sxth	r3, r3
 8001dd6:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8001dda:	b21b      	sxth	r3, r3
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	211c      	movs	r1, #28
 8001de2:	f000 fb07 	bl	80023f4 <CODEC_IO_Write>
 8001de6:	4603      	mov	r3, r0
 8001de8:	461a      	mov	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4413      	add	r3, r2
 8001dee:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8001df0:	88fb      	ldrh	r3, [r7, #6]
 8001df2:	b2d8      	uxtb	r0, r3
 8001df4:	7afb      	ldrb	r3, [r7, #11]
 8001df6:	b21b      	sxth	r3, r3
 8001df8:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	461a      	mov	r2, r3
 8001e02:	211d      	movs	r1, #29
 8001e04:	f000 faf6 	bl	80023f4 <CODEC_IO_Write>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4413      	add	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8001e12:	88fb      	ldrh	r3, [r7, #6]
 8001e14:	b2d8      	uxtb	r0, r3
 8001e16:	7afb      	ldrb	r3, [r7, #11]
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8001e1e:	b21b      	sxth	r3, r3
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	2126      	movs	r1, #38	@ 0x26
 8001e26:	f000 fae5 	bl	80023f4 <CODEC_IO_Write>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	4413      	add	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8001e34:	88fb      	ldrh	r3, [r7, #6]
 8001e36:	b2d8      	uxtb	r0, r3
 8001e38:	7afb      	ldrb	r3, [r7, #11]
 8001e3a:	b21b      	sxth	r3, r3
 8001e3c:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8001e40:	b21b      	sxth	r3, r3
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	461a      	mov	r2, r3
 8001e46:	2127      	movs	r1, #39	@ 0x27
 8001e48:	f000 fad4 	bl	80023f4 <CODEC_IO_Write>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	461a      	mov	r2, r3
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4413      	add	r3, r2
 8001e54:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8001e56:	4b33      	ldr	r3, [pc, #204]	@ (8001f24 <wm8994_SetVolume+0x244>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d059      	beq.n	8001f12 <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8001e5e:	797b      	ldrb	r3, [r7, #5]
 8001e60:	2b63      	cmp	r3, #99	@ 0x63
 8001e62:	d80c      	bhi.n	8001e7e <wm8994_SetVolume+0x19e>
 8001e64:	797a      	ldrb	r2, [r7, #5]
 8001e66:	4613      	mov	r3, r2
 8001e68:	011b      	lsls	r3, r3, #4
 8001e6a:	1a9b      	subs	r3, r3, r2
 8001e6c:	011b      	lsls	r3, r3, #4
 8001e6e:	4a2b      	ldr	r2, [pc, #172]	@ (8001f1c <wm8994_SetVolume+0x23c>)
 8001e70:	fb82 1203 	smull	r1, r2, r2, r3
 8001e74:	1152      	asrs	r2, r2, #5
 8001e76:	17db      	asrs	r3, r3, #31
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	e000      	b.n	8001e80 <wm8994_SetVolume+0x1a0>
 8001e7e:	23ef      	movs	r3, #239	@ 0xef
 8001e80:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8001e82:	88fb      	ldrh	r3, [r7, #6]
 8001e84:	b2d8      	uxtb	r0, r3
 8001e86:	7afb      	ldrb	r3, [r7, #11]
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	461a      	mov	r2, r3
 8001e94:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e98:	f000 faac 	bl	80023f4 <CODEC_IO_Write>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	b2d8      	uxtb	r0, r3
 8001eaa:	7afb      	ldrb	r3, [r7, #11]
 8001eac:	b21b      	sxth	r3, r3
 8001eae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eb2:	b21b      	sxth	r3, r3
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	f240 4101 	movw	r1, #1025	@ 0x401
 8001ebc:	f000 fa9a 	bl	80023f4 <CODEC_IO_Write>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8001eca:	88fb      	ldrh	r3, [r7, #6]
 8001ecc:	b2d8      	uxtb	r0, r3
 8001ece:	7afb      	ldrb	r3, [r7, #11]
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed6:	b21b      	sxth	r3, r3
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	461a      	mov	r2, r3
 8001edc:	f240 4104 	movw	r1, #1028	@ 0x404
 8001ee0:	f000 fa88 	bl	80023f4 <CODEC_IO_Write>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4413      	add	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	b2d8      	uxtb	r0, r3
 8001ef2:	7afb      	ldrb	r3, [r7, #11]
 8001ef4:	b21b      	sxth	r3, r3
 8001ef6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001efa:	b21b      	sxth	r3, r3
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	461a      	mov	r2, r3
 8001f00:	f240 4105 	movw	r1, #1029	@ 0x405
 8001f04:	f000 fa76 	bl	80023f4 <CODEC_IO_Write>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001f12:	68fb      	ldr	r3, [r7, #12]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	51eb851f 	.word	0x51eb851f
 8001f20:	20000078 	.word	0x20000078
 8001f24:	2000007c 	.word	0x2000007c

08001f28 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8001f38:	4b21      	ldr	r3, [pc, #132]	@ (8001fc0 <wm8994_SetMute+0x98>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d039      	beq.n	8001fb4 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d11c      	bne.n	8001f80 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8001f46:	88fb      	ldrh	r3, [r7, #6]
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f4e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 fa4e 	bl	80023f4 <CODEC_IO_Write>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4413      	add	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8001f62:	88fb      	ldrh	r3, [r7, #6]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f6a:	f240 4122 	movw	r1, #1058	@ 0x422
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 fa40 	bl	80023f4 <CODEC_IO_Write>
 8001f74:	4603      	mov	r3, r0
 8001f76:	461a      	mov	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	e019      	b.n	8001fb4 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8001f80:	88fb      	ldrh	r3, [r7, #6]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	2210      	movs	r2, #16
 8001f86:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 fa32 	bl	80023f4 <CODEC_IO_Write>
 8001f90:	4603      	mov	r3, r0
 8001f92:	461a      	mov	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	4413      	add	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8001f9a:	88fb      	ldrh	r3, [r7, #6]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2210      	movs	r2, #16
 8001fa0:	f240 4122 	movw	r1, #1058	@ 0x422
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 fa25 	bl	80023f4 <CODEC_IO_Write>
 8001faa:	4603      	mov	r3, r0
 8001fac:	461a      	mov	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000078 	.word	0x20000078

08001fc4 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	460a      	mov	r2, r1
 8001fce:	80fb      	strh	r3, [r7, #6]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001fd8:	797b      	ldrb	r3, [r7, #5]
 8001fda:	2b03      	cmp	r3, #3
 8001fdc:	f000 808c 	beq.w	80020f8 <wm8994_SetOutputMode+0x134>
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	f300 80cb 	bgt.w	800217c <wm8994_SetOutputMode+0x1b8>
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d002      	beq.n	8001ff0 <wm8994_SetOutputMode+0x2c>
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d042      	beq.n	8002074 <wm8994_SetOutputMode+0xb0>
 8001fee:	e0c5      	b.n	800217c <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8001ff0:	88fb      	ldrh	r3, [r7, #6]
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8001ff8:	2105      	movs	r1, #5
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 f9fa 	bl	80023f4 <CODEC_IO_Write>
 8002000:	4603      	mov	r3, r0
 8002002:	461a      	mov	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	4413      	add	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800200a:	88fb      	ldrh	r3, [r7, #6]
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2200      	movs	r2, #0
 8002010:	f240 6101 	movw	r1, #1537	@ 0x601
 8002014:	4618      	mov	r0, r3
 8002016:	f000 f9ed 	bl	80023f4 <CODEC_IO_Write>
 800201a:	4603      	mov	r3, r0
 800201c:	461a      	mov	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	4413      	add	r3, r2
 8002022:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8002024:	88fb      	ldrh	r3, [r7, #6]
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2200      	movs	r2, #0
 800202a:	f240 6102 	movw	r1, #1538	@ 0x602
 800202e:	4618      	mov	r0, r3
 8002030:	f000 f9e0 	bl	80023f4 <CODEC_IO_Write>
 8002034:	4603      	mov	r3, r0
 8002036:	461a      	mov	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4413      	add	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800203e:	88fb      	ldrh	r3, [r7, #6]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2202      	movs	r2, #2
 8002044:	f240 6104 	movw	r1, #1540	@ 0x604
 8002048:	4618      	mov	r0, r3
 800204a:	f000 f9d3 	bl	80023f4 <CODEC_IO_Write>
 800204e:	4603      	mov	r3, r0
 8002050:	461a      	mov	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4413      	add	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8002058:	88fb      	ldrh	r3, [r7, #6]
 800205a:	b2db      	uxtb	r3, r3
 800205c:	2202      	movs	r2, #2
 800205e:	f240 6105 	movw	r1, #1541	@ 0x605
 8002062:	4618      	mov	r0, r3
 8002064:	f000 f9c6 	bl	80023f4 <CODEC_IO_Write>
 8002068:	4603      	mov	r3, r0
 800206a:	461a      	mov	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4413      	add	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
    break;
 8002072:	e0c5      	b.n	8002200 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002074:	88fb      	ldrh	r3, [r7, #6]
 8002076:	b2db      	uxtb	r3, r3
 8002078:	f240 3203 	movw	r2, #771	@ 0x303
 800207c:	2105      	movs	r1, #5
 800207e:	4618      	mov	r0, r3
 8002080:	f000 f9b8 	bl	80023f4 <CODEC_IO_Write>
 8002084:	4603      	mov	r3, r0
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800208e:	88fb      	ldrh	r3, [r7, #6]
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2201      	movs	r2, #1
 8002094:	f240 6101 	movw	r1, #1537	@ 0x601
 8002098:	4618      	mov	r0, r3
 800209a:	f000 f9ab 	bl	80023f4 <CODEC_IO_Write>
 800209e:	4603      	mov	r3, r0
 80020a0:	461a      	mov	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4413      	add	r3, r2
 80020a6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80020a8:	88fb      	ldrh	r3, [r7, #6]
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	2201      	movs	r2, #1
 80020ae:	f240 6102 	movw	r1, #1538	@ 0x602
 80020b2:	4618      	mov	r0, r3
 80020b4:	f000 f99e 	bl	80023f4 <CODEC_IO_Write>
 80020b8:	4603      	mov	r3, r0
 80020ba:	461a      	mov	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4413      	add	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80020c2:	88fb      	ldrh	r3, [r7, #6]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2200      	movs	r2, #0
 80020c8:	f240 6104 	movw	r1, #1540	@ 0x604
 80020cc:	4618      	mov	r0, r3
 80020ce:	f000 f991 	bl	80023f4 <CODEC_IO_Write>
 80020d2:	4603      	mov	r3, r0
 80020d4:	461a      	mov	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	4413      	add	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80020dc:	88fb      	ldrh	r3, [r7, #6]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2200      	movs	r2, #0
 80020e2:	f240 6105 	movw	r1, #1541	@ 0x605
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 f984 	bl	80023f4 <CODEC_IO_Write>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4413      	add	r3, r2
 80020f4:	60fb      	str	r3, [r7, #12]
    break;
 80020f6:	e083      	b.n	8002200 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80020f8:	88fb      	ldrh	r3, [r7, #6]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8002100:	2105      	movs	r1, #5
 8002102:	4618      	mov	r0, r3
 8002104:	f000 f976 	bl	80023f4 <CODEC_IO_Write>
 8002108:	4603      	mov	r3, r0
 800210a:	461a      	mov	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	4413      	add	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002112:	88fb      	ldrh	r3, [r7, #6]
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2201      	movs	r2, #1
 8002118:	f240 6101 	movw	r1, #1537	@ 0x601
 800211c:	4618      	mov	r0, r3
 800211e:	f000 f969 	bl	80023f4 <CODEC_IO_Write>
 8002122:	4603      	mov	r3, r0
 8002124:	461a      	mov	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	4413      	add	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2201      	movs	r2, #1
 8002132:	f240 6102 	movw	r1, #1538	@ 0x602
 8002136:	4618      	mov	r0, r3
 8002138:	f000 f95c 	bl	80023f4 <CODEC_IO_Write>
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4413      	add	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002146:	88fb      	ldrh	r3, [r7, #6]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2202      	movs	r2, #2
 800214c:	f240 6104 	movw	r1, #1540	@ 0x604
 8002150:	4618      	mov	r0, r3
 8002152:	f000 f94f 	bl	80023f4 <CODEC_IO_Write>
 8002156:	4603      	mov	r3, r0
 8002158:	461a      	mov	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4413      	add	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8002160:	88fb      	ldrh	r3, [r7, #6]
 8002162:	b2db      	uxtb	r3, r3
 8002164:	2202      	movs	r2, #2
 8002166:	f240 6105 	movw	r1, #1541	@ 0x605
 800216a:	4618      	mov	r0, r3
 800216c:	f000 f942 	bl	80023f4 <CODEC_IO_Write>
 8002170:	4603      	mov	r3, r0
 8002172:	461a      	mov	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4413      	add	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]
    break;
 800217a:	e041      	b.n	8002200 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800217c:	88fb      	ldrh	r3, [r7, #6]
 800217e:	b2db      	uxtb	r3, r3
 8002180:	f240 3203 	movw	r2, #771	@ 0x303
 8002184:	2105      	movs	r1, #5
 8002186:	4618      	mov	r0, r3
 8002188:	f000 f934 	bl	80023f4 <CODEC_IO_Write>
 800218c:	4603      	mov	r3, r0
 800218e:	461a      	mov	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4413      	add	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002196:	88fb      	ldrh	r3, [r7, #6]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2201      	movs	r2, #1
 800219c:	f240 6101 	movw	r1, #1537	@ 0x601
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 f927 	bl	80023f4 <CODEC_IO_Write>
 80021a6:	4603      	mov	r3, r0
 80021a8:	461a      	mov	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4413      	add	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80021b0:	88fb      	ldrh	r3, [r7, #6]
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2201      	movs	r2, #1
 80021b6:	f240 6102 	movw	r1, #1538	@ 0x602
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 f91a 	bl	80023f4 <CODEC_IO_Write>
 80021c0:	4603      	mov	r3, r0
 80021c2:	461a      	mov	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4413      	add	r3, r2
 80021c8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80021ca:	88fb      	ldrh	r3, [r7, #6]
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2200      	movs	r2, #0
 80021d0:	f240 6104 	movw	r1, #1540	@ 0x604
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 f90d 	bl	80023f4 <CODEC_IO_Write>
 80021da:	4603      	mov	r3, r0
 80021dc:	461a      	mov	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4413      	add	r3, r2
 80021e2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80021e4:	88fb      	ldrh	r3, [r7, #6]
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2200      	movs	r2, #0
 80021ea:	f240 6105 	movw	r1, #1541	@ 0x605
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 f900 	bl	80023f4 <CODEC_IO_Write>
 80021f4:	4603      	mov	r3, r0
 80021f6:	461a      	mov	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4413      	add	r3, r2
 80021fc:	60fb      	str	r3, [r7, #12]
    break;    
 80021fe:	bf00      	nop
  }  
  return counter;
 8002200:	68fb      	ldr	r3, [r7, #12]
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	6039      	str	r1, [r7, #0]
 8002216:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	4a64      	ldr	r2, [pc, #400]	@ (80023b0 <wm8994_SetFrequency+0x1a4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d079      	beq.n	8002318 <wm8994_SetFrequency+0x10c>
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	4a62      	ldr	r2, [pc, #392]	@ (80023b0 <wm8994_SetFrequency+0x1a4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	f200 80ad 	bhi.w	8002388 <wm8994_SetFrequency+0x17c>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002234:	4293      	cmp	r3, r2
 8002236:	d061      	beq.n	80022fc <wm8994_SetFrequency+0xf0>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800223e:	4293      	cmp	r3, r2
 8002240:	f200 80a2 	bhi.w	8002388 <wm8994_SetFrequency+0x17c>
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800224a:	4293      	cmp	r3, r2
 800224c:	f000 808e 	beq.w	800236c <wm8994_SetFrequency+0x160>
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002256:	4293      	cmp	r3, r2
 8002258:	f200 8096 	bhi.w	8002388 <wm8994_SetFrequency+0x17c>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002262:	d03d      	beq.n	80022e0 <wm8994_SetFrequency+0xd4>
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800226a:	f200 808d 	bhi.w	8002388 <wm8994_SetFrequency+0x17c>
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	f245 6222 	movw	r2, #22050	@ 0x5622
 8002274:	4293      	cmp	r3, r2
 8002276:	d06b      	beq.n	8002350 <wm8994_SetFrequency+0x144>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	f245 6222 	movw	r2, #22050	@ 0x5622
 800227e:	4293      	cmp	r3, r2
 8002280:	f200 8082 	bhi.w	8002388 <wm8994_SetFrequency+0x17c>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800228a:	d01b      	beq.n	80022c4 <wm8994_SetFrequency+0xb8>
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8002292:	d879      	bhi.n	8002388 <wm8994_SetFrequency+0x17c>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800229a:	d005      	beq.n	80022a8 <wm8994_SetFrequency+0x9c>
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d046      	beq.n	8002334 <wm8994_SetFrequency+0x128>
 80022a6:	e06f      	b.n	8002388 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80022a8:	88fb      	ldrh	r3, [r7, #6]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2203      	movs	r2, #3
 80022ae:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f89e 	bl	80023f4 <CODEC_IO_Write>
 80022b8:	4603      	mov	r3, r0
 80022ba:	461a      	mov	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4413      	add	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
    break;
 80022c2:	e06f      	b.n	80023a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2233      	movs	r2, #51	@ 0x33
 80022ca:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80022ce:	4618      	mov	r0, r3
 80022d0:	f000 f890 	bl	80023f4 <CODEC_IO_Write>
 80022d4:	4603      	mov	r3, r0
 80022d6:	461a      	mov	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4413      	add	r3, r2
 80022dc:	60fb      	str	r3, [r7, #12]
    break;
 80022de:	e061      	b.n	80023a4 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80022e0:	88fb      	ldrh	r3, [r7, #6]
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2263      	movs	r2, #99	@ 0x63
 80022e6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f882 	bl	80023f4 <CODEC_IO_Write>
 80022f0:	4603      	mov	r3, r0
 80022f2:	461a      	mov	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4413      	add	r3, r2
 80022f8:	60fb      	str	r3, [r7, #12]
    break;
 80022fa:	e053      	b.n	80023a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80022fc:	88fb      	ldrh	r3, [r7, #6]
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	2283      	movs	r2, #131	@ 0x83
 8002302:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002306:	4618      	mov	r0, r3
 8002308:	f000 f874 	bl	80023f4 <CODEC_IO_Write>
 800230c:	4603      	mov	r3, r0
 800230e:	461a      	mov	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	4413      	add	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]
    break;
 8002316:	e045      	b.n	80023a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8002318:	88fb      	ldrh	r3, [r7, #6]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	22a3      	movs	r2, #163	@ 0xa3
 800231e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002322:	4618      	mov	r0, r3
 8002324:	f000 f866 	bl	80023f4 <CODEC_IO_Write>
 8002328:	4603      	mov	r3, r0
 800232a:	461a      	mov	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4413      	add	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]
    break;
 8002332:	e037      	b.n	80023a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2213      	movs	r2, #19
 800233a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f858 	bl	80023f4 <CODEC_IO_Write>
 8002344:	4603      	mov	r3, r0
 8002346:	461a      	mov	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4413      	add	r3, r2
 800234c:	60fb      	str	r3, [r7, #12]
    break;
 800234e:	e029      	b.n	80023a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8002350:	88fb      	ldrh	r3, [r7, #6]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	2243      	movs	r2, #67	@ 0x43
 8002356:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f84a 	bl	80023f4 <CODEC_IO_Write>
 8002360:	4603      	mov	r3, r0
 8002362:	461a      	mov	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4413      	add	r3, r2
 8002368:	60fb      	str	r3, [r7, #12]
    break;
 800236a:	e01b      	b.n	80023a4 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 800236c:	88fb      	ldrh	r3, [r7, #6]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2273      	movs	r2, #115	@ 0x73
 8002372:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002376:	4618      	mov	r0, r3
 8002378:	f000 f83c 	bl	80023f4 <CODEC_IO_Write>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4413      	add	r3, r2
 8002384:	60fb      	str	r3, [r7, #12]
    break; 
 8002386:	e00d      	b.n	80023a4 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8002388:	88fb      	ldrh	r3, [r7, #6]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2283      	movs	r2, #131	@ 0x83
 800238e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002392:	4618      	mov	r0, r3
 8002394:	f000 f82e 	bl	80023f4 <CODEC_IO_Write>
 8002398:	4603      	mov	r3, r0
 800239a:	461a      	mov	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
    break; 
 80023a2:	bf00      	nop
  }
  return counter;
 80023a4:	68fb      	ldr	r3, [r7, #12]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	00017700 	.word	0x00017700

080023b4 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2200      	movs	r2, #0
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f812 	bl	80023f4 <CODEC_IO_Write>
 80023d0:	4603      	mov	r3, r0
 80023d2:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 80023d4:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <wm8994_Reset+0x38>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 80023da:	4b05      	ldr	r3, [pc, #20]	@ (80023f0 <wm8994_Reset+0x3c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

  return counter;
 80023e0:	68fb      	ldr	r3, [r7, #12]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000078 	.word	0x20000078
 80023f0:	2000007c 	.word	0x2000007c

080023f4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
 80023fe:	460b      	mov	r3, r1
 8002400:	80bb      	strh	r3, [r7, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8002406:	2300      	movs	r3, #0
 8002408:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 800240a:	887a      	ldrh	r2, [r7, #2]
 800240c:	88b9      	ldrh	r1, [r7, #4]
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	4618      	mov	r0, r3
 8002412:	f000 f96f 	bl	80026f4 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	b2db      	uxtb	r3, r3
}
 800241a:	4618      	mov	r0, r3
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
	...

08002424 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08c      	sub	sp, #48	@ 0x30
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4a51      	ldr	r2, [pc, #324]	@ (8002574 <I2Cx_MspInit+0x150>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d14d      	bne.n	80024d0 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002434:	4b50      	ldr	r3, [pc, #320]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002438:	4a4f      	ldr	r2, [pc, #316]	@ (8002578 <I2Cx_MspInit+0x154>)
 800243a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800243e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002440:	4b4d      	ldr	r3, [pc, #308]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002448:	61bb      	str	r3, [r7, #24]
 800244a:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002450:	2312      	movs	r3, #18
 8002452:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002458:	2302      	movs	r3, #2
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 800245c:	2304      	movs	r3, #4
 800245e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002460:	f107 031c 	add.w	r3, r7, #28
 8002464:	4619      	mov	r1, r3
 8002466:	4845      	ldr	r0, [pc, #276]	@ (800257c <I2Cx_MspInit+0x158>)
 8002468:	f002 f89c 	bl	80045a4 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800246c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002470:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002472:	f107 031c 	add.w	r3, r7, #28
 8002476:	4619      	mov	r1, r3
 8002478:	4840      	ldr	r0, [pc, #256]	@ (800257c <I2Cx_MspInit+0x158>)
 800247a:	f002 f893 	bl	80045a4 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800247e:	4b3e      	ldr	r3, [pc, #248]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	4a3d      	ldr	r2, [pc, #244]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002484:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002488:	6413      	str	r3, [r2, #64]	@ 0x40
 800248a:	4b3b      	ldr	r3, [pc, #236]	@ (8002578 <I2Cx_MspInit+0x154>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8002496:	4b38      	ldr	r3, [pc, #224]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	4a37      	ldr	r2, [pc, #220]	@ (8002578 <I2Cx_MspInit+0x154>)
 800249c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024a0:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80024a2:	4b35      	ldr	r3, [pc, #212]	@ (8002578 <I2Cx_MspInit+0x154>)
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	4a34      	ldr	r2, [pc, #208]	@ (8002578 <I2Cx_MspInit+0x154>)
 80024a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024ac:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80024ae:	2200      	movs	r2, #0
 80024b0:	210f      	movs	r1, #15
 80024b2:	2048      	movs	r0, #72	@ 0x48
 80024b4:	f001 fad7 	bl	8003a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80024b8:	2048      	movs	r0, #72	@ 0x48
 80024ba:	f001 faf0 	bl	8003a9e <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80024be:	2200      	movs	r2, #0
 80024c0:	210f      	movs	r1, #15
 80024c2:	2049      	movs	r0, #73	@ 0x49
 80024c4:	f001 facf 	bl	8003a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80024c8:	2049      	movs	r0, #73	@ 0x49
 80024ca:	f001 fae8 	bl	8003a9e <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80024ce:	e04d      	b.n	800256c <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80024d0:	4b29      	ldr	r3, [pc, #164]	@ (8002578 <I2Cx_MspInit+0x154>)
 80024d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d4:	4a28      	ldr	r2, [pc, #160]	@ (8002578 <I2Cx_MspInit+0x154>)
 80024d6:	f043 0302 	orr.w	r3, r3, #2
 80024da:	6313      	str	r3, [r2, #48]	@ 0x30
 80024dc:	4b26      	ldr	r3, [pc, #152]	@ (8002578 <I2Cx_MspInit+0x154>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	613b      	str	r3, [r7, #16]
 80024e6:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80024e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024ec:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80024ee:	2312      	movs	r3, #18
 80024f0:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80024f6:	2302      	movs	r3, #2
 80024f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80024fa:	2304      	movs	r3, #4
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80024fe:	f107 031c 	add.w	r3, r7, #28
 8002502:	4619      	mov	r1, r3
 8002504:	481e      	ldr	r0, [pc, #120]	@ (8002580 <I2Cx_MspInit+0x15c>)
 8002506:	f002 f84d 	bl	80045a4 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800250a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800250e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002510:	f107 031c 	add.w	r3, r7, #28
 8002514:	4619      	mov	r1, r3
 8002516:	481a      	ldr	r0, [pc, #104]	@ (8002580 <I2Cx_MspInit+0x15c>)
 8002518:	f002 f844 	bl	80045a4 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800251c:	4b16      	ldr	r3, [pc, #88]	@ (8002578 <I2Cx_MspInit+0x154>)
 800251e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002520:	4a15      	ldr	r2, [pc, #84]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002522:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002526:	6413      	str	r3, [r2, #64]	@ 0x40
 8002528:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <I2Cx_MspInit+0x154>)
 800252a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002530:	60fb      	str	r3, [r7, #12]
 8002532:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002534:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	4a0f      	ldr	r2, [pc, #60]	@ (8002578 <I2Cx_MspInit+0x154>)
 800253a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800253e:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002540:	4b0d      	ldr	r3, [pc, #52]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	4a0c      	ldr	r2, [pc, #48]	@ (8002578 <I2Cx_MspInit+0x154>)
 8002546:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800254a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 800254c:	2200      	movs	r2, #0
 800254e:	210f      	movs	r1, #15
 8002550:	201f      	movs	r0, #31
 8002552:	f001 fa88 	bl	8003a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8002556:	201f      	movs	r0, #31
 8002558:	f001 faa1 	bl	8003a9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 800255c:	2200      	movs	r2, #0
 800255e:	210f      	movs	r1, #15
 8002560:	2020      	movs	r0, #32
 8002562:	f001 fa80 	bl	8003a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002566:	2020      	movs	r0, #32
 8002568:	f001 fa99 	bl	8003a9e <HAL_NVIC_EnableIRQ>
}
 800256c:	bf00      	nop
 800256e:	3730      	adds	r7, #48	@ 0x30
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000080 	.word	0x20000080
 8002578:	40023800 	.word	0x40023800
 800257c:	40021c00 	.word	0x40021c00
 8002580:	40020400 	.word	0x40020400

08002584 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f002 fde7 	bl	8005160 <HAL_I2C_GetState>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d125      	bne.n	80025e4 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a14      	ldr	r2, [pc, #80]	@ (80025ec <I2Cx_Init+0x68>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d103      	bne.n	80025a8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a13      	ldr	r2, [pc, #76]	@ (80025f0 <I2Cx_Init+0x6c>)
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	e002      	b.n	80025ae <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a12      	ldr	r2, [pc, #72]	@ (80025f4 <I2Cx_Init+0x70>)
 80025ac:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a11      	ldr	r2, [pc, #68]	@ (80025f8 <I2Cx_Init+0x74>)
 80025b2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff ff23 	bl	8002424 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f002 fab2 	bl	8004b48 <HAL_I2C_Init>
  }
}
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20000080 	.word	0x20000080
 80025f0:	40005c00 	.word	0x40005c00
 80025f4:	40005400 	.word	0x40005400
 80025f8:	40912732 	.word	0x40912732

080025fc <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08a      	sub	sp, #40	@ 0x28
 8002600:	af04      	add	r7, sp, #16
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	4608      	mov	r0, r1
 8002606:	4611      	mov	r1, r2
 8002608:	461a      	mov	r2, r3
 800260a:	4603      	mov	r3, r0
 800260c:	72fb      	strb	r3, [r7, #11]
 800260e:	460b      	mov	r3, r1
 8002610:	813b      	strh	r3, [r7, #8]
 8002612:	4613      	mov	r3, r2
 8002614:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800261a:	7afb      	ldrb	r3, [r7, #11]
 800261c:	b299      	uxth	r1, r3
 800261e:	88f8      	ldrh	r0, [r7, #6]
 8002620:	893a      	ldrh	r2, [r7, #8]
 8002622:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002626:	9302      	str	r3, [sp, #8]
 8002628:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	6a3b      	ldr	r3, [r7, #32]
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	4603      	mov	r3, r0
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f002 fc6e 	bl	8004f14 <HAL_I2C_Mem_Read>
 8002638:	4603      	mov	r3, r0
 800263a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800263c:	7dfb      	ldrb	r3, [r7, #23]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d004      	beq.n	800264c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002642:	7afb      	ldrb	r3, [r7, #11]
 8002644:	4619      	mov	r1, r3
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f832 	bl	80026b0 <I2Cx_Error>
  }
  return status;    
 800264c:	7dfb      	ldrb	r3, [r7, #23]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b08a      	sub	sp, #40	@ 0x28
 800265a:	af04      	add	r7, sp, #16
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	4608      	mov	r0, r1
 8002660:	4611      	mov	r1, r2
 8002662:	461a      	mov	r2, r3
 8002664:	4603      	mov	r3, r0
 8002666:	72fb      	strb	r3, [r7, #11]
 8002668:	460b      	mov	r3, r1
 800266a:	813b      	strh	r3, [r7, #8]
 800266c:	4613      	mov	r3, r2
 800266e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002670:	2300      	movs	r3, #0
 8002672:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002674:	7afb      	ldrb	r3, [r7, #11]
 8002676:	b299      	uxth	r1, r3
 8002678:	88f8      	ldrh	r0, [r7, #6]
 800267a:	893a      	ldrh	r2, [r7, #8]
 800267c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002680:	9302      	str	r3, [sp, #8]
 8002682:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002684:	9301      	str	r3, [sp, #4]
 8002686:	6a3b      	ldr	r3, [r7, #32]
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	4603      	mov	r3, r0
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f002 fb1b 	bl	8004cc8 <HAL_I2C_Mem_Write>
 8002692:	4603      	mov	r3, r0
 8002694:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002696:	7dfb      	ldrb	r3, [r7, #23]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d004      	beq.n	80026a6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800269c:	7afb      	ldrb	r3, [r7, #11]
 800269e:	4619      	mov	r1, r3
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 f805 	bl	80026b0 <I2Cx_Error>
  }
  return status;
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3718      	adds	r7, #24
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f002 fad3 	bl	8004c68 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff ff5e 	bl	8002584 <I2Cx_Init>
}
 80026c8:	bf00      	nop
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80026d4:	4802      	ldr	r0, [pc, #8]	@ (80026e0 <AUDIO_IO_Init+0x10>)
 80026d6:	f7ff ff55 	bl	8002584 <I2Cx_Init>
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20000080 	.word	0x20000080

080026e4 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af02      	add	r7, sp, #8
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
 80026fe:	460b      	mov	r3, r1
 8002700:	80bb      	strh	r3, [r7, #4]
 8002702:	4613      	mov	r3, r2
 8002704:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8002706:	887b      	ldrh	r3, [r7, #2]
 8002708:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 800270a:	89fb      	ldrh	r3, [r7, #14]
 800270c:	0a1b      	lsrs	r3, r3, #8
 800270e:	b29b      	uxth	r3, r3
 8002710:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8002712:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	b21a      	sxth	r2, r3
 800271a:	887b      	ldrh	r3, [r7, #2]
 800271c:	b21b      	sxth	r3, r3
 800271e:	4313      	orrs	r3, r2
 8002720:	b21b      	sxth	r3, r3
 8002722:	b29b      	uxth	r3, r3
 8002724:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8002726:	88ba      	ldrh	r2, [r7, #4]
 8002728:	79f9      	ldrb	r1, [r7, #7]
 800272a:	2302      	movs	r3, #2
 800272c:	9301      	str	r3, [sp, #4]
 800272e:	1cbb      	adds	r3, r7, #2
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	2302      	movs	r3, #2
 8002734:	4803      	ldr	r0, [pc, #12]	@ (8002744 <AUDIO_IO_Write+0x50>)
 8002736:	f7ff ff8e 	bl	8002656 <I2Cx_WriteMultiple>
}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000080 	.word	0x20000080

08002748 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af02      	add	r7, sp, #8
 800274e:	4603      	mov	r3, r0
 8002750:	460a      	mov	r2, r1
 8002752:	71fb      	strb	r3, [r7, #7]
 8002754:	4613      	mov	r3, r2
 8002756:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	81bb      	strh	r3, [r7, #12]
 800275c:	2300      	movs	r3, #0
 800275e:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8002760:	88ba      	ldrh	r2, [r7, #4]
 8002762:	79f9      	ldrb	r1, [r7, #7]
 8002764:	2302      	movs	r3, #2
 8002766:	9301      	str	r3, [sp, #4]
 8002768:	f107 030c 	add.w	r3, r7, #12
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	2302      	movs	r3, #2
 8002770:	480a      	ldr	r0, [pc, #40]	@ (800279c <AUDIO_IO_Read+0x54>)
 8002772:	f7ff ff43 	bl	80025fc <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8002776:	89bb      	ldrh	r3, [r7, #12]
 8002778:	0a1b      	lsrs	r3, r3, #8
 800277a:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 800277c:	89bb      	ldrh	r3, [r7, #12]
 800277e:	b21b      	sxth	r3, r3
 8002780:	021b      	lsls	r3, r3, #8
 8002782:	b21a      	sxth	r2, r3
 8002784:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002788:	4313      	orrs	r3, r2
 800278a:	b21b      	sxth	r3, r3
 800278c:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 800278e:	89fb      	ldrh	r3, [r7, #14]
 8002790:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8002792:	89bb      	ldrh	r3, [r7, #12]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20000080 	.word	0x20000080

080027a0 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f001 f861 	bl	8003870 <HAL_Delay>
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 80027bc:	4b31      	ldr	r3, [pc, #196]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027be:	2228      	movs	r2, #40	@ 0x28
 80027c0:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 80027c2:	4b30      	ldr	r3, [pc, #192]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027c4:	2209      	movs	r2, #9
 80027c6:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80027c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027ca:	2235      	movs	r2, #53	@ 0x35
 80027cc:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80027ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027d0:	220b      	movs	r2, #11
 80027d2:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80027d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027d6:	f240 121b 	movw	r2, #283	@ 0x11b
 80027da:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80027dc:	4b29      	ldr	r3, [pc, #164]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027de:	f240 2215 	movw	r2, #533	@ 0x215
 80027e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 80027e4:	4b27      	ldr	r3, [pc, #156]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027e6:	f240 121d 	movw	r2, #285	@ 0x11d
 80027ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 80027ec:	4b25      	ldr	r3, [pc, #148]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027ee:	f240 2235 	movw	r2, #565	@ 0x235
 80027f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 80027f4:	2100      	movs	r1, #0
 80027f6:	4823      	ldr	r0, [pc, #140]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027f8:	f000 fcb4 	bl	8003164 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 80027fc:	4b21      	ldr	r3, [pc, #132]	@ (8002884 <BSP_LCD_Init+0xcc>)
 80027fe:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8002802:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002804:	4b1f      	ldr	r3, [pc, #124]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002806:	f44f 7288 	mov.w	r2, #272	@ 0x110
 800280a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 800280c:	4b1d      	ldr	r3, [pc, #116]	@ (8002884 <BSP_LCD_Init+0xcc>)
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002814:	4b1b      	ldr	r3, [pc, #108]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 800281c:	4b19      	ldr	r3, [pc, #100]	@ (8002884 <BSP_LCD_Init+0xcc>)
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002824:	4b17      	ldr	r3, [pc, #92]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002826:	2200      	movs	r2, #0
 8002828:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 800282a:	4b16      	ldr	r3, [pc, #88]	@ (8002884 <BSP_LCD_Init+0xcc>)
 800282c:	2200      	movs	r2, #0
 800282e:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002830:	4b14      	ldr	r3, [pc, #80]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002832:	2200      	movs	r2, #0
 8002834:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002836:	4b13      	ldr	r3, [pc, #76]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002838:	2200      	movs	r2, #0
 800283a:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 800283c:	4b11      	ldr	r3, [pc, #68]	@ (8002884 <BSP_LCD_Init+0xcc>)
 800283e:	4a12      	ldr	r2, [pc, #72]	@ (8002888 <BSP_LCD_Init+0xd0>)
 8002840:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002842:	4810      	ldr	r0, [pc, #64]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002844:	f003 f874 	bl	8005930 <HAL_LTDC_GetState>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d103      	bne.n	8002856 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 800284e:	2100      	movs	r1, #0
 8002850:	480c      	ldr	r0, [pc, #48]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002852:	f000 fbad 	bl	8002fb0 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002856:	480b      	ldr	r0, [pc, #44]	@ (8002884 <BSP_LCD_Init+0xcc>)
 8002858:	f002 ff50 	bl	80056fc <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 800285c:	2201      	movs	r2, #1
 800285e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002862:	480a      	ldr	r0, [pc, #40]	@ (800288c <BSP_LCD_Init+0xd4>)
 8002864:	f002 f956 	bl	8004b14 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002868:	2201      	movs	r2, #1
 800286a:	2108      	movs	r1, #8
 800286c:	4808      	ldr	r0, [pc, #32]	@ (8002890 <BSP_LCD_Init+0xd8>)
 800286e:	f002 f951 	bl	8004b14 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002872:	f000 fddb 	bl	800342c <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002876:	4807      	ldr	r0, [pc, #28]	@ (8002894 <BSP_LCD_Init+0xdc>)
 8002878:	f000 f8d8 	bl	8002a2c <BSP_LCD_SetFont>
  
  return LCD_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	200000d0 	.word	0x200000d0
 8002888:	40016800 	.word	0x40016800
 800288c:	40022000 	.word	0x40022000
 8002890:	40022800 	.word	0x40022800
 8002894:	20000034 	.word	0x20000034

08002898 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 800289c:	4b06      	ldr	r3, [pc, #24]	@ (80028b8 <BSP_LCD_GetXSize+0x20>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a06      	ldr	r2, [pc, #24]	@ (80028bc <BSP_LCD_GetXSize+0x24>)
 80028a2:	2134      	movs	r1, #52	@ 0x34
 80028a4:	fb01 f303 	mul.w	r3, r1, r3
 80028a8:	4413      	add	r3, r2
 80028aa:	3360      	adds	r3, #96	@ 0x60
 80028ac:	681b      	ldr	r3, [r3, #0]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	200001b8 	.word	0x200001b8
 80028bc:	200000d0 	.word	0x200000d0

080028c0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 80028c4:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <BSP_LCD_GetYSize+0x20>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a06      	ldr	r2, [pc, #24]	@ (80028e4 <BSP_LCD_GetYSize+0x24>)
 80028ca:	2134      	movs	r1, #52	@ 0x34
 80028cc:	fb01 f303 	mul.w	r3, r1, r3
 80028d0:	4413      	add	r3, r2
 80028d2:	3364      	adds	r3, #100	@ 0x64
 80028d4:	681b      	ldr	r3, [r3, #0]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	200001b8 	.word	0x200001b8
 80028e4:	200000d0 	.word	0x200000d0

080028e8 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b090      	sub	sp, #64	@ 0x40
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	6039      	str	r1, [r7, #0]
 80028f2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80028f8:	f7ff ffce 	bl	8002898 <BSP_LCD_GetXSize>
 80028fc:	4603      	mov	r3, r0
 80028fe:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002904:	f7ff ffdc 	bl	80028c0 <BSP_LCD_GetYSize>
 8002908:	4603      	mov	r3, r0
 800290a:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800290c:	2300      	movs	r3, #0
 800290e:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8002914:	23ff      	movs	r3, #255	@ 0xff
 8002916:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002922:	2300      	movs	r3, #0
 8002924:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002928:	2300      	movs	r3, #0
 800292a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800292e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002932:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002934:	2307      	movs	r3, #7
 8002936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002938:	f7ff ffae 	bl	8002898 <BSP_LCD_GetXSize>
 800293c:	4603      	mov	r3, r0
 800293e:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002940:	f7ff ffbe 	bl	80028c0 <BSP_LCD_GetYSize>
 8002944:	4603      	mov	r3, r0
 8002946:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002948:	88fa      	ldrh	r2, [r7, #6]
 800294a:	f107 030c 	add.w	r3, r7, #12
 800294e:	4619      	mov	r1, r3
 8002950:	4812      	ldr	r0, [pc, #72]	@ (800299c <BSP_LCD_LayerDefaultInit+0xb4>)
 8002952:	f002 ffaf 	bl	80058b4 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002956:	88fa      	ldrh	r2, [r7, #6]
 8002958:	4911      	ldr	r1, [pc, #68]	@ (80029a0 <BSP_LCD_LayerDefaultInit+0xb8>)
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	3304      	adds	r3, #4
 8002966:	f04f 32ff 	mov.w	r2, #4294967295
 800296a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800296c:	88fa      	ldrh	r2, [r7, #6]
 800296e:	490c      	ldr	r1, [pc, #48]	@ (80029a0 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002970:	4613      	mov	r3, r2
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	3308      	adds	r3, #8
 800297c:	4a09      	ldr	r2, [pc, #36]	@ (80029a4 <BSP_LCD_LayerDefaultInit+0xbc>)
 800297e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002980:	88fa      	ldrh	r2, [r7, #6]
 8002982:	4907      	ldr	r1, [pc, #28]	@ (80029a0 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002984:	4613      	mov	r3, r2
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4413      	add	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	440b      	add	r3, r1
 800298e:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8002992:	601a      	str	r2, [r3, #0]
}
 8002994:	bf00      	nop
 8002996:	3740      	adds	r7, #64	@ 0x40
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	200000d0 	.word	0x200000d0
 80029a0:	200001bc 	.word	0x200001bc
 80029a4:	20000034 	.word	0x20000034

080029a8 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80029b0:	4a04      	ldr	r2, [pc, #16]	@ (80029c4 <BSP_LCD_SelectLayer+0x1c>)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6013      	str	r3, [r2, #0]
} 
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	200001b8 	.word	0x200001b8

080029c8 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80029d0:	4b07      	ldr	r3, [pc, #28]	@ (80029f0 <BSP_LCD_SetTextColor+0x28>)
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	4907      	ldr	r1, [pc, #28]	@ (80029f4 <BSP_LCD_SetTextColor+0x2c>)
 80029d6:	4613      	mov	r3, r2
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	440b      	add	r3, r1
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	601a      	str	r2, [r3, #0]
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	200001b8 	.word	0x200001b8
 80029f4:	200001bc 	.word	0x200001bc

080029f8 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002a00:	4b08      	ldr	r3, [pc, #32]	@ (8002a24 <BSP_LCD_SetBackColor+0x2c>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4908      	ldr	r1, [pc, #32]	@ (8002a28 <BSP_LCD_SetBackColor+0x30>)
 8002a06:	4613      	mov	r3, r2
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	4413      	add	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	440b      	add	r3, r1
 8002a10:	3304      	adds	r3, #4
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	601a      	str	r2, [r3, #0]
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	200001b8 	.word	0x200001b8
 8002a28:	200001bc 	.word	0x200001bc

08002a2c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002a34:	4b08      	ldr	r3, [pc, #32]	@ (8002a58 <BSP_LCD_SetFont+0x2c>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4908      	ldr	r1, [pc, #32]	@ (8002a5c <BSP_LCD_SetFont+0x30>)
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	4413      	add	r3, r2
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	440b      	add	r3, r1
 8002a44:	3308      	adds	r3, #8
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	601a      	str	r2, [r3, #0]
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	200001b8 	.word	0x200001b8
 8002a5c:	200001bc 	.word	0x200001bc

08002a60 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002a60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af02      	add	r7, sp, #8
 8002a66:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002a68:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa8 <BSP_LCD_Clear+0x48>)
 8002a6a:	681c      	ldr	r4, [r3, #0]
 8002a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa8 <BSP_LCD_Clear+0x48>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a0e      	ldr	r2, [pc, #56]	@ (8002aac <BSP_LCD_Clear+0x4c>)
 8002a72:	2134      	movs	r1, #52	@ 0x34
 8002a74:	fb01 f303 	mul.w	r3, r1, r3
 8002a78:	4413      	add	r3, r2
 8002a7a:	335c      	adds	r3, #92	@ 0x5c
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	461e      	mov	r6, r3
 8002a80:	f7ff ff0a 	bl	8002898 <BSP_LCD_GetXSize>
 8002a84:	4605      	mov	r5, r0
 8002a86:	f7ff ff1b 	bl	80028c0 <BSP_LCD_GetYSize>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	9301      	str	r3, [sp, #4]
 8002a90:	2300      	movs	r3, #0
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	4613      	mov	r3, r2
 8002a96:	462a      	mov	r2, r5
 8002a98:	4631      	mov	r1, r6
 8002a9a:	4620      	mov	r0, r4
 8002a9c:	f000 fc36 	bl	800330c <LL_FillBuffer>
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002aa8:	200001b8 	.word	0x200001b8
 8002aac:	200000d0 	.word	0x200000d0

08002ab0 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002ab0:	b590      	push	{r4, r7, lr}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	80fb      	strh	r3, [r7, #6]
 8002aba:	460b      	mov	r3, r1
 8002abc:	80bb      	strh	r3, [r7, #4]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b30 <BSP_LCD_DisplayChar+0x80>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	491b      	ldr	r1, [pc, #108]	@ (8002b34 <BSP_LCD_DisplayChar+0x84>)
 8002ac8:	4613      	mov	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4413      	add	r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	3308      	adds	r3, #8
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6819      	ldr	r1, [r3, #0]
 8002ad8:	78fb      	ldrb	r3, [r7, #3]
 8002ada:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002ade:	4b14      	ldr	r3, [pc, #80]	@ (8002b30 <BSP_LCD_DisplayChar+0x80>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	4c14      	ldr	r4, [pc, #80]	@ (8002b34 <BSP_LCD_DisplayChar+0x84>)
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	4413      	add	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4423      	add	r3, r4
 8002aee:	3308      	adds	r3, #8
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002af4:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002af8:	4b0d      	ldr	r3, [pc, #52]	@ (8002b30 <BSP_LCD_DisplayChar+0x80>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	4c0d      	ldr	r4, [pc, #52]	@ (8002b34 <BSP_LCD_DisplayChar+0x84>)
 8002afe:	4613      	mov	r3, r2
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	4413      	add	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4423      	add	r3, r4
 8002b08:	3308      	adds	r3, #8
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	889b      	ldrh	r3, [r3, #4]
 8002b0e:	3307      	adds	r3, #7
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	da00      	bge.n	8002b16 <BSP_LCD_DisplayChar+0x66>
 8002b14:	3307      	adds	r3, #7
 8002b16:	10db      	asrs	r3, r3, #3
 8002b18:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002b1c:	18ca      	adds	r2, r1, r3
 8002b1e:	88b9      	ldrh	r1, [r7, #4]
 8002b20:	88fb      	ldrh	r3, [r7, #6]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 fb3a 	bl	800319c <DrawChar>
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd90      	pop	{r4, r7, pc}
 8002b30:	200001b8 	.word	0x200001b8
 8002b34:	200001bc 	.word	0x200001bc

08002b38 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8002b38:	b5b0      	push	{r4, r5, r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60ba      	str	r2, [r7, #8]
 8002b40:	461a      	mov	r2, r3
 8002b42:	4603      	mov	r3, r0
 8002b44:	81fb      	strh	r3, [r7, #14]
 8002b46:	460b      	mov	r3, r1
 8002b48:	81bb      	strh	r3, [r7, #12]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	83fb      	strh	r3, [r7, #30]
 8002b52:	2300      	movs	r3, #0
 8002b54:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002b56:	2300      	movs	r3, #0
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002b62:	e002      	b.n	8002b6a <BSP_LCD_DisplayStringAt+0x32>
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	3301      	adds	r3, #1
 8002b68:	61bb      	str	r3, [r7, #24]
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	1c5a      	adds	r2, r3, #1
 8002b6e:	617a      	str	r2, [r7, #20]
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1f6      	bne.n	8002b64 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002b76:	f7ff fe8f 	bl	8002898 <BSP_LCD_GetXSize>
 8002b7a:	4601      	mov	r1, r0
 8002b7c:	4b50      	ldr	r3, [pc, #320]	@ (8002cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4850      	ldr	r0, [pc, #320]	@ (8002cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002b82:	4613      	mov	r3, r2
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4413      	add	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4403      	add	r3, r0
 8002b8c:	3308      	adds	r3, #8
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	889b      	ldrh	r3, [r3, #4]
 8002b92:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b96:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	d01c      	beq.n	8002bd8 <BSP_LCD_DisplayStringAt+0xa0>
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	dc33      	bgt.n	8002c0a <BSP_LCD_DisplayStringAt+0xd2>
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d002      	beq.n	8002bac <BSP_LCD_DisplayStringAt+0x74>
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d019      	beq.n	8002bde <BSP_LCD_DisplayStringAt+0xa6>
 8002baa:	e02e      	b.n	8002c0a <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	1ad1      	subs	r1, r2, r3
 8002bb2:	4b43      	ldr	r3, [pc, #268]	@ (8002cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	4843      	ldr	r0, [pc, #268]	@ (8002cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002bb8:	4613      	mov	r3, r2
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4403      	add	r3, r0
 8002bc2:	3308      	adds	r3, #8
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	889b      	ldrh	r3, [r3, #4]
 8002bc8:	fb01 f303 	mul.w	r3, r1, r3
 8002bcc:	085b      	lsrs	r3, r3, #1
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	89fb      	ldrh	r3, [r7, #14]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	83fb      	strh	r3, [r7, #30]
      break;
 8002bd6:	e01b      	b.n	8002c10 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002bd8:	89fb      	ldrh	r3, [r7, #14]
 8002bda:	83fb      	strh	r3, [r7, #30]
      break;
 8002bdc:	e018      	b.n	8002c10 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	b299      	uxth	r1, r3
 8002be6:	4b36      	ldr	r3, [pc, #216]	@ (8002cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	4836      	ldr	r0, [pc, #216]	@ (8002cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002bec:	4613      	mov	r3, r2
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	4413      	add	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4403      	add	r3, r0
 8002bf6:	3308      	adds	r3, #8
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	889b      	ldrh	r3, [r3, #4]
 8002bfc:	fb11 f303 	smulbb	r3, r1, r3
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	89fb      	ldrh	r3, [r7, #14]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	83fb      	strh	r3, [r7, #30]
      break;
 8002c08:	e002      	b.n	8002c10 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8002c0a:	89fb      	ldrh	r3, [r7, #14]
 8002c0c:	83fb      	strh	r3, [r7, #30]
      break;
 8002c0e:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8002c10:	8bfb      	ldrh	r3, [r7, #30]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <BSP_LCD_DisplayStringAt+0xe6>
 8002c16:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	da1d      	bge.n	8002c5a <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002c22:	e01a      	b.n	8002c5a <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	781a      	ldrb	r2, [r3, #0]
 8002c28:	89b9      	ldrh	r1, [r7, #12]
 8002c2a:	8bfb      	ldrh	r3, [r7, #30]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff3f 	bl	8002ab0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8002c32:	4b23      	ldr	r3, [pc, #140]	@ (8002cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	4923      	ldr	r1, [pc, #140]	@ (8002cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002c38:	4613      	mov	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	3308      	adds	r3, #8
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	889a      	ldrh	r2, [r3, #4]
 8002c48:	8bfb      	ldrh	r3, [r7, #30]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	3301      	adds	r3, #1
 8002c52:	60bb      	str	r3, [r7, #8]
    i++;
 8002c54:	8bbb      	ldrh	r3, [r7, #28]
 8002c56:	3301      	adds	r3, #1
 8002c58:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	bf14      	ite	ne
 8002c62:	2301      	movne	r3, #1
 8002c64:	2300      	moveq	r3, #0
 8002c66:	b2dc      	uxtb	r4, r3
 8002c68:	f7ff fe16 	bl	8002898 <BSP_LCD_GetXSize>
 8002c6c:	8bb9      	ldrh	r1, [r7, #28]
 8002c6e:	4b14      	ldr	r3, [pc, #80]	@ (8002cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	4d14      	ldr	r5, [pc, #80]	@ (8002cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002c74:	4613      	mov	r3, r2
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	4413      	add	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	442b      	add	r3, r5
 8002c7e:	3308      	adds	r3, #8
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	889b      	ldrh	r3, [r3, #4]
 8002c84:	fb01 f303 	mul.w	r3, r1, r3
 8002c88:	1ac3      	subs	r3, r0, r3
 8002c8a:	b299      	uxth	r1, r3
 8002c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc0 <BSP_LCD_DisplayStringAt+0x188>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	480c      	ldr	r0, [pc, #48]	@ (8002cc4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002c92:	4613      	mov	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	4413      	add	r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4403      	add	r3, r0
 8002c9c:	3308      	adds	r3, #8
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	889b      	ldrh	r3, [r3, #4]
 8002ca2:	4299      	cmp	r1, r3
 8002ca4:	bf2c      	ite	cs
 8002ca6:	2301      	movcs	r3, #1
 8002ca8:	2300      	movcc	r3, #0
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	4023      	ands	r3, r4
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1b7      	bne.n	8002c24 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	3720      	adds	r7, #32
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	200001b8 	.word	0x200001b8
 8002cc4:	200001bc 	.word	0x200001bc

08002cc8 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002cc8:	b5b0      	push	{r4, r5, r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	603a      	str	r2, [r7, #0]
 8002cd2:	80fb      	strh	r3, [r7, #6]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d50 <BSP_LCD_DrawPixel+0x88>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8002d54 <BSP_LCD_DrawPixel+0x8c>)
 8002cde:	2134      	movs	r1, #52	@ 0x34
 8002ce0:	fb01 f303 	mul.w	r3, r1, r3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	3348      	adds	r3, #72	@ 0x48
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d116      	bne.n	8002d1c <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002cee:	4b18      	ldr	r3, [pc, #96]	@ (8002d50 <BSP_LCD_DrawPixel+0x88>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a18      	ldr	r2, [pc, #96]	@ (8002d54 <BSP_LCD_DrawPixel+0x8c>)
 8002cf4:	2134      	movs	r1, #52	@ 0x34
 8002cf6:	fb01 f303 	mul.w	r3, r1, r3
 8002cfa:	4413      	add	r3, r2
 8002cfc:	335c      	adds	r3, #92	@ 0x5c
 8002cfe:	681c      	ldr	r4, [r3, #0]
 8002d00:	88bd      	ldrh	r5, [r7, #4]
 8002d02:	f7ff fdc9 	bl	8002898 <BSP_LCD_GetXSize>
 8002d06:	4603      	mov	r3, r0
 8002d08:	fb03 f205 	mul.w	r2, r3, r5
 8002d0c:	88fb      	ldrh	r3, [r7, #6]
 8002d0e:	4413      	add	r3, r2
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	4423      	add	r3, r4
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	b292      	uxth	r2, r2
 8002d18:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002d1a:	e015      	b.n	8002d48 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <BSP_LCD_DrawPixel+0x88>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0c      	ldr	r2, [pc, #48]	@ (8002d54 <BSP_LCD_DrawPixel+0x8c>)
 8002d22:	2134      	movs	r1, #52	@ 0x34
 8002d24:	fb01 f303 	mul.w	r3, r1, r3
 8002d28:	4413      	add	r3, r2
 8002d2a:	335c      	adds	r3, #92	@ 0x5c
 8002d2c:	681c      	ldr	r4, [r3, #0]
 8002d2e:	88bd      	ldrh	r5, [r7, #4]
 8002d30:	f7ff fdb2 	bl	8002898 <BSP_LCD_GetXSize>
 8002d34:	4603      	mov	r3, r0
 8002d36:	fb03 f205 	mul.w	r2, r3, r5
 8002d3a:	88fb      	ldrh	r3, [r7, #6]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	4423      	add	r3, r4
 8002d42:	461a      	mov	r2, r3
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	6013      	str	r3, [r2, #0]
}
 8002d48:	bf00      	nop
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d50:	200001b8 	.word	0x200001b8
 8002d54:	200000d0 	.word	0x200000d0

08002d58 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 8002d58:	b590      	push	{r4, r7, lr}
 8002d5a:	b08b      	sub	sp, #44	@ 0x2c
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8002d64:	2300      	movs	r3, #0
 8002d66:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61bb      	str	r3, [r7, #24]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]
 8002d70:	2300      	movs	r3, #0
 8002d72:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8002d74:	2300      	movs	r3, #0
 8002d76:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	330a      	adds	r3, #10
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	330b      	adds	r3, #11
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	021b      	lsls	r3, r3, #8
 8002d88:	441a      	add	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	330c      	adds	r3, #12
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	041b      	lsls	r3, r3, #16
 8002d92:	441a      	add	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	330d      	adds	r3, #13
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	061b      	lsls	r3, r3, #24
 8002d9c:	4413      	add	r3, r2
 8002d9e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3312      	adds	r3, #18
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	461a      	mov	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3313      	adds	r3, #19
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	021b      	lsls	r3, r3, #8
 8002db0:	441a      	add	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	3314      	adds	r3, #20
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	041b      	lsls	r3, r3, #16
 8002dba:	441a      	add	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3315      	adds	r3, #21
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	061b      	lsls	r3, r3, #24
 8002dc4:	4413      	add	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3316      	adds	r3, #22
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3317      	adds	r3, #23
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	021b      	lsls	r3, r3, #8
 8002dd8:	441a      	add	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	3318      	adds	r3, #24
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	041b      	lsls	r3, r3, #16
 8002de2:	441a      	add	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	3319      	adds	r3, #25
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	061b      	lsls	r3, r3, #24
 8002dec:	4413      	add	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	331c      	adds	r3, #28
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	461a      	mov	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	331d      	adds	r3, #29
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	021b      	lsls	r3, r3, #8
 8002e00:	4413      	add	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8002e04:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb4 <BSP_LCD_DrawBitmap+0x15c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a2b      	ldr	r2, [pc, #172]	@ (8002eb8 <BSP_LCD_DrawBitmap+0x160>)
 8002e0a:	2134      	movs	r1, #52	@ 0x34
 8002e0c:	fb01 f303 	mul.w	r3, r1, r3
 8002e10:	4413      	add	r3, r2
 8002e12:	335c      	adds	r3, #92	@ 0x5c
 8002e14:	681c      	ldr	r4, [r3, #0]
 8002e16:	f7ff fd3f 	bl	8002898 <BSP_LCD_GetXSize>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	fb03 f202 	mul.w	r2, r3, r2
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4413      	add	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4423      	add	r3, r4
 8002e2a:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	3b20      	subs	r3, #32
 8002e30:	2b07      	cmp	r3, #7
 8002e32:	d802      	bhi.n	8002e3a <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 8002e34:	2300      	movs	r3, #0
 8002e36:	61fb      	str	r3, [r7, #28]
 8002e38:	e008      	b.n	8002e4c <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	3b10      	subs	r3, #16
 8002e3e:	2b07      	cmp	r3, #7
 8002e40:	d802      	bhi.n	8002e48 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 8002e42:	2302      	movs	r3, #2
 8002e44:	61fb      	str	r3, [r7, #28]
 8002e46:	e001      	b.n	8002e4c <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	fb02 f303 	mul.w	r3, r2, r3
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	08d2      	lsrs	r2, r2, #3
 8002e5a:	fb03 f202 	mul.w	r2, r3, r2
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	4413      	add	r3, r2
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8002e68:	2300      	movs	r3, #0
 8002e6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e6c:	e018      	b.n	8002ea0 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 8002e6e:	6a39      	ldr	r1, [r7, #32]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 fa95 	bl	80033a4 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 8002e7a:	f7ff fd0d 	bl	8002898 <BSP_LCD_GetXSize>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	6a3a      	ldr	r2, [r7, #32]
 8002e84:	4413      	add	r3, r2
 8002e86:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	08db      	lsrs	r3, r3, #3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	425b      	negs	r3, r3
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	4413      	add	r3, r2
 8002e98:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d3e2      	bcc.n	8002e6e <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	372c      	adds	r7, #44	@ 0x2c
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd90      	pop	{r4, r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	200001b8 	.word	0x200001b8
 8002eb8:	200000d0 	.word	0x200000d0

08002ebc <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af02      	add	r7, sp, #8
 8002ec4:	4604      	mov	r4, r0
 8002ec6:	4608      	mov	r0, r1
 8002ec8:	4611      	mov	r1, r2
 8002eca:	461a      	mov	r2, r3
 8002ecc:	4623      	mov	r3, r4
 8002ece:	80fb      	strh	r3, [r7, #6]
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	80bb      	strh	r3, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	807b      	strh	r3, [r7, #2]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8002edc:	2300      	movs	r3, #0
 8002ede:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002ee0:	4b30      	ldr	r3, [pc, #192]	@ (8002fa4 <BSP_LCD_FillRect+0xe8>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4930      	ldr	r1, [pc, #192]	@ (8002fa8 <BSP_LCD_FillRect+0xec>)
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	4413      	add	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff fd68 	bl	80029c8 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002ef8:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa4 <BSP_LCD_FillRect+0xe8>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a2b      	ldr	r2, [pc, #172]	@ (8002fac <BSP_LCD_FillRect+0xf0>)
 8002efe:	2134      	movs	r1, #52	@ 0x34
 8002f00:	fb01 f303 	mul.w	r3, r1, r3
 8002f04:	4413      	add	r3, r2
 8002f06:	3348      	adds	r3, #72	@ 0x48
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d114      	bne.n	8002f38 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002f0e:	4b25      	ldr	r3, [pc, #148]	@ (8002fa4 <BSP_LCD_FillRect+0xe8>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a26      	ldr	r2, [pc, #152]	@ (8002fac <BSP_LCD_FillRect+0xf0>)
 8002f14:	2134      	movs	r1, #52	@ 0x34
 8002f16:	fb01 f303 	mul.w	r3, r1, r3
 8002f1a:	4413      	add	r3, r2
 8002f1c:	335c      	adds	r3, #92	@ 0x5c
 8002f1e:	681c      	ldr	r4, [r3, #0]
 8002f20:	f7ff fcba 	bl	8002898 <BSP_LCD_GetXSize>
 8002f24:	4602      	mov	r2, r0
 8002f26:	88bb      	ldrh	r3, [r7, #4]
 8002f28:	fb03 f202 	mul.w	r2, r3, r2
 8002f2c:	88fb      	ldrh	r3, [r7, #6]
 8002f2e:	4413      	add	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	4423      	add	r3, r4
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	e013      	b.n	8002f60 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002f38:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa4 <BSP_LCD_FillRect+0xe8>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002fac <BSP_LCD_FillRect+0xf0>)
 8002f3e:	2134      	movs	r1, #52	@ 0x34
 8002f40:	fb01 f303 	mul.w	r3, r1, r3
 8002f44:	4413      	add	r3, r2
 8002f46:	335c      	adds	r3, #92	@ 0x5c
 8002f48:	681c      	ldr	r4, [r3, #0]
 8002f4a:	f7ff fca5 	bl	8002898 <BSP_LCD_GetXSize>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	88bb      	ldrh	r3, [r7, #4]
 8002f52:	fb03 f202 	mul.w	r2, r3, r2
 8002f56:	88fb      	ldrh	r3, [r7, #6]
 8002f58:	4413      	add	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4423      	add	r3, r4
 8002f5e:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002f60:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <BSP_LCD_FillRect+0xe8>)
 8002f62:	681c      	ldr	r4, [r3, #0]
 8002f64:	68fd      	ldr	r5, [r7, #12]
 8002f66:	887e      	ldrh	r6, [r7, #2]
 8002f68:	f8b7 8000 	ldrh.w	r8, [r7]
 8002f6c:	f7ff fc94 	bl	8002898 <BSP_LCD_GetXSize>
 8002f70:	4602      	mov	r2, r0
 8002f72:	887b      	ldrh	r3, [r7, #2]
 8002f74:	1ad1      	subs	r1, r2, r3
 8002f76:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa4 <BSP_LCD_FillRect+0xe8>)
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	480b      	ldr	r0, [pc, #44]	@ (8002fa8 <BSP_LCD_FillRect+0xec>)
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	4413      	add	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	4403      	add	r3, r0
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	9301      	str	r3, [sp, #4]
 8002f8a:	9100      	str	r1, [sp, #0]
 8002f8c:	4643      	mov	r3, r8
 8002f8e:	4632      	mov	r2, r6
 8002f90:	4629      	mov	r1, r5
 8002f92:	4620      	mov	r0, r4
 8002f94:	f000 f9ba 	bl	800330c <LL_FillBuffer>
}
 8002f98:	bf00      	nop
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fa2:	bf00      	nop
 8002fa4:	200001b8 	.word	0x200001b8
 8002fa8:	200001bc 	.word	0x200001bc
 8002fac:	200000d0 	.word	0x200000d0

08002fb0 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b090      	sub	sp, #64	@ 0x40
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002fba:	4b64      	ldr	r3, [pc, #400]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fbe:	4a63      	ldr	r2, [pc, #396]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002fc0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fc6:	4b61      	ldr	r3, [pc, #388]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fce:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002fd2:	4b5e      	ldr	r3, [pc, #376]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	4a5d      	ldr	r2, [pc, #372]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002fd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fde:	4b5b      	ldr	r3, [pc, #364]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fe6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fea:	4b58      	ldr	r3, [pc, #352]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	4a57      	ldr	r2, [pc, #348]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002ff0:	f043 0310 	orr.w	r3, r3, #16
 8002ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ff6:	4b55      	ldr	r3, [pc, #340]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffa:	f003 0310 	and.w	r3, r3, #16
 8002ffe:	623b      	str	r3, [r7, #32]
 8003000:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003002:	4b52      	ldr	r3, [pc, #328]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	4a51      	ldr	r2, [pc, #324]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800300c:	6313      	str	r3, [r2, #48]	@ 0x30
 800300e:	4b4f      	ldr	r3, [pc, #316]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003016:	61fb      	str	r3, [r7, #28]
 8003018:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800301a:	4b4c      	ldr	r3, [pc, #304]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	4a4b      	ldr	r2, [pc, #300]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003020:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003024:	6313      	str	r3, [r2, #48]	@ 0x30
 8003026:	4b49      	ldr	r3, [pc, #292]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003032:	4b46      	ldr	r3, [pc, #280]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	4a45      	ldr	r2, [pc, #276]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003038:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800303c:	6313      	str	r3, [r2, #48]	@ 0x30
 800303e:	4b43      	ldr	r3, [pc, #268]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800304a:	4b40      	ldr	r3, [pc, #256]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	4a3f      	ldr	r2, [pc, #252]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003050:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003054:	6313      	str	r3, [r2, #48]	@ 0x30
 8003056:	4b3d      	ldr	r3, [pc, #244]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800305e:	613b      	str	r3, [r7, #16]
 8003060:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8003062:	4b3a      	ldr	r3, [pc, #232]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	4a39      	ldr	r2, [pc, #228]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800306c:	6313      	str	r3, [r2, #48]	@ 0x30
 800306e:	4b37      	ldr	r3, [pc, #220]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800307a:	4b34      	ldr	r3, [pc, #208]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	4a33      	ldr	r2, [pc, #204]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003080:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003084:	6313      	str	r3, [r2, #48]	@ 0x30
 8003086:	4b31      	ldr	r3, [pc, #196]	@ (800314c <BSP_LCD_MspInit+0x19c>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800308e:	60bb      	str	r3, [r7, #8]
 8003090:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8003092:	2310      	movs	r3, #16
 8003094:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003096:	2302      	movs	r3, #2
 8003098:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800309a:	2300      	movs	r3, #0
 800309c:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800309e:	2302      	movs	r3, #2
 80030a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80030a2:	230e      	movs	r3, #14
 80030a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80030a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030aa:	4619      	mov	r1, r3
 80030ac:	4828      	ldr	r0, [pc, #160]	@ (8003150 <BSP_LCD_MspInit+0x1a0>)
 80030ae:	f001 fa79 	bl	80045a4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80030b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80030b8:	2302      	movs	r3, #2
 80030ba:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80030bc:	2309      	movs	r3, #9
 80030be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80030c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030c4:	4619      	mov	r1, r3
 80030c6:	4823      	ldr	r0, [pc, #140]	@ (8003154 <BSP_LCD_MspInit+0x1a4>)
 80030c8:	f001 fa6c 	bl	80045a4 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80030cc:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 80030d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80030d2:	2302      	movs	r3, #2
 80030d4:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80030d6:	230e      	movs	r3, #14
 80030d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80030da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030de:	4619      	mov	r1, r3
 80030e0:	481d      	ldr	r0, [pc, #116]	@ (8003158 <BSP_LCD_MspInit+0x1a8>)
 80030e2:	f001 fa5f 	bl	80045a4 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80030e6:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80030ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80030ec:	2302      	movs	r3, #2
 80030ee:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80030f0:	230e      	movs	r3, #14
 80030f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80030f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030f8:	4619      	mov	r1, r3
 80030fa:	4818      	ldr	r0, [pc, #96]	@ (800315c <BSP_LCD_MspInit+0x1ac>)
 80030fc:	f001 fa52 	bl	80045a4 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8003100:	23f7      	movs	r3, #247	@ 0xf7
 8003102:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003104:	2302      	movs	r3, #2
 8003106:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003108:	230e      	movs	r3, #14
 800310a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 800310c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003110:	4619      	mov	r1, r3
 8003112:	4813      	ldr	r0, [pc, #76]	@ (8003160 <BSP_LCD_MspInit+0x1b0>)
 8003114:	f001 fa46 	bl	80045a4 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8003118:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800311c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800311e:	2301      	movs	r3, #1
 8003120:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8003122:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003126:	4619      	mov	r1, r3
 8003128:	480b      	ldr	r0, [pc, #44]	@ (8003158 <BSP_LCD_MspInit+0x1a8>)
 800312a:	f001 fa3b 	bl	80045a4 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800312e:	2308      	movs	r3, #8
 8003130:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003132:	2301      	movs	r3, #1
 8003134:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8003136:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800313a:	4619      	mov	r1, r3
 800313c:	4808      	ldr	r0, [pc, #32]	@ (8003160 <BSP_LCD_MspInit+0x1b0>)
 800313e:	f001 fa31 	bl	80045a4 <HAL_GPIO_Init>
}
 8003142:	bf00      	nop
 8003144:	3740      	adds	r7, #64	@ 0x40
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	40023800 	.word	0x40023800
 8003150:	40021000 	.word	0x40021000
 8003154:	40021800 	.word	0x40021800
 8003158:	40022000 	.word	0x40022000
 800315c:	40022400 	.word	0x40022400
 8003160:	40022800 	.word	0x40022800

08003164 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800316e:	4b0a      	ldr	r3, [pc, #40]	@ (8003198 <BSP_LCD_ClockConfig+0x34>)
 8003170:	2208      	movs	r2, #8
 8003172:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8003174:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <BSP_LCD_ClockConfig+0x34>)
 8003176:	22c0      	movs	r2, #192	@ 0xc0
 8003178:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800317a:	4b07      	ldr	r3, [pc, #28]	@ (8003198 <BSP_LCD_ClockConfig+0x34>)
 800317c:	2205      	movs	r2, #5
 800317e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003180:	4b05      	ldr	r3, [pc, #20]	@ (8003198 <BSP_LCD_ClockConfig+0x34>)
 8003182:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003186:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8003188:	4803      	ldr	r0, [pc, #12]	@ (8003198 <BSP_LCD_ClockConfig+0x34>)
 800318a:	f003 fa31 	bl	80065f0 <HAL_RCCEx_PeriphCLKConfig>
}
 800318e:	bf00      	nop
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	200001d4 	.word	0x200001d4

0800319c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b088      	sub	sp, #32
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4603      	mov	r3, r0
 80031a4:	603a      	str	r2, [r7, #0]
 80031a6:	80fb      	strh	r3, [r7, #6]
 80031a8:	460b      	mov	r3, r1
 80031aa:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80031ac:	2300      	movs	r3, #0
 80031ae:	61fb      	str	r3, [r7, #28]
 80031b0:	2300      	movs	r3, #0
 80031b2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80031b4:	4b53      	ldr	r3, [pc, #332]	@ (8003304 <DrawChar+0x168>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	4953      	ldr	r1, [pc, #332]	@ (8003308 <DrawChar+0x16c>)
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	440b      	add	r3, r1
 80031c4:	3308      	adds	r3, #8
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	88db      	ldrh	r3, [r3, #6]
 80031ca:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80031cc:	4b4d      	ldr	r3, [pc, #308]	@ (8003304 <DrawChar+0x168>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	494d      	ldr	r1, [pc, #308]	@ (8003308 <DrawChar+0x16c>)
 80031d2:	4613      	mov	r3, r2
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	4413      	add	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	440b      	add	r3, r1
 80031dc:	3308      	adds	r3, #8
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	889b      	ldrh	r3, [r3, #4]
 80031e2:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 80031e4:	8a3b      	ldrh	r3, [r7, #16]
 80031e6:	3307      	adds	r3, #7
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	da00      	bge.n	80031ee <DrawChar+0x52>
 80031ec:	3307      	adds	r3, #7
 80031ee:	10db      	asrs	r3, r3, #3
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	8a3b      	ldrh	r3, [r7, #16]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80031fe:	2300      	movs	r3, #0
 8003200:	61fb      	str	r3, [r7, #28]
 8003202:	e076      	b.n	80032f2 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003204:	8a3b      	ldrh	r3, [r7, #16]
 8003206:	3307      	adds	r3, #7
 8003208:	2b00      	cmp	r3, #0
 800320a:	da00      	bge.n	800320e <DrawChar+0x72>
 800320c:	3307      	adds	r3, #7
 800320e:	10db      	asrs	r3, r3, #3
 8003210:	461a      	mov	r2, r3
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	fb02 f303 	mul.w	r3, r2, r3
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	4413      	add	r3, r2
 800321c:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800321e:	8a3b      	ldrh	r3, [r7, #16]
 8003220:	3307      	adds	r3, #7
 8003222:	2b00      	cmp	r3, #0
 8003224:	da00      	bge.n	8003228 <DrawChar+0x8c>
 8003226:	3307      	adds	r3, #7
 8003228:	10db      	asrs	r3, r3, #3
 800322a:	2b01      	cmp	r3, #1
 800322c:	d002      	beq.n	8003234 <DrawChar+0x98>
 800322e:	2b02      	cmp	r3, #2
 8003230:	d004      	beq.n	800323c <DrawChar+0xa0>
 8003232:	e00c      	b.n	800324e <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	617b      	str	r3, [r7, #20]
      break;
 800323a:	e016      	b.n	800326a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	021b      	lsls	r3, r3, #8
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	3201      	adds	r2, #1
 8003246:	7812      	ldrb	r2, [r2, #0]
 8003248:	4313      	orrs	r3, r2
 800324a:	617b      	str	r3, [r7, #20]
      break;
 800324c:	e00d      	b.n	800326a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	041a      	lsls	r2, r3, #16
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	3301      	adds	r3, #1
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	021b      	lsls	r3, r3, #8
 800325c:	4313      	orrs	r3, r2
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	3202      	adds	r2, #2
 8003262:	7812      	ldrb	r2, [r2, #0]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]
      break;
 8003268:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800326a:	2300      	movs	r3, #0
 800326c:	61bb      	str	r3, [r7, #24]
 800326e:	e036      	b.n	80032de <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003270:	8a3a      	ldrh	r2, [r7, #16]
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	1ad2      	subs	r2, r2, r3
 8003276:	7bfb      	ldrb	r3, [r7, #15]
 8003278:	4413      	add	r3, r2
 800327a:	3b01      	subs	r3, #1
 800327c:	2201      	movs	r2, #1
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	461a      	mov	r2, r3
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	4013      	ands	r3, r2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d012      	beq.n	80032b2 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	b29a      	uxth	r2, r3
 8003290:	88fb      	ldrh	r3, [r7, #6]
 8003292:	4413      	add	r3, r2
 8003294:	b298      	uxth	r0, r3
 8003296:	4b1b      	ldr	r3, [pc, #108]	@ (8003304 <DrawChar+0x168>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	491b      	ldr	r1, [pc, #108]	@ (8003308 <DrawChar+0x16c>)
 800329c:	4613      	mov	r3, r2
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	4413      	add	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	88bb      	ldrh	r3, [r7, #4]
 80032aa:	4619      	mov	r1, r3
 80032ac:	f7ff fd0c 	bl	8002cc8 <BSP_LCD_DrawPixel>
 80032b0:	e012      	b.n	80032d8 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	88fb      	ldrh	r3, [r7, #6]
 80032b8:	4413      	add	r3, r2
 80032ba:	b298      	uxth	r0, r3
 80032bc:	4b11      	ldr	r3, [pc, #68]	@ (8003304 <DrawChar+0x168>)
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	4911      	ldr	r1, [pc, #68]	@ (8003308 <DrawChar+0x16c>)
 80032c2:	4613      	mov	r3, r2
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	4413      	add	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	440b      	add	r3, r1
 80032cc:	3304      	adds	r3, #4
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	88bb      	ldrh	r3, [r7, #4]
 80032d2:	4619      	mov	r1, r3
 80032d4:	f7ff fcf8 	bl	8002cc8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	3301      	adds	r3, #1
 80032dc:	61bb      	str	r3, [r7, #24]
 80032de:	8a3b      	ldrh	r3, [r7, #16]
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d3c4      	bcc.n	8003270 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 80032e6:	88bb      	ldrh	r3, [r7, #4]
 80032e8:	3301      	adds	r3, #1
 80032ea:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	3301      	adds	r3, #1
 80032f0:	61fb      	str	r3, [r7, #28]
 80032f2:	8a7b      	ldrh	r3, [r7, #18]
 80032f4:	69fa      	ldr	r2, [r7, #28]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d384      	bcc.n	8003204 <DrawChar+0x68>
  }
}
 80032fa:	bf00      	nop
 80032fc:	bf00      	nop
 80032fe:	3720      	adds	r7, #32
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	200001b8 	.word	0x200001b8
 8003308:	200001bc 	.word	0x200001bc

0800330c <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af02      	add	r7, sp, #8
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
 8003318:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800331a:	4b1e      	ldr	r3, [pc, #120]	@ (8003394 <LL_FillBuffer+0x88>)
 800331c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003320:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003322:	4b1d      	ldr	r3, [pc, #116]	@ (8003398 <LL_FillBuffer+0x8c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a1d      	ldr	r2, [pc, #116]	@ (800339c <LL_FillBuffer+0x90>)
 8003328:	2134      	movs	r1, #52	@ 0x34
 800332a:	fb01 f303 	mul.w	r3, r1, r3
 800332e:	4413      	add	r3, r2
 8003330:	3348      	adds	r3, #72	@ 0x48
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2b02      	cmp	r3, #2
 8003336:	d103      	bne.n	8003340 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003338:	4b16      	ldr	r3, [pc, #88]	@ (8003394 <LL_FillBuffer+0x88>)
 800333a:	2202      	movs	r2, #2
 800333c:	609a      	str	r2, [r3, #8]
 800333e:	e002      	b.n	8003346 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003340:	4b14      	ldr	r3, [pc, #80]	@ (8003394 <LL_FillBuffer+0x88>)
 8003342:	2200      	movs	r2, #0
 8003344:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8003346:	4a13      	ldr	r2, [pc, #76]	@ (8003394 <LL_FillBuffer+0x88>)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 800334c:	4b11      	ldr	r3, [pc, #68]	@ (8003394 <LL_FillBuffer+0x88>)
 800334e:	4a14      	ldr	r2, [pc, #80]	@ (80033a0 <LL_FillBuffer+0x94>)
 8003350:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003352:	4810      	ldr	r0, [pc, #64]	@ (8003394 <LL_FillBuffer+0x88>)
 8003354:	f000 fd7c 	bl	8003e50 <HAL_DMA2D_Init>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d115      	bne.n	800338a <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800335e:	68f9      	ldr	r1, [r7, #12]
 8003360:	480c      	ldr	r0, [pc, #48]	@ (8003394 <LL_FillBuffer+0x88>)
 8003362:	f000 ffe3 	bl	800432c <HAL_DMA2D_ConfigLayer>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10e      	bne.n	800338a <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800336c:	68ba      	ldr	r2, [r7, #8]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	9300      	str	r3, [sp, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69f9      	ldr	r1, [r7, #28]
 8003376:	4807      	ldr	r0, [pc, #28]	@ (8003394 <LL_FillBuffer+0x88>)
 8003378:	f000 fdb4 	bl	8003ee4 <HAL_DMA2D_Start>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d103      	bne.n	800338a <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003382:	210a      	movs	r1, #10
 8003384:	4803      	ldr	r0, [pc, #12]	@ (8003394 <LL_FillBuffer+0x88>)
 8003386:	f000 fdd8 	bl	8003f3a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800338a:	bf00      	nop
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000178 	.word	0x20000178
 8003398:	200001b8 	.word	0x200001b8
 800339c:	200000d0 	.word	0x200000d0
 80033a0:	4002b000 	.word	0x4002b000

080033a4 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
 80033b0:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 80033b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033b4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80033b8:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80033ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033bc:	2200      	movs	r2, #0
 80033be:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 80033c0:	4b18      	ldr	r3, [pc, #96]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80033c6:	4b17      	ldr	r3, [pc, #92]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 80033cc:	4b15      	ldr	r3, [pc, #84]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033ce:	22ff      	movs	r2, #255	@ 0xff
 80033d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 80033d2:	4a14      	ldr	r2, [pc, #80]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 80033d8:	4b12      	ldr	r3, [pc, #72]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033da:	2200      	movs	r2, #0
 80033dc:	629a      	str	r2, [r3, #40]	@ 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 80033de:	4b11      	ldr	r3, [pc, #68]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033e0:	4a11      	ldr	r2, [pc, #68]	@ (8003428 <LL_ConvertLineToARGB8888+0x84>)
 80033e2:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80033e4:	480f      	ldr	r0, [pc, #60]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033e6:	f000 fd33 	bl	8003e50 <HAL_DMA2D_Init>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d115      	bne.n	800341c <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 80033f0:	2101      	movs	r1, #1
 80033f2:	480c      	ldr	r0, [pc, #48]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 80033f4:	f000 ff9a 	bl	800432c <HAL_DMA2D_ConfigLayer>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10e      	bne.n	800341c <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 80033fe:	68f9      	ldr	r1, [r7, #12]
 8003400:	68ba      	ldr	r2, [r7, #8]
 8003402:	2301      	movs	r3, #1
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4806      	ldr	r0, [pc, #24]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 800340a:	f000 fd6b 	bl	8003ee4 <HAL_DMA2D_Start>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d103      	bne.n	800341c <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003414:	210a      	movs	r1, #10
 8003416:	4803      	ldr	r0, [pc, #12]	@ (8003424 <LL_ConvertLineToARGB8888+0x80>)
 8003418:	f000 fd8f 	bl	8003f3a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800341c:	bf00      	nop
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000178 	.word	0x20000178
 8003428:	4002b000 	.word	0x4002b000

0800342c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003430:	4b29      	ldr	r3, [pc, #164]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 8003432:	4a2a      	ldr	r2, [pc, #168]	@ (80034dc <BSP_SDRAM_Init+0xb0>)
 8003434:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8003436:	4b2a      	ldr	r3, [pc, #168]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 8003438:	2202      	movs	r2, #2
 800343a:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 800343c:	4b28      	ldr	r3, [pc, #160]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 800343e:	2207      	movs	r2, #7
 8003440:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8003442:	4b27      	ldr	r3, [pc, #156]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 8003444:	2204      	movs	r2, #4
 8003446:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003448:	4b25      	ldr	r3, [pc, #148]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 800344a:	2207      	movs	r2, #7
 800344c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800344e:	4b24      	ldr	r3, [pc, #144]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 8003450:	2202      	movs	r2, #2
 8003452:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8003454:	4b22      	ldr	r3, [pc, #136]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 8003456:	2202      	movs	r2, #2
 8003458:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800345a:	4b21      	ldr	r3, [pc, #132]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 800345c:	2202      	movs	r2, #2
 800345e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003460:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 8003462:	2200      	movs	r2, #0
 8003464:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003466:	4b1c      	ldr	r3, [pc, #112]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 8003468:	2200      	movs	r2, #0
 800346a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800346c:	4b1a      	ldr	r3, [pc, #104]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 800346e:	2204      	movs	r2, #4
 8003470:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003472:	4b19      	ldr	r3, [pc, #100]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 8003474:	2210      	movs	r2, #16
 8003476:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003478:	4b17      	ldr	r3, [pc, #92]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 800347a:	2240      	movs	r2, #64	@ 0x40
 800347c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800347e:	4b16      	ldr	r3, [pc, #88]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 8003480:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003484:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003486:	4b14      	ldr	r3, [pc, #80]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 8003488:	2200      	movs	r2, #0
 800348a:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800348c:	4b12      	ldr	r3, [pc, #72]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 800348e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003492:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003494:	4b10      	ldr	r3, [pc, #64]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 8003496:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800349a:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800349c:	4b0e      	ldr	r3, [pc, #56]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 800349e:	2200      	movs	r2, #0
 80034a0:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80034a2:	2100      	movs	r1, #0
 80034a4:	480c      	ldr	r0, [pc, #48]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 80034a6:	f000 f87f 	bl	80035a8 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80034aa:	490d      	ldr	r1, [pc, #52]	@ (80034e0 <BSP_SDRAM_Init+0xb4>)
 80034ac:	480a      	ldr	r0, [pc, #40]	@ (80034d8 <BSP_SDRAM_Init+0xac>)
 80034ae:	f004 f897 	bl	80075e0 <HAL_SDRAM_Init>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d003      	beq.n	80034c0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80034b8:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <BSP_SDRAM_Init+0xb8>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	701a      	strb	r2, [r3, #0]
 80034be:	e002      	b.n	80034c6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80034c0:	4b08      	ldr	r3, [pc, #32]	@ (80034e4 <BSP_SDRAM_Init+0xb8>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80034c6:	f240 6003 	movw	r0, #1539	@ 0x603
 80034ca:	f000 f80d 	bl	80034e8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80034ce:	4b05      	ldr	r3, [pc, #20]	@ (80034e4 <BSP_SDRAM_Init+0xb8>)
 80034d0:	781b      	ldrb	r3, [r3, #0]
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	20000258 	.word	0x20000258
 80034dc:	a0000140 	.word	0xa0000140
 80034e0:	2000028c 	.word	0x2000028c
 80034e4:	2000004c 	.word	0x2000004c

080034e8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80034f0:	2300      	movs	r3, #0
 80034f2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80034f4:	4b2a      	ldr	r3, [pc, #168]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80034f6:	2201      	movs	r2, #1
 80034f8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80034fa:	4b29      	ldr	r3, [pc, #164]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80034fc:	2210      	movs	r2, #16
 80034fe:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003500:	4b27      	ldr	r3, [pc, #156]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003502:	2201      	movs	r2, #1
 8003504:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003506:	4b26      	ldr	r3, [pc, #152]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003508:	2200      	movs	r2, #0
 800350a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800350c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003510:	4923      	ldr	r1, [pc, #140]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003512:	4824      	ldr	r0, [pc, #144]	@ (80035a4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003514:	f004 f898 	bl	8007648 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003518:	2001      	movs	r0, #1
 800351a:	f000 f9a9 	bl	8003870 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800351e:	4b20      	ldr	r3, [pc, #128]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003520:	2202      	movs	r2, #2
 8003522:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003524:	4b1e      	ldr	r3, [pc, #120]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003526:	2210      	movs	r2, #16
 8003528:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800352a:	4b1d      	ldr	r3, [pc, #116]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800352c:	2201      	movs	r2, #1
 800352e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003530:	4b1b      	ldr	r3, [pc, #108]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003532:	2200      	movs	r2, #0
 8003534:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8003536:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800353a:	4919      	ldr	r1, [pc, #100]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800353c:	4819      	ldr	r0, [pc, #100]	@ (80035a4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800353e:	f004 f883 	bl	8007648 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003542:	4b17      	ldr	r3, [pc, #92]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003544:	2203      	movs	r2, #3
 8003546:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003548:	4b15      	ldr	r3, [pc, #84]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800354a:	2210      	movs	r2, #16
 800354c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800354e:	4b14      	ldr	r3, [pc, #80]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003550:	2208      	movs	r2, #8
 8003552:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003554:	4b12      	ldr	r3, [pc, #72]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003556:	2200      	movs	r2, #0
 8003558:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800355a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800355e:	4910      	ldr	r1, [pc, #64]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003560:	4810      	ldr	r0, [pc, #64]	@ (80035a4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003562:	f004 f871 	bl	8007648 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003566:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800356a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800356c:	4b0c      	ldr	r3, [pc, #48]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800356e:	2204      	movs	r2, #4
 8003570:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003572:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003574:	2210      	movs	r2, #16
 8003576:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003578:	4b09      	ldr	r3, [pc, #36]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800357a:	2201      	movs	r2, #1
 800357c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4a07      	ldr	r2, [pc, #28]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003582:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003584:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003588:	4905      	ldr	r1, [pc, #20]	@ (80035a0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800358a:	4806      	ldr	r0, [pc, #24]	@ (80035a4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800358c:	f004 f85c 	bl	8007648 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003590:	6879      	ldr	r1, [r7, #4]
 8003592:	4804      	ldr	r0, [pc, #16]	@ (80035a4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003594:	f004 f883 	bl	800769e <HAL_SDRAM_ProgramRefreshRate>
}
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	200002a8 	.word	0x200002a8
 80035a4:	20000258 	.word	0x20000258

080035a8 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b090      	sub	sp, #64	@ 0x40
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80035b2:	4b70      	ldr	r3, [pc, #448]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b6:	4a6f      	ldr	r2, [pc, #444]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	6393      	str	r3, [r2, #56]	@ 0x38
 80035be:	4b6d      	ldr	r3, [pc, #436]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80035ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	4a69      	ldr	r2, [pc, #420]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80035d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035d6:	4b67      	ldr	r3, [pc, #412]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035de:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035e2:	4b64      	ldr	r3, [pc, #400]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e6:	4a63      	ldr	r2, [pc, #396]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035e8:	f043 0304 	orr.w	r3, r3, #4
 80035ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ee:	4b61      	ldr	r3, [pc, #388]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	623b      	str	r3, [r7, #32]
 80035f8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80035fa:	4b5e      	ldr	r3, [pc, #376]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fe:	4a5d      	ldr	r2, [pc, #372]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003600:	f043 0308 	orr.w	r3, r3, #8
 8003604:	6313      	str	r3, [r2, #48]	@ 0x30
 8003606:	4b5b      	ldr	r3, [pc, #364]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003612:	4b58      	ldr	r3, [pc, #352]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	4a57      	ldr	r2, [pc, #348]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003618:	f043 0310 	orr.w	r3, r3, #16
 800361c:	6313      	str	r3, [r2, #48]	@ 0x30
 800361e:	4b55      	ldr	r3, [pc, #340]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	f003 0310 	and.w	r3, r3, #16
 8003626:	61bb      	str	r3, [r7, #24]
 8003628:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800362a:	4b52      	ldr	r3, [pc, #328]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362e:	4a51      	ldr	r2, [pc, #324]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003630:	f043 0320 	orr.w	r3, r3, #32
 8003634:	6313      	str	r3, [r2, #48]	@ 0x30
 8003636:	4b4f      	ldr	r3, [pc, #316]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	617b      	str	r3, [r7, #20]
 8003640:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003642:	4b4c      	ldr	r3, [pc, #304]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	4a4b      	ldr	r2, [pc, #300]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003648:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800364c:	6313      	str	r3, [r2, #48]	@ 0x30
 800364e:	4b49      	ldr	r3, [pc, #292]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003656:	613b      	str	r3, [r7, #16]
 8003658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800365a:	4b46      	ldr	r3, [pc, #280]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	4a45      	ldr	r2, [pc, #276]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003664:	6313      	str	r3, [r2, #48]	@ 0x30
 8003666:	4b43      	ldr	r3, [pc, #268]	@ (8003774 <BSP_SDRAM_MspInit+0x1cc>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003672:	2302      	movs	r3, #2
 8003674:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003676:	2301      	movs	r3, #1
 8003678:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800367a:	2302      	movs	r3, #2
 800367c:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800367e:	230c      	movs	r3, #12
 8003680:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003682:	2308      	movs	r3, #8
 8003684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003686:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800368a:	4619      	mov	r1, r3
 800368c:	483a      	ldr	r0, [pc, #232]	@ (8003778 <BSP_SDRAM_MspInit+0x1d0>)
 800368e:	f000 ff89 	bl	80045a4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003692:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8003696:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003698:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800369c:	4619      	mov	r1, r3
 800369e:	4837      	ldr	r0, [pc, #220]	@ (800377c <BSP_SDRAM_MspInit+0x1d4>)
 80036a0:	f000 ff80 	bl	80045a4 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80036a4:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80036aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80036ae:	4619      	mov	r1, r3
 80036b0:	4833      	ldr	r0, [pc, #204]	@ (8003780 <BSP_SDRAM_MspInit+0x1d8>)
 80036b2:	f000 ff77 	bl	80045a4 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80036b6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80036ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80036bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80036c0:	4619      	mov	r1, r3
 80036c2:	4830      	ldr	r0, [pc, #192]	@ (8003784 <BSP_SDRAM_MspInit+0x1dc>)
 80036c4:	f000 ff6e 	bl	80045a4 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 80036c8:	f248 1333 	movw	r3, #33075	@ 0x8133
 80036cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80036ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80036d2:	4619      	mov	r1, r3
 80036d4:	482c      	ldr	r0, [pc, #176]	@ (8003788 <BSP_SDRAM_MspInit+0x1e0>)
 80036d6:	f000 ff65 	bl	80045a4 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 80036da:	2328      	movs	r3, #40	@ 0x28
 80036dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80036de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80036e2:	4619      	mov	r1, r3
 80036e4:	4829      	ldr	r0, [pc, #164]	@ (800378c <BSP_SDRAM_MspInit+0x1e4>)
 80036e6:	f000 ff5d 	bl	80045a4 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80036ea:	4b29      	ldr	r3, [pc, #164]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80036f0:	4b27      	ldr	r3, [pc, #156]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 80036f2:	2280      	movs	r2, #128	@ 0x80
 80036f4:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80036f6:	4b26      	ldr	r3, [pc, #152]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 80036f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036fc:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80036fe:	4b24      	ldr	r3, [pc, #144]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003700:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003704:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003706:	4b22      	ldr	r3, [pc, #136]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003708:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800370c:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800370e:	4b20      	ldr	r3, [pc, #128]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003710:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003714:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8003716:	4b1e      	ldr	r3, [pc, #120]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003718:	2200      	movs	r2, #0
 800371a:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 800371c:	4b1c      	ldr	r3, [pc, #112]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 800371e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003722:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8003724:	4b1a      	ldr	r3, [pc, #104]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003726:	2200      	movs	r2, #0
 8003728:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800372a:	4b19      	ldr	r3, [pc, #100]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 800372c:	2203      	movs	r2, #3
 800372e:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003730:	4b17      	ldr	r3, [pc, #92]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003732:	2200      	movs	r2, #0
 8003734:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003736:	4b16      	ldr	r3, [pc, #88]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003738:	2200      	movs	r2, #0
 800373a:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 800373c:	4b14      	ldr	r3, [pc, #80]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 800373e:	4a15      	ldr	r2, [pc, #84]	@ (8003794 <BSP_SDRAM_MspInit+0x1ec>)
 8003740:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a12      	ldr	r2, [pc, #72]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003746:	631a      	str	r2, [r3, #48]	@ 0x30
 8003748:	4a11      	ldr	r2, [pc, #68]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 800374e:	4810      	ldr	r0, [pc, #64]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003750:	f000 fa6e 	bl	8003c30 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003754:	480e      	ldr	r0, [pc, #56]	@ (8003790 <BSP_SDRAM_MspInit+0x1e8>)
 8003756:	f000 f9bd 	bl	8003ad4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800375a:	2200      	movs	r2, #0
 800375c:	210f      	movs	r1, #15
 800375e:	2038      	movs	r0, #56	@ 0x38
 8003760:	f000 f981 	bl	8003a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003764:	2038      	movs	r0, #56	@ 0x38
 8003766:	f000 f99a 	bl	8003a9e <HAL_NVIC_EnableIRQ>
}
 800376a:	bf00      	nop
 800376c:	3740      	adds	r7, #64	@ 0x40
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40023800 	.word	0x40023800
 8003778:	40020800 	.word	0x40020800
 800377c:	40020c00 	.word	0x40020c00
 8003780:	40021000 	.word	0x40021000
 8003784:	40021400 	.word	0x40021400
 8003788:	40021800 	.word	0x40021800
 800378c:	40021c00 	.word	0x40021c00
 8003790:	200002b8 	.word	0x200002b8
 8003794:	40026410 	.word	0x40026410

08003798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 800379c:	4b0b      	ldr	r3, [pc, #44]	@ (80037cc <HAL_Init+0x34>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a0a      	ldr	r2, [pc, #40]	@ (80037cc <HAL_Init+0x34>)
 80037a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037a6:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037a8:	4b08      	ldr	r3, [pc, #32]	@ (80037cc <HAL_Init+0x34>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a07      	ldr	r2, [pc, #28]	@ (80037cc <HAL_Init+0x34>)
 80037ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037b4:	2003      	movs	r0, #3
 80037b6:	f000 f94b 	bl	8003a50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037ba:	200f      	movs	r0, #15
 80037bc:	f000 f808 	bl	80037d0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80037c0:	f006 fdc0 	bl	800a344 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	40023c00 	.word	0x40023c00

080037d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037d8:	4b12      	ldr	r3, [pc, #72]	@ (8003824 <HAL_InitTick+0x54>)
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	4b12      	ldr	r3, [pc, #72]	@ (8003828 <HAL_InitTick+0x58>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	4619      	mov	r1, r3
 80037e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 f963 	bl	8003aba <HAL_SYSTICK_Config>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e00e      	b.n	800381c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b0f      	cmp	r3, #15
 8003802:	d80a      	bhi.n	800381a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003804:	2200      	movs	r2, #0
 8003806:	6879      	ldr	r1, [r7, #4]
 8003808:	f04f 30ff 	mov.w	r0, #4294967295
 800380c:	f000 f92b 	bl	8003a66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003810:	4a06      	ldr	r2, [pc, #24]	@ (800382c <HAL_InitTick+0x5c>)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	e000      	b.n	800381c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
}
 800381c:	4618      	mov	r0, r3
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	20000058 	.word	0x20000058
 8003828:	20000054 	.word	0x20000054
 800382c:	20000050 	.word	0x20000050

08003830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003834:	4b06      	ldr	r3, [pc, #24]	@ (8003850 <HAL_IncTick+0x20>)
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	461a      	mov	r2, r3
 800383a:	4b06      	ldr	r3, [pc, #24]	@ (8003854 <HAL_IncTick+0x24>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4413      	add	r3, r2
 8003840:	4a04      	ldr	r2, [pc, #16]	@ (8003854 <HAL_IncTick+0x24>)
 8003842:	6013      	str	r3, [r2, #0]
}
 8003844:	bf00      	nop
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	20000054 	.word	0x20000054
 8003854:	20000318 	.word	0x20000318

08003858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  return uwTick;
 800385c:	4b03      	ldr	r3, [pc, #12]	@ (800386c <HAL_GetTick+0x14>)
 800385e:	681b      	ldr	r3, [r3, #0]
}
 8003860:	4618      	mov	r0, r3
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	20000318 	.word	0x20000318

08003870 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003878:	f7ff ffee 	bl	8003858 <HAL_GetTick>
 800387c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003888:	d005      	beq.n	8003896 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800388a:	4b0a      	ldr	r3, [pc, #40]	@ (80038b4 <HAL_Delay+0x44>)
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4413      	add	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003896:	bf00      	nop
 8003898:	f7ff ffde 	bl	8003858 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d8f7      	bhi.n	8003898 <HAL_Delay+0x28>
  {
  }
}
 80038a8:	bf00      	nop
 80038aa:	bf00      	nop
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20000054 	.word	0x20000054

080038b8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c8:	4b0b      	ldr	r3, [pc, #44]	@ (80038f8 <NVIC_SetPriorityGrouping+0x40>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038d4:	4013      	ands	r3, r2
 80038d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80038e0:	4b06      	ldr	r3, [pc, #24]	@ (80038fc <NVIC_SetPriorityGrouping+0x44>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038e6:	4a04      	ldr	r2, [pc, #16]	@ (80038f8 <NVIC_SetPriorityGrouping+0x40>)
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	60d3      	str	r3, [r2, #12]
}
 80038ec:	bf00      	nop
 80038ee:	3714      	adds	r7, #20
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	e000ed00 	.word	0xe000ed00
 80038fc:	05fa0000 	.word	0x05fa0000

08003900 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003904:	4b04      	ldr	r3, [pc, #16]	@ (8003918 <NVIC_GetPriorityGrouping+0x18>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	0a1b      	lsrs	r3, r3, #8
 800390a:	f003 0307 	and.w	r3, r3, #7
}
 800390e:	4618      	mov	r0, r3
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	e000ed00 	.word	0xe000ed00

0800391c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	f003 021f 	and.w	r2, r3, #31
 800392c:	4907      	ldr	r1, [pc, #28]	@ (800394c <NVIC_EnableIRQ+0x30>)
 800392e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003932:	095b      	lsrs	r3, r3, #5
 8003934:	2001      	movs	r0, #1
 8003936:	fa00 f202 	lsl.w	r2, r0, r2
 800393a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800393e:	bf00      	nop
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	e000e100 	.word	0xe000e100

08003950 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	6039      	str	r1, [r7, #0]
 800395a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	2b00      	cmp	r3, #0
 8003962:	da0b      	bge.n	800397c <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	b2da      	uxtb	r2, r3
 8003968:	490c      	ldr	r1, [pc, #48]	@ (800399c <NVIC_SetPriority+0x4c>)
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	f003 030f 	and.w	r3, r3, #15
 8003970:	3b04      	subs	r3, #4
 8003972:	0112      	lsls	r2, r2, #4
 8003974:	b2d2      	uxtb	r2, r2
 8003976:	440b      	add	r3, r1
 8003978:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800397a:	e009      	b.n	8003990 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	b2da      	uxtb	r2, r3
 8003980:	4907      	ldr	r1, [pc, #28]	@ (80039a0 <NVIC_SetPriority+0x50>)
 8003982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003986:	0112      	lsls	r2, r2, #4
 8003988:	b2d2      	uxtb	r2, r2
 800398a:	440b      	add	r3, r1
 800398c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	e000ed00 	.word	0xe000ed00
 80039a0:	e000e100 	.word	0xe000e100

080039a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b089      	sub	sp, #36	@ 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f1c3 0307 	rsb	r3, r3, #7
 80039be:	2b04      	cmp	r3, #4
 80039c0:	bf28      	it	cs
 80039c2:	2304      	movcs	r3, #4
 80039c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3304      	adds	r3, #4
 80039ca:	2b06      	cmp	r3, #6
 80039cc:	d902      	bls.n	80039d4 <NVIC_EncodePriority+0x30>
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3b03      	subs	r3, #3
 80039d2:	e000      	b.n	80039d6 <NVIC_EncodePriority+0x32>
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d8:	f04f 32ff 	mov.w	r2, #4294967295
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	401a      	ands	r2, r3
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039ec:	f04f 31ff 	mov.w	r1, #4294967295
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	fa01 f303 	lsl.w	r3, r1, r3
 80039f6:	43d9      	mvns	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039fc:	4313      	orrs	r3, r2
         );
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3724      	adds	r7, #36	@ 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
	...

08003a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a1c:	d301      	bcc.n	8003a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e00f      	b.n	8003a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a22:	4a0a      	ldr	r2, [pc, #40]	@ (8003a4c <SysTick_Config+0x40>)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a2a:	210f      	movs	r1, #15
 8003a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a30:	f7ff ff8e 	bl	8003950 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a34:	4b05      	ldr	r3, [pc, #20]	@ (8003a4c <SysTick_Config+0x40>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a3a:	4b04      	ldr	r3, [pc, #16]	@ (8003a4c <SysTick_Config+0x40>)
 8003a3c:	2207      	movs	r2, #7
 8003a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	e000e010 	.word	0xe000e010

08003a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff ff2d 	bl	80038b8 <NVIC_SetPriorityGrouping>
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b086      	sub	sp, #24
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a78:	f7ff ff42 	bl	8003900 <NVIC_GetPriorityGrouping>
 8003a7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	6978      	ldr	r0, [r7, #20]
 8003a84:	f7ff ff8e 	bl	80039a4 <NVIC_EncodePriority>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a8e:	4611      	mov	r1, r2
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff ff5d 	bl	8003950 <NVIC_SetPriority>
}
 8003a96:	bf00      	nop
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b082      	sub	sp, #8
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff ff35 	bl	800391c <NVIC_EnableIRQ>
}
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b082      	sub	sp, #8
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7ff ffa2 	bl	8003a0c <SysTick_Config>
 8003ac8:	4603      	mov	r3, r0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ae0:	f7ff feba 	bl	8003858 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d101      	bne.n	8003af0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e099      	b.n	8003c24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2202      	movs	r2, #2
 8003afc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 0201 	bic.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b10:	e00f      	b.n	8003b32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b12:	f7ff fea1 	bl	8003858 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b05      	cmp	r3, #5
 8003b1e:	d908      	bls.n	8003b32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2220      	movs	r2, #32
 8003b24:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2203      	movs	r2, #3
 8003b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e078      	b.n	8003c24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1e8      	bne.n	8003b12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	4b38      	ldr	r3, [pc, #224]	@ (8003c2c <HAL_DMA_Init+0x158>)
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b88:	2b04      	cmp	r3, #4
 8003b8a:	d107      	bne.n	8003b9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b94:	4313      	orrs	r3, r2
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f023 0307 	bic.w	r3, r3, #7
 8003bb2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	d117      	bne.n	8003bf6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bca:	697a      	ldr	r2, [r7, #20]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00e      	beq.n	8003bf6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 f8bd 	bl	8003d58 <DMA_CheckFifoParam>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d008      	beq.n	8003bf6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2240      	movs	r2, #64	@ 0x40
 8003be8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e016      	b.n	8003c24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f874 	bl	8003cec <DMA_CalcBaseAndBitshift>
 8003c04:	4603      	mov	r3, r0
 8003c06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0c:	223f      	movs	r2, #63	@ 0x3f
 8003c0e:	409a      	lsls	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	f010803f 	.word	0xf010803f

08003c30 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e050      	b.n	8003ce4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d101      	bne.n	8003c52 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e048      	b.n	8003ce4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0201 	bic.w	r2, r2, #1
 8003c60:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2200      	movs	r2, #0
 8003c78:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2200      	movs	r2, #0
 8003c88:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2221      	movs	r2, #33	@ 0x21
 8003c90:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f82a 	bl	8003cec <DMA_CalcBaseAndBitshift>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca0:	223f      	movs	r2, #63	@ 0x3f
 8003ca2:	409a      	lsls	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	3b10      	subs	r3, #16
 8003cfc:	4a13      	ldr	r2, [pc, #76]	@ (8003d4c <DMA_CalcBaseAndBitshift+0x60>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	091b      	lsrs	r3, r3, #4
 8003d04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d06:	4a12      	ldr	r2, [pc, #72]	@ (8003d50 <DMA_CalcBaseAndBitshift+0x64>)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	461a      	mov	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d908      	bls.n	8003d2c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	4b0c      	ldr	r3, [pc, #48]	@ (8003d54 <DMA_CalcBaseAndBitshift+0x68>)
 8003d22:	4013      	ands	r3, r2
 8003d24:	1d1a      	adds	r2, r3, #4
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d2a:	e006      	b.n	8003d3a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b08      	ldr	r3, [pc, #32]	@ (8003d54 <DMA_CalcBaseAndBitshift+0x68>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	aaaaaaab 	.word	0xaaaaaaab
 8003d50:	0800e458 	.word	0x0800e458
 8003d54:	fffffc00 	.word	0xfffffc00

08003d58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d60:	2300      	movs	r3, #0
 8003d62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d11f      	bne.n	8003db2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	2b03      	cmp	r3, #3
 8003d76:	d856      	bhi.n	8003e26 <DMA_CheckFifoParam+0xce>
 8003d78:	a201      	add	r2, pc, #4	@ (adr r2, 8003d80 <DMA_CheckFifoParam+0x28>)
 8003d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d7e:	bf00      	nop
 8003d80:	08003d91 	.word	0x08003d91
 8003d84:	08003da3 	.word	0x08003da3
 8003d88:	08003d91 	.word	0x08003d91
 8003d8c:	08003e27 	.word	0x08003e27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d046      	beq.n	8003e2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003da0:	e043      	b.n	8003e2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003daa:	d140      	bne.n	8003e2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db0:	e03d      	b.n	8003e2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dba:	d121      	bne.n	8003e00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	2b03      	cmp	r3, #3
 8003dc0:	d837      	bhi.n	8003e32 <DMA_CheckFifoParam+0xda>
 8003dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8003dc8 <DMA_CheckFifoParam+0x70>)
 8003dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc8:	08003dd9 	.word	0x08003dd9
 8003dcc:	08003ddf 	.word	0x08003ddf
 8003dd0:	08003dd9 	.word	0x08003dd9
 8003dd4:	08003df1 	.word	0x08003df1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	73fb      	strb	r3, [r7, #15]
      break;
 8003ddc:	e030      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d025      	beq.n	8003e36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dee:	e022      	b.n	8003e36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003df8:	d11f      	bne.n	8003e3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dfe:	e01c      	b.n	8003e3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d903      	bls.n	8003e0e <DMA_CheckFifoParam+0xb6>
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b03      	cmp	r3, #3
 8003e0a:	d003      	beq.n	8003e14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e0c:	e018      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	73fb      	strb	r3, [r7, #15]
      break;
 8003e12:	e015      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00e      	beq.n	8003e3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	73fb      	strb	r3, [r7, #15]
      break;
 8003e24:	e00b      	b.n	8003e3e <DMA_CheckFifoParam+0xe6>
      break;
 8003e26:	bf00      	nop
 8003e28:	e00a      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      break;
 8003e2a:	bf00      	nop
 8003e2c:	e008      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      break;
 8003e2e:	bf00      	nop
 8003e30:	e006      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      break;
 8003e32:	bf00      	nop
 8003e34:	e004      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      break;
 8003e36:	bf00      	nop
 8003e38:	e002      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e3a:	bf00      	nop
 8003e3c:	e000      	b.n	8003e40 <DMA_CheckFifoParam+0xe8>
      break;
 8003e3e:	bf00      	nop
    }
  } 
  
  return status; 
 8003e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3714      	adds	r7, #20
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop

08003e50 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{ 
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e039      	b.n	8003ed6 <HAL_DMA2D_Init+0x86>
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d106      	bne.n	8003e7c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f006 fa88 	bl	800a38c <HAL_DMA2D_MspInit>
  }
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	430a      	orrs	r2, r1
 8003e98:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ea0:	f023 0107 	bic.w	r1, r3, #7
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/  
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <HAL_DMA2D_Init+0x90>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	68d1      	ldr	r1, [r2, #12]
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	6812      	ldr	r2, [r2, #0]
 8003ec2:	430b      	orrs	r3, r1
 8003ec4:	6413      	str	r3, [r2, #64]	@ 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_RBS,(hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos));
#endif /* DMA2D_OPFCCR_RBS */
  

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	ffffc000 	.word	0xffffc000

08003ee4 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af02      	add	r7, sp, #8
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
 8003ef0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));
  
  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d101      	bne.n	8003f00 <HAL_DMA2D_Start+0x1c>
 8003efc:	2302      	movs	r3, #2
 8003efe:	e018      	b.n	8003f32 <HAL_DMA2D_Start+0x4e>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	68b9      	ldr	r1, [r7, #8]
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 fa9c 	bl	8004458 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D. 
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b084      	sub	sp, #16
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
 8003f42:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003f44:	2300      	movs	r3, #0
 8003f46:	60fb      	str	r3, [r7, #12]
  __IO uint32_t isrflags = 0x0;  
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60bb      	str	r3, [r7, #8]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d056      	beq.n	8004008 <HAL_DMA2D_PollForTransfer+0xce>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003f5a:	f7ff fc7d 	bl	8003858 <HAL_GetTick>
 8003f5e:	60f8      	str	r0, [r7, #12]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8003f60:	e04b      	b.n	8003ffa <HAL_DMA2D_PollForTransfer+0xc0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d023      	beq.n	8003fbc <HAL_DMA2D_PollForTransfer+0x82>
      {
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	f003 0320 	and.w	r3, r3, #32
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d005      	beq.n	8003f8a <HAL_DMA2D_PollForTransfer+0x50>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f82:	f043 0202 	orr.w	r2, r3, #2
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_DMA2D_PollForTransfer+0x66>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f98:	f043 0201 	orr.w	r2, r3, #1
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2221      	movs	r2, #33	@ 0x21
 8003fa6:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2204      	movs	r2, #4
 8003fac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        
        return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0a2      	b.n	8004102 <HAL_DMA2D_PollForTransfer+0x1c8>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc2:	d01a      	beq.n	8003ffa <HAL_DMA2D_PollForTransfer+0xc0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d007      	beq.n	8003fda <HAL_DMA2D_PollForTransfer+0xa0>
 8003fca:	f7ff fc45 	bl	8003858 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d20f      	bcs.n	8003ffa <HAL_DMA2D_PollForTransfer+0xc0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fde:	f043 0220 	orr.w	r2, r3, #32
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2203      	movs	r2, #3
 8003fea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
         
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
           
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e083      	b.n	8004102 <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d0ac      	beq.n	8003f62 <HAL_DMA2D_PollForTransfer+0x28>
        }
      }        
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	f003 0320 	and.w	r3, r3, #32
 8004012:	2b00      	cmp	r3, #0
 8004014:	d106      	bne.n	8004024 <HAL_DMA2D_PollForTransfer+0xea>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	f003 0320 	and.w	r3, r3, #32
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 8004020:	2b00      	cmp	r3, #0
 8004022:	d061      	beq.n	80040e8 <HAL_DMA2D_PollForTransfer+0x1ae>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004024:	f7ff fc18 	bl	8003858 <HAL_GetTick>
 8004028:	60f8      	str	r0, [r7, #12]
   
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 800402a:	e056      	b.n	80040da <HAL_DMA2D_PollForTransfer+0x1a0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 800403a:	2b00      	cmp	r3, #0
 800403c:	d02e      	beq.n	800409c <HAL_DMA2D_PollForTransfer+0x162>
      {      
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_DMA2D_PollForTransfer+0x11a>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404c:	f043 0204 	orr.w	r2, r3, #4
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	63da      	str	r2, [r3, #60]	@ 0x3c
        }   
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f003 0320 	and.w	r3, r3, #32
 800405a:	2b00      	cmp	r3, #0
 800405c:	d005      	beq.n	800406a <HAL_DMA2D_PollForTransfer+0x130>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004062:	f043 0202 	orr.w	r2, r3, #2
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <HAL_DMA2D_PollForTransfer+0x146>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004078:	f043 0201 	orr.w	r2, r3, #1
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2229      	movs	r2, #41	@ 0x29
 8004086:	609a      	str	r2, [r3, #8]
        
        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2204      	movs	r2, #4
 800408c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        
        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          
        return HAL_ERROR;      
 8004098:	2301      	movs	r3, #1
 800409a:	e032      	b.n	8004102 <HAL_DMA2D_PollForTransfer+0x1c8>
      }      
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a2:	d01a      	beq.n	80040da <HAL_DMA2D_PollForTransfer+0x1a0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <HAL_DMA2D_PollForTransfer+0x180>
 80040aa:	f7ff fbd5 	bl	8003858 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d20f      	bcs.n	80040da <HAL_DMA2D_PollForTransfer+0x1a0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040be:	f043 0220 	orr.w	r2, r3, #32
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	63da      	str	r2, [r3, #60]	@ 0x3c
    
          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2203      	movs	r2, #3
 80040ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                    
          return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e013      	b.n	8004102 <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f003 0310 	and.w	r3, r3, #16
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0a1      	beq.n	800402c <HAL_DMA2D_PollForTransfer+0xf2>
      }      
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2212      	movs	r2, #18
 80040ee:	609a      	str	r2, [r3, #8]
  
  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3710      	adds	r7, #16
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.  
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800410a:	b580      	push	{r7, lr}
 800410c:	b084      	sub	sp, #16
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	60bb      	str	r3, [r7, #8]
        
  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != RESET)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	d026      	beq.n	800417a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != RESET)    
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004132:	2b00      	cmp	r3, #0
 8004134:	d021      	beq.n	800417a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);  
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004144:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414a:	f043 0201 	orr.w	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	63da      	str	r2, [r3, #60]	@ 0x3c
    
      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2201      	movs	r2, #1
 8004158:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2204      	movs	r2, #4
 800415e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);       
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      
      if(hdma2d->XferErrorCallback != NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != RESET)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f003 0320 	and.w	r3, r3, #32
 8004180:	2b00      	cmp	r3, #0
 8004182:	d026      	beq.n	80041d2 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != RESET)    
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d021      	beq.n	80041d2 <HAL_DMA2D_IRQHandler+0xc8>
    {  
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800419c:	601a      	str	r2, [r3, #0]
  
      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2220      	movs	r2, #32
 80041a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;    
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	63da      	str	r2, [r3, #60]	@ 0x3c
    
      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2204      	movs	r2, #4
 80041b6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);       
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      
      if(hdma2d->XferErrorCallback != NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d026      	beq.n	800422a <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != RESET)    
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d021      	beq.n	800422a <HAL_DMA2D_IRQHandler+0x120>
    {    
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041f4:	601a      	str	r2, [r3, #0]
  
      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2208      	movs	r2, #8
 80041fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;    
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004202:	f043 0204 	orr.w	r2, r3, #4
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	63da      	str	r2, [r3, #60]	@ 0x3c
    
      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2204      	movs	r2, #4
 800420e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);       
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      
      if(hdma2d->XferErrorCallback != NULL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	4798      	blx	r3
      }
    }
  }  
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != RESET)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b00      	cmp	r3, #0
 8004232:	d013      	beq.n	800425c <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != RESET)    
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00e      	beq.n	800425c <HAL_DMA2D_IRQHandler+0x152>
    {    
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800424c:	601a      	str	r2, [r3, #0]
  
      /* Clear the transfer watermark flag */  
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2204      	movs	r2, #4
 8004254:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f853 	bl	8004302 <HAL_DMA2D_LineEventCallback>
    }
  }  
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != RESET)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d024      	beq.n	80042b0 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != RESET)    
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01f      	beq.n	80042b0 <HAL_DMA2D_IRQHandler+0x1a6>
    {   
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800427e:	601a      	str	r2, [r3, #0]
  
      /* Clear the transfer complete flag */  
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2202      	movs	r2, #2
 8004286:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;    
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	63da      	str	r2, [r3, #60]	@ 0x3c
    
      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);       
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      
      if(hdma2d->XferCpltCallback != NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d003      	beq.n	80042b0 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691b      	ldr	r3, [r3, #16]
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	4798      	blx	r3
      }         
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != RESET)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f003 0310 	and.w	r3, r3, #16
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d01f      	beq.n	80042fa <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != RESET)    
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01a      	beq.n	80042fa <HAL_DMA2D_IRQHandler+0x1f0>
    {    
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042d2:	601a      	str	r2, [r3, #0]
  
      /* Clear the CLUT transfer complete flag */  
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2210      	movs	r2, #16
 80042da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;    
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	63da      	str	r2, [r3, #60]	@ 0x3c
    
      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);       
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      
      /* CLUT Transfer complete Callback */
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);         
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 f80e 	bl	8004316 <HAL_DMA2D_CLUTLoadingCpltCallback>
    }
  }  
  
}
 80042fa:	bf00      	nop
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004302:	b480      	push	{r7}
 8004304:	b083      	sub	sp, #12
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);
  
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);
  
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
} 
 800431e:	bf00      	nop
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
	...

0800432c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{ 
 800432c:	b480      	push	{r7}
 800432e:	b087      	sub	sp, #28
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  DMA2D_LayerCfgTypeDef *pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	3318      	adds	r3, #24
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	4413      	add	r3, r2
 8004340:	613b      	str	r3, [r7, #16]
  
  uint32_t regMask = 0, regValue = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	60fb      	str	r3, [r7, #12]
 8004346:	2300      	movs	r3, #0
 8004348:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));  
  assert_param(IS_DMA2D_OFFSET(pLayerCfg->InputOffset));  
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_DMA2D_ConfigLayer+0x34>
 800435c:	2302      	movs	r3, #2
 800435e:	e073      	b.n	8004448 <HAL_DMA2D_ConfigLayer+0x11c>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */
  
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	041b      	lsls	r3, r3, #16
 800437a:	4313      	orrs	r3, r2
 800437c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800437e:	4b35      	ldr	r3, [pc, #212]	@ (8004454 <HAL_DMA2D_ConfigLayer+0x128>)
 8004380:	60fb      	str	r3, [r7, #12]
#if defined (DMA2D_FGPFCCR_RBS) && defined (DMA2D_BGPFCCR_RBS)
  regValue |= (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  |= DMA2D_BGPFCCR_RBS;  
#endif  
  
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2b0a      	cmp	r3, #10
 8004388:	d003      	beq.n	8004392 <HAL_DMA2D_ConfigLayer+0x66>
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	2b09      	cmp	r3, #9
 8004390:	d107      	bne.n	80043a2 <HAL_DMA2D_ConfigLayer+0x76>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	4313      	orrs	r3, r2
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	e005      	b.n	80043ae <HAL_DMA2D_ConfigLayer+0x82>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	061b      	lsls	r3, r3, #24
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d120      	bne.n	80043f6 <HAL_DMA2D_ConfigLayer+0xca>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	43db      	mvns	r3, r3
 80043be:	ea02 0103 	and.w	r1, r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	430a      	orrs	r2, r1
 80043ca:	625a      	str	r2, [r3, #36]	@ 0x24
              
    /* DMA2D BGOR register configuration -------------------------------------*/  
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	693a      	ldr	r2, [r7, #16]
 80043d2:	6812      	ldr	r2, [r2, #0]
 80043d4:	619a      	str	r2, [r3, #24]
    
    /* DMA2D BGCOLR register configuration -------------------------------------*/ 
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b0a      	cmp	r3, #10
 80043dc:	d003      	beq.n	80043e6 <HAL_DMA2D_ConfigLayer+0xba>
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	2b09      	cmp	r3, #9
 80043e4:	d127      	bne.n	8004436 <HAL_DMA2D_ConfigLayer+0x10a>
    {    
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	68da      	ldr	r2, [r3, #12]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80043f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80043f4:	e01f      	b.n	8004436 <HAL_DMA2D_ConfigLayer+0x10a>
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	69da      	ldr	r2, [r3, #28]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	43db      	mvns	r3, r3
 8004400:	ea02 0103 	and.w	r1, r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	430a      	orrs	r2, r1
 800440c:	61da      	str	r2, [r3, #28]
    
    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	6812      	ldr	r2, [r2, #0]
 8004416:	611a      	str	r2, [r3, #16]
   
    /* DMA2D FGCOLR register configuration -------------------------------------*/   
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2b0a      	cmp	r3, #10
 800441e:	d003      	beq.n	8004428 <HAL_DMA2D_ConfigLayer+0xfc>
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b09      	cmp	r3, #9
 8004426:	d106      	bne.n	8004436 <HAL_DMA2D_ConfigLayer+0x10a>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004434:	621a      	str	r2, [r3, #32]
    }   
  }   
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);  
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	371c      	adds	r7, #28
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	ff03000f 	.word	0xff03000f

08004458 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{  
 8004458:	b480      	push	{r7}
 800445a:	b08b      	sub	sp, #44	@ 0x2c
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0;
 8004466:	2300      	movs	r3, #0
 8004468:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp1 = 0;
 800446a:	2300      	movs	r3, #0
 800446c:	623b      	str	r3, [r7, #32]
  uint32_t tmp2 = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	61fb      	str	r3, [r7, #28]
  uint32_t tmp3 = 0;
 8004472:	2300      	movs	r3, #0
 8004474:	61bb      	str	r3, [r7, #24]
  uint32_t tmp4 = 0;
 8004476:	2300      	movs	r3, #0
 8004478:	617b      	str	r3, [r7, #20]
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004480:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	041a      	lsls	r2, r3, #16
 8004488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800448a:	431a      	orrs	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	430a      	orrs	r2, r1
 8004492:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	63da      	str	r2, [r3, #60]	@ 0x3c
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80044a4:	d174      	bne.n	8004590 <DMA2D_SetConfig+0x138>
  {    
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80044ac:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80044b4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80044bc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	617b      	str	r3, [r7, #20]
    
    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d108      	bne.n	80044de <DMA2D_SetConfig+0x86>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	431a      	orrs	r2, r3
 80044d2:	6a3b      	ldr	r3, [r7, #32]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	4313      	orrs	r3, r2
 80044da:	627b      	str	r3, [r7, #36]	@ 0x24
 80044dc:	e053      	b.n	8004586 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d106      	bne.n	80044f4 <DMA2D_SetConfig+0x9c>
    {
      tmp = (tmp3 | tmp2 | tmp4);  
 80044e6:	69ba      	ldr	r2, [r7, #24]
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	697a      	ldr	r2, [r7, #20]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044f2:	e048      	b.n	8004586 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d111      	bne.n	8004520 <DMA2D_SetConfig+0xc8>
    {
      tmp2 = (tmp2 >> 19);
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	0cdb      	lsrs	r3, r3, #19
 8004500:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10);
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	0a9b      	lsrs	r3, r3, #10
 8004506:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	08db      	lsrs	r3, r3, #3
 800450c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	015a      	lsls	r2, r3, #5
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	02db      	lsls	r3, r3, #11
 8004516:	4313      	orrs	r3, r2
 8004518:	697a      	ldr	r2, [r7, #20]
 800451a:	4313      	orrs	r3, r2
 800451c:	627b      	str	r3, [r7, #36]	@ 0x24
 800451e:	e032      	b.n	8004586 <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b03      	cmp	r3, #3
 8004526:	d117      	bne.n	8004558 <DMA2D_SetConfig+0x100>
    { 
      tmp1 = (tmp1 >> 31);
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	0fdb      	lsrs	r3, r3, #31
 800452c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19);
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	0cdb      	lsrs	r3, r3, #19
 8004532:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11);
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	0adb      	lsrs	r3, r3, #11
 8004538:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );      
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	08db      	lsrs	r3, r3, #3
 800453e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	015a      	lsls	r2, r3, #5
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	029b      	lsls	r3, r3, #10
 8004548:	431a      	orrs	r2, r3
 800454a:	6a3b      	ldr	r3, [r7, #32]
 800454c:	03db      	lsls	r3, r3, #15
 800454e:	4313      	orrs	r3, r2
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	4313      	orrs	r3, r2
 8004554:	627b      	str	r3, [r7, #36]	@ 0x24
 8004556:	e016      	b.n	8004586 <DMA2D_SetConfig+0x12e>
    } 
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28);
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	0f1b      	lsrs	r3, r3, #28
 800455c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20);
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	0d1b      	lsrs	r3, r3, #20
 8004562:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12);
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	0b1b      	lsrs	r3, r3, #12
 8004568:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4 );
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	091b      	lsrs	r3, r3, #4
 800456e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	011a      	lsls	r2, r3, #4
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	021b      	lsls	r3, r3, #8
 8004578:	431a      	orrs	r2, r3
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	031b      	lsls	r3, r3, #12
 800457e:	4313      	orrs	r3, r2
 8004580:	697a      	ldr	r2, [r7, #20]
 8004582:	4313      	orrs	r3, r2
 8004584:	627b      	str	r3, [r7, #36]	@ 0x24
    }    
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800458c:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800458e:	e003      	b.n	8004598 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	60da      	str	r2, [r3, #12]
}
 8004598:	bf00      	nop
 800459a:	372c      	adds	r7, #44	@ 0x2c
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b089      	sub	sp, #36	@ 0x24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80045ae:	2300      	movs	r3, #0
 80045b0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80045b2:	2300      	movs	r3, #0
 80045b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80045b6:	2300      	movs	r3, #0
 80045b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80045ba:	2300      	movs	r3, #0
 80045bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80045be:	2300      	movs	r3, #0
 80045c0:	61fb      	str	r3, [r7, #28]
 80045c2:	e175      	b.n	80048b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80045c4:	2201      	movs	r2, #1
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	fa02 f303 	lsl.w	r3, r2, r3
 80045cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	697a      	ldr	r2, [r7, #20]
 80045d4:	4013      	ands	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	429a      	cmp	r2, r3
 80045de:	f040 8164 	bne.w	80048aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_Init+0x4e>
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	2b12      	cmp	r3, #18
 80045f0:	d123      	bne.n	800463a <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	08da      	lsrs	r2, r3, #3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	3208      	adds	r2, #8
 80045fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	220f      	movs	r2, #15
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	43db      	mvns	r3, r3
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	4013      	ands	r3, r2
 8004614:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	691a      	ldr	r2, [r3, #16]
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	fa02 f303 	lsl.w	r3, r2, r3
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	4313      	orrs	r3, r2
 800462a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	08da      	lsrs	r2, r3, #3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	3208      	adds	r2, #8
 8004634:	69b9      	ldr	r1, [r7, #24]
 8004636:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	2203      	movs	r2, #3
 8004646:	fa02 f303 	lsl.w	r3, r2, r3
 800464a:	43db      	mvns	r3, r3
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	4013      	ands	r3, r2
 8004650:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f003 0203 	and.w	r2, r3, #3
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	005b      	lsls	r3, r3, #1
 800465e:	fa02 f303 	lsl.w	r3, r2, r3
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	4313      	orrs	r3, r2
 8004666:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	69ba      	ldr	r2, [r7, #24]
 800466c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d00b      	beq.n	800468e <HAL_GPIO_Init+0xea>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2b02      	cmp	r3, #2
 800467c:	d007      	beq.n	800468e <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004682:	2b11      	cmp	r3, #17
 8004684:	d003      	beq.n	800468e <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b12      	cmp	r3, #18
 800468c:	d130      	bne.n	80046f0 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	2203      	movs	r2, #3
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	43db      	mvns	r3, r3
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	4013      	ands	r3, r2
 80046a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	68da      	ldr	r2, [r3, #12]
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69ba      	ldr	r2, [r7, #24]
 80046bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046c4:	2201      	movs	r2, #1
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4013      	ands	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	091b      	lsrs	r3, r3, #4
 80046da:	f003 0201 	and.w	r2, r3, #1
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	2203      	movs	r2, #3
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	43db      	mvns	r3, r3
 8004702:	69ba      	ldr	r2, [r7, #24]
 8004704:	4013      	ands	r3, r2
 8004706:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	689a      	ldr	r2, [r3, #8]
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	005b      	lsls	r3, r3, #1
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4313      	orrs	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004728:	2b00      	cmp	r3, #0
 800472a:	f000 80be 	beq.w	80048aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800472e:	4b66      	ldr	r3, [pc, #408]	@ (80048c8 <HAL_GPIO_Init+0x324>)
 8004730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004732:	4a65      	ldr	r2, [pc, #404]	@ (80048c8 <HAL_GPIO_Init+0x324>)
 8004734:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004738:	6453      	str	r3, [r2, #68]	@ 0x44
 800473a:	4b63      	ldr	r3, [pc, #396]	@ (80048c8 <HAL_GPIO_Init+0x324>)
 800473c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004742:	60fb      	str	r3, [r7, #12]
 8004744:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004746:	4a61      	ldr	r2, [pc, #388]	@ (80048cc <HAL_GPIO_Init+0x328>)
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	089b      	lsrs	r3, r3, #2
 800474c:	3302      	adds	r3, #2
 800474e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004752:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	f003 0303 	and.w	r3, r3, #3
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	220f      	movs	r2, #15
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	43db      	mvns	r3, r3
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4013      	ands	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a58      	ldr	r2, [pc, #352]	@ (80048d0 <HAL_GPIO_Init+0x32c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d037      	beq.n	80047e2 <HAL_GPIO_Init+0x23e>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a57      	ldr	r2, [pc, #348]	@ (80048d4 <HAL_GPIO_Init+0x330>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d031      	beq.n	80047de <HAL_GPIO_Init+0x23a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a56      	ldr	r2, [pc, #344]	@ (80048d8 <HAL_GPIO_Init+0x334>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d02b      	beq.n	80047da <HAL_GPIO_Init+0x236>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a55      	ldr	r2, [pc, #340]	@ (80048dc <HAL_GPIO_Init+0x338>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d025      	beq.n	80047d6 <HAL_GPIO_Init+0x232>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a54      	ldr	r2, [pc, #336]	@ (80048e0 <HAL_GPIO_Init+0x33c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d01f      	beq.n	80047d2 <HAL_GPIO_Init+0x22e>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a53      	ldr	r2, [pc, #332]	@ (80048e4 <HAL_GPIO_Init+0x340>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d019      	beq.n	80047ce <HAL_GPIO_Init+0x22a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a52      	ldr	r2, [pc, #328]	@ (80048e8 <HAL_GPIO_Init+0x344>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d013      	beq.n	80047ca <HAL_GPIO_Init+0x226>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a51      	ldr	r2, [pc, #324]	@ (80048ec <HAL_GPIO_Init+0x348>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d00d      	beq.n	80047c6 <HAL_GPIO_Init+0x222>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a50      	ldr	r2, [pc, #320]	@ (80048f0 <HAL_GPIO_Init+0x34c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d007      	beq.n	80047c2 <HAL_GPIO_Init+0x21e>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a4f      	ldr	r2, [pc, #316]	@ (80048f4 <HAL_GPIO_Init+0x350>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d101      	bne.n	80047be <HAL_GPIO_Init+0x21a>
 80047ba:	2309      	movs	r3, #9
 80047bc:	e012      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047be:	230a      	movs	r3, #10
 80047c0:	e010      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047c2:	2308      	movs	r3, #8
 80047c4:	e00e      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047c6:	2307      	movs	r3, #7
 80047c8:	e00c      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047ca:	2306      	movs	r3, #6
 80047cc:	e00a      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047ce:	2305      	movs	r3, #5
 80047d0:	e008      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047d2:	2304      	movs	r3, #4
 80047d4:	e006      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047d6:	2303      	movs	r3, #3
 80047d8:	e004      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047da:	2302      	movs	r3, #2
 80047dc:	e002      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <HAL_GPIO_Init+0x240>
 80047e2:	2300      	movs	r3, #0
 80047e4:	69fa      	ldr	r2, [r7, #28]
 80047e6:	f002 0203 	and.w	r2, r2, #3
 80047ea:	0092      	lsls	r2, r2, #2
 80047ec:	4093      	lsls	r3, r2
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80047f4:	4935      	ldr	r1, [pc, #212]	@ (80048cc <HAL_GPIO_Init+0x328>)
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	089b      	lsrs	r3, r3, #2
 80047fa:	3302      	adds	r3, #2
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004802:	4b3d      	ldr	r3, [pc, #244]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	43db      	mvns	r3, r3
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	4013      	ands	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004826:	4a34      	ldr	r2, [pc, #208]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800482c:	4b32      	ldr	r3, [pc, #200]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	43db      	mvns	r3, r3
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	4013      	ands	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004850:	4a29      	ldr	r2, [pc, #164]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004856:	4b28      	ldr	r3, [pc, #160]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	43db      	mvns	r3, r3
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	4013      	ands	r3, r2
 8004864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800487a:	4a1f      	ldr	r2, [pc, #124]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004880:	4b1d      	ldr	r3, [pc, #116]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	43db      	mvns	r3, r3
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	4013      	ands	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048a4:	4a14      	ldr	r2, [pc, #80]	@ (80048f8 <HAL_GPIO_Init+0x354>)
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	3301      	adds	r3, #1
 80048ae:	61fb      	str	r3, [r7, #28]
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	2b0f      	cmp	r3, #15
 80048b4:	f67f ae86 	bls.w	80045c4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80048b8:	bf00      	nop
 80048ba:	bf00      	nop
 80048bc:	3724      	adds	r7, #36	@ 0x24
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	40023800 	.word	0x40023800
 80048cc:	40013800 	.word	0x40013800
 80048d0:	40020000 	.word	0x40020000
 80048d4:	40020400 	.word	0x40020400
 80048d8:	40020800 	.word	0x40020800
 80048dc:	40020c00 	.word	0x40020c00
 80048e0:	40021000 	.word	0x40021000
 80048e4:	40021400 	.word	0x40021400
 80048e8:	40021800 	.word	0x40021800
 80048ec:	40021c00 	.word	0x40021c00
 80048f0:	40022000 	.word	0x40022000
 80048f4:	40022400 	.word	0x40022400
 80048f8:	40013c00 	.word	0x40013c00

080048fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004906:	2300      	movs	r3, #0
 8004908:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800490a:	2300      	movs	r3, #0
 800490c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800490e:	2300      	movs	r3, #0
 8004910:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004912:	2300      	movs	r3, #0
 8004914:	617b      	str	r3, [r7, #20]
 8004916:	e0d9      	b.n	8004acc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004918:	2201      	movs	r2, #1
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	fa02 f303 	lsl.w	r3, r2, r3
 8004920:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004922:	683a      	ldr	r2, [r7, #0]
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	4013      	ands	r3, r2
 8004928:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	429a      	cmp	r2, r3
 8004930:	f040 80c9 	bne.w	8004ac6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	2103      	movs	r1, #3
 800493e:	fa01 f303 	lsl.w	r3, r1, r3
 8004942:	43db      	mvns	r3, r3
 8004944:	401a      	ands	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	08da      	lsrs	r2, r3, #3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	3208      	adds	r2, #8
 8004952:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	220f      	movs	r2, #15
 8004960:	fa02 f303 	lsl.w	r3, r2, r3
 8004964:	43db      	mvns	r3, r3
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	08d2      	lsrs	r2, r2, #3
 800496a:	4019      	ands	r1, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	3208      	adds	r2, #8
 8004970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	2103      	movs	r1, #3
 800497e:	fa01 f303 	lsl.w	r3, r1, r3
 8004982:	43db      	mvns	r3, r3
 8004984:	401a      	ands	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	2101      	movs	r1, #1
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	fa01 f303 	lsl.w	r3, r1, r3
 8004996:	43db      	mvns	r3, r3
 8004998:	401a      	ands	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	2103      	movs	r1, #3
 80049a8:	fa01 f303 	lsl.w	r3, r1, r3
 80049ac:	43db      	mvns	r3, r3
 80049ae:	401a      	ands	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80049b4:	4a4b      	ldr	r2, [pc, #300]	@ (8004ae4 <HAL_GPIO_DeInit+0x1e8>)
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	089b      	lsrs	r3, r3, #2
 80049ba:	3302      	adds	r3, #2
 80049bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049c0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f003 0303 	and.w	r3, r3, #3
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	220f      	movs	r2, #15
 80049cc:	fa02 f303 	lsl.w	r3, r2, r3
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	4013      	ands	r3, r2
 80049d4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a43      	ldr	r2, [pc, #268]	@ (8004ae8 <HAL_GPIO_DeInit+0x1ec>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d037      	beq.n	8004a4e <HAL_GPIO_DeInit+0x152>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a42      	ldr	r2, [pc, #264]	@ (8004aec <HAL_GPIO_DeInit+0x1f0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d031      	beq.n	8004a4a <HAL_GPIO_DeInit+0x14e>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a41      	ldr	r2, [pc, #260]	@ (8004af0 <HAL_GPIO_DeInit+0x1f4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d02b      	beq.n	8004a46 <HAL_GPIO_DeInit+0x14a>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a40      	ldr	r2, [pc, #256]	@ (8004af4 <HAL_GPIO_DeInit+0x1f8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d025      	beq.n	8004a42 <HAL_GPIO_DeInit+0x146>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a3f      	ldr	r2, [pc, #252]	@ (8004af8 <HAL_GPIO_DeInit+0x1fc>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d01f      	beq.n	8004a3e <HAL_GPIO_DeInit+0x142>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a3e      	ldr	r2, [pc, #248]	@ (8004afc <HAL_GPIO_DeInit+0x200>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d019      	beq.n	8004a3a <HAL_GPIO_DeInit+0x13e>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a3d      	ldr	r2, [pc, #244]	@ (8004b00 <HAL_GPIO_DeInit+0x204>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d013      	beq.n	8004a36 <HAL_GPIO_DeInit+0x13a>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a3c      	ldr	r2, [pc, #240]	@ (8004b04 <HAL_GPIO_DeInit+0x208>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d00d      	beq.n	8004a32 <HAL_GPIO_DeInit+0x136>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a3b      	ldr	r2, [pc, #236]	@ (8004b08 <HAL_GPIO_DeInit+0x20c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d007      	beq.n	8004a2e <HAL_GPIO_DeInit+0x132>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a3a      	ldr	r2, [pc, #232]	@ (8004b0c <HAL_GPIO_DeInit+0x210>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d101      	bne.n	8004a2a <HAL_GPIO_DeInit+0x12e>
 8004a26:	2309      	movs	r3, #9
 8004a28:	e012      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a2a:	230a      	movs	r3, #10
 8004a2c:	e010      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a2e:	2308      	movs	r3, #8
 8004a30:	e00e      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a32:	2307      	movs	r3, #7
 8004a34:	e00c      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a36:	2306      	movs	r3, #6
 8004a38:	e00a      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a3a:	2305      	movs	r3, #5
 8004a3c:	e008      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a3e:	2304      	movs	r3, #4
 8004a40:	e006      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a42:	2303      	movs	r3, #3
 8004a44:	e004      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a46:	2302      	movs	r3, #2
 8004a48:	e002      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <HAL_GPIO_DeInit+0x154>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	f002 0203 	and.w	r2, r2, #3
 8004a56:	0092      	lsls	r2, r2, #2
 8004a58:	4093      	lsls	r3, r2
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d132      	bne.n	8004ac6 <HAL_GPIO_DeInit+0x1ca>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	220f      	movs	r2, #15
 8004a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8004a70:	4a1c      	ldr	r2, [pc, #112]	@ (8004ae4 <HAL_GPIO_DeInit+0x1e8>)
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	089b      	lsrs	r3, r3, #2
 8004a76:	3302      	adds	r3, #2
 8004a78:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	43da      	mvns	r2, r3
 8004a80:	4818      	ldr	r0, [pc, #96]	@ (8004ae4 <HAL_GPIO_DeInit+0x1e8>)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	089b      	lsrs	r3, r3, #2
 8004a86:	400a      	ands	r2, r1
 8004a88:	3302      	adds	r3, #2
 8004a8a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004a8e:	4b20      	ldr	r3, [pc, #128]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	43db      	mvns	r3, r3
 8004a96:	491e      	ldr	r1, [pc, #120]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004a98:	4013      	ands	r3, r2
 8004a9a:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	43db      	mvns	r3, r3
 8004aa4:	491a      	ldr	r1, [pc, #104]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004aaa:	4b19      	ldr	r3, [pc, #100]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004aac:	689a      	ldr	r2, [r3, #8]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	43db      	mvns	r3, r3
 8004ab2:	4917      	ldr	r1, [pc, #92]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004ab8:	4b15      	ldr	r3, [pc, #84]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004aba:	68da      	ldr	r2, [r3, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	43db      	mvns	r3, r3
 8004ac0:	4913      	ldr	r1, [pc, #76]	@ (8004b10 <HAL_GPIO_DeInit+0x214>)
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	60cb      	str	r3, [r1, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	2b0f      	cmp	r3, #15
 8004ad0:	f67f af22 	bls.w	8004918 <HAL_GPIO_DeInit+0x1c>
	  }
    }
  }
}
 8004ad4:	bf00      	nop
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40013800 	.word	0x40013800
 8004ae8:	40020000 	.word	0x40020000
 8004aec:	40020400 	.word	0x40020400
 8004af0:	40020800 	.word	0x40020800
 8004af4:	40020c00 	.word	0x40020c00
 8004af8:	40021000 	.word	0x40021000
 8004afc:	40021400 	.word	0x40021400
 8004b00:	40021800 	.word	0x40021800
 8004b04:	40021c00 	.word	0x40021c00
 8004b08:	40022000 	.word	0x40022000
 8004b0c:	40022400 	.word	0x40022400
 8004b10:	40013c00 	.word	0x40013c00

08004b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	807b      	strh	r3, [r7, #2]
 8004b20:	4613      	mov	r3, r2
 8004b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b24:	787b      	ldrb	r3, [r7, #1]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b2a:	887a      	ldrh	r2, [r7, #2]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004b30:	e003      	b.n	8004b3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004b32:	887b      	ldrh	r3, [r7, #2]
 8004b34:	041a      	lsls	r2, r3, #16
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	619a      	str	r2, [r3, #24]
}
 8004b3a:	bf00      	nop
 8004b3c:	370c      	adds	r7, #12
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
	...

08004b48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e07f      	b.n	8004c5a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d106      	bne.n	8004b74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f005 fc32 	bl	800a3d8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2224      	movs	r2, #36	@ 0x24
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0201 	bic.w	r2, r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004b98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689a      	ldr	r2, [r3, #8]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ba8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d107      	bne.n	8004bc2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bbe:	609a      	str	r2, [r3, #8]
 8004bc0:	e006      	b.n	8004bd0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004bce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d104      	bne.n	8004be2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004be0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6859      	ldr	r1, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	4b1d      	ldr	r3, [pc, #116]	@ (8004c64 <HAL_I2C_Init+0x11c>)
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68da      	ldr	r2, [r3, #12]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691a      	ldr	r2, [r3, #16]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	ea42 0103 	orr.w	r1, r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	021a      	lsls	r2, r3, #8
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	69d9      	ldr	r1, [r3, #28]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a1a      	ldr	r2, [r3, #32]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0201 	orr.w	r2, r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2220      	movs	r2, #32
 8004c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	02008000 	.word	0x02008000

08004c68 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e021      	b.n	8004cbe <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2224      	movs	r2, #36	@ 0x24
 8004c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0201 	bic.w	r2, r2, #1
 8004c90:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f005 fbe4 	bl	800a460 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
	...

08004cc8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b088      	sub	sp, #32
 8004ccc:	af02      	add	r7, sp, #8
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	4608      	mov	r0, r1
 8004cd2:	4611      	mov	r1, r2
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	817b      	strh	r3, [r7, #10]
 8004cda:	460b      	mov	r3, r1
 8004cdc:	813b      	strh	r3, [r7, #8]
 8004cde:	4613      	mov	r3, r2
 8004ce0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b20      	cmp	r3, #32
 8004cf0:	f040 8109 	bne.w	8004f06 <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cf4:	6a3b      	ldr	r3, [r7, #32]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <HAL_I2C_Mem_Write+0x38>
 8004cfa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e101      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d101      	bne.n	8004d12 <HAL_I2C_Mem_Write+0x4a>
 8004d0e:	2302      	movs	r3, #2
 8004d10:	e0fa      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d1a:	f7fe fd9d 	bl	8003858 <HAL_GetTick>
 8004d1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	2319      	movs	r3, #25
 8004d26:	2201      	movs	r2, #1
 8004d28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 fb09 	bl	8005344 <I2C_WaitOnFlagUntilTimeout>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e0e5      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2221      	movs	r2, #33	@ 0x21
 8004d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2240      	movs	r2, #64	@ 0x40
 8004d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6a3a      	ldr	r2, [r7, #32]
 8004d56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d64:	88f8      	ldrh	r0, [r7, #6]
 8004d66:	893a      	ldrh	r2, [r7, #8]
 8004d68:	8979      	ldrh	r1, [r7, #10]
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	9301      	str	r3, [sp, #4]
 8004d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	4603      	mov	r3, r0
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f000 fa01 	bl	800517c <I2C_RequestMemoryWrite>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00f      	beq.n	8004da0 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d84:	2b04      	cmp	r3, #4
 8004d86:	d105      	bne.n	8004d94 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e0b9      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e0b3      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	2bff      	cmp	r3, #255	@ 0xff
 8004da8:	d90e      	bls.n	8004dc8 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	22ff      	movs	r2, #255	@ 0xff
 8004dae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	8979      	ldrh	r1, [r7, #10]
 8004db8:	2300      	movs	r3, #0
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f000 fbd3 	bl	800556c <I2C_TransferConfig>
 8004dc6:	e00f      	b.n	8004de8 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	8979      	ldrh	r1, [r7, #10]
 8004dda:	2300      	movs	r3, #0
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 fbc2 	bl	800556c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 fae3 	bl	80053b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d007      	beq.n	8004e08 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfc:	2b04      	cmp	r3, #4
 8004dfe:	d101      	bne.n	8004e04 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e081      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e07f      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0c:	1c59      	adds	r1, r3, #1
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	6251      	str	r1, [r2, #36]	@ 0x24
 8004e12:	781a      	ldrb	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	3b01      	subs	r3, #1
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d135      	bne.n	8004ea8 <HAL_I2C_Mem_Write+0x1e0>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d030      	beq.n	8004ea8 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	9300      	str	r3, [sp, #0]
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	2180      	movs	r1, #128	@ 0x80
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 fa77 	bl	8005344 <I2C_WaitOnFlagUntilTimeout>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e053      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2bff      	cmp	r3, #255	@ 0xff
 8004e68:	d90e      	bls.n	8004e88 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	22ff      	movs	r2, #255	@ 0xff
 8004e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	8979      	ldrh	r1, [r7, #10]
 8004e78:	2300      	movs	r3, #0
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fb73 	bl	800556c <I2C_TransferConfig>
 8004e86:	e00f      	b.n	8004ea8 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	8979      	ldrh	r1, [r7, #10]
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f000 fb62 	bl	800556c <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d19a      	bne.n	8004de8 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f000 fabe 	bl	8005438 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d007      	beq.n	8004ed2 <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d101      	bne.n	8004ece <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e01c      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e01a      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6859      	ldr	r1, [r3, #4]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f10 <HAL_I2C_Mem_Write+0x248>)
 8004ee6:	400b      	ands	r3, r1
 8004ee8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2220      	movs	r2, #32
 8004eee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f02:	2300      	movs	r3, #0
 8004f04:	e000      	b.n	8004f08 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8004f06:	2302      	movs	r3, #2
  }
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3718      	adds	r7, #24
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	fe00e800 	.word	0xfe00e800

08004f14 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af02      	add	r7, sp, #8
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	4608      	mov	r0, r1
 8004f1e:	4611      	mov	r1, r2
 8004f20:	461a      	mov	r2, r3
 8004f22:	4603      	mov	r3, r0
 8004f24:	817b      	strh	r3, [r7, #10]
 8004f26:	460b      	mov	r3, r1
 8004f28:	813b      	strh	r3, [r7, #8]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b20      	cmp	r3, #32
 8004f3c:	f040 8107 	bne.w	800514e <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d002      	beq.n	8004f4c <HAL_I2C_Mem_Read+0x38>
 8004f46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d101      	bne.n	8004f50 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e0ff      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d101      	bne.n	8004f5e <HAL_I2C_Mem_Read+0x4a>
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	e0f8      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2201      	movs	r2, #1
 8004f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f66:	f7fe fc77 	bl	8003858 <HAL_GetTick>
 8004f6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	2319      	movs	r3, #25
 8004f72:	2201      	movs	r2, #1
 8004f74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 f9e3 	bl	8005344 <I2C_WaitOnFlagUntilTimeout>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e0e3      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2222      	movs	r2, #34	@ 0x22
 8004f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2240      	movs	r2, #64	@ 0x40
 8004f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6a3a      	ldr	r2, [r7, #32]
 8004fa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fb0:	88f8      	ldrh	r0, [r7, #6]
 8004fb2:	893a      	ldrh	r2, [r7, #8]
 8004fb4:	8979      	ldrh	r1, [r7, #10]
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	9301      	str	r3, [sp, #4]
 8004fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f93b 	bl	800523c <I2C_RequestMemoryRead>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00f      	beq.n	8004fec <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd0:	2b04      	cmp	r3, #4
 8004fd2:	d105      	bne.n	8004fe0 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0b7      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e0b1      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	2bff      	cmp	r3, #255	@ 0xff
 8004ff4:	d90e      	bls.n	8005014 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	22ff      	movs	r2, #255	@ 0xff
 8004ffa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005000:	b2da      	uxtb	r2, r3
 8005002:	8979      	ldrh	r1, [r7, #10]
 8005004:	4b54      	ldr	r3, [pc, #336]	@ (8005158 <HAL_I2C_Mem_Read+0x244>)
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f000 faad 	bl	800556c <I2C_TransferConfig>
 8005012:	e00f      	b.n	8005034 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005018:	b29a      	uxth	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005022:	b2da      	uxtb	r2, r3
 8005024:	8979      	ldrh	r1, [r7, #10]
 8005026:	4b4c      	ldr	r3, [pc, #304]	@ (8005158 <HAL_I2C_Mem_Read+0x244>)
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f000 fa9c 	bl	800556c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503a:	2200      	movs	r2, #0
 800503c:	2104      	movs	r1, #4
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 f980 	bl	8005344 <I2C_WaitOnFlagUntilTimeout>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e080      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	1c59      	adds	r1, r3, #1
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	6251      	str	r1, [r2, #36]	@ 0x24
 800505e:	b2c2      	uxtb	r2, r0
 8005060:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005066:	3b01      	subs	r3, #1
 8005068:	b29a      	uxth	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005072:	b29b      	uxth	r3, r3
 8005074:	3b01      	subs	r3, #1
 8005076:	b29a      	uxth	r2, r3
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005080:	2b00      	cmp	r3, #0
 8005082:	d135      	bne.n	80050f0 <HAL_I2C_Mem_Read+0x1dc>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d030      	beq.n	80050f0 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005094:	2200      	movs	r2, #0
 8005096:	2180      	movs	r1, #128	@ 0x80
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 f953 	bl	8005344 <I2C_WaitOnFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e053      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2bff      	cmp	r3, #255	@ 0xff
 80050b0:	d90e      	bls.n	80050d0 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	22ff      	movs	r2, #255	@ 0xff
 80050b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050bc:	b2da      	uxtb	r2, r3
 80050be:	8979      	ldrh	r1, [r7, #10]
 80050c0:	2300      	movs	r3, #0
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 fa4f 	bl	800556c <I2C_TransferConfig>
 80050ce:	e00f      	b.n	80050f0 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050de:	b2da      	uxtb	r2, r3
 80050e0:	8979      	ldrh	r1, [r7, #10]
 80050e2:	2300      	movs	r3, #0
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f000 fa3e 	bl	800556c <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d19c      	bne.n	8005034 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f99a 	bl	8005438 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d007      	beq.n	800511a <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800510e:	2b04      	cmp	r3, #4
 8005110:	d101      	bne.n	8005116 <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e01c      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e01a      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2220      	movs	r2, #32
 8005120:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6859      	ldr	r1, [r3, #4]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	4b0b      	ldr	r3, [pc, #44]	@ (800515c <HAL_I2C_Mem_Read+0x248>)
 800512e:	400b      	ands	r3, r1
 8005130:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	e000      	b.n	8005150 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 800514e:	2302      	movs	r3, #2
  }
}
 8005150:	4618      	mov	r0, r3
 8005152:	3718      	adds	r7, #24
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	80002400 	.word	0x80002400
 800515c:	fe00e800 	.word	0xfe00e800

08005160 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800516e:	b2db      	uxtb	r3, r3
}
 8005170:	4618      	mov	r0, r3
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af02      	add	r7, sp, #8
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	4608      	mov	r0, r1
 8005186:	4611      	mov	r1, r2
 8005188:	461a      	mov	r2, r3
 800518a:	4603      	mov	r3, r0
 800518c:	817b      	strh	r3, [r7, #10]
 800518e:	460b      	mov	r3, r1
 8005190:	813b      	strh	r3, [r7, #8]
 8005192:	4613      	mov	r3, r2
 8005194:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005196:	88fb      	ldrh	r3, [r7, #6]
 8005198:	b2da      	uxtb	r2, r3
 800519a:	8979      	ldrh	r1, [r7, #10]
 800519c:	4b26      	ldr	r3, [pc, #152]	@ (8005238 <I2C_RequestMemoryWrite+0xbc>)
 800519e:	9300      	str	r3, [sp, #0]
 80051a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 f9e1 	bl	800556c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051aa:	69fa      	ldr	r2, [r7, #28]
 80051ac:	69b9      	ldr	r1, [r7, #24]
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f000 f902 	bl	80053b8 <I2C_WaitOnTXISFlagUntilTimeout>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d007      	beq.n	80051ca <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051be:	2b04      	cmp	r3, #4
 80051c0:	d101      	bne.n	80051c6 <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e034      	b.n	8005230 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e032      	b.n	8005230 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d105      	bne.n	80051dc <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80051d0:	893b      	ldrh	r3, [r7, #8]
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80051da:	e01b      	b.n	8005214 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80051dc:	893b      	ldrh	r3, [r7, #8]
 80051de:	0a1b      	lsrs	r3, r3, #8
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	b2da      	uxtb	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051ea:	69fa      	ldr	r2, [r7, #28]
 80051ec:	69b9      	ldr	r1, [r7, #24]
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	f000 f8e2 	bl	80053b8 <I2C_WaitOnTXISFlagUntilTimeout>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d007      	beq.n	800520a <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fe:	2b04      	cmp	r3, #4
 8005200:	d101      	bne.n	8005206 <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e014      	b.n	8005230 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e012      	b.n	8005230 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800520a:	893b      	ldrh	r3, [r7, #8]
 800520c:	b2da      	uxtb	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	2200      	movs	r2, #0
 800521c:	2180      	movs	r1, #128	@ 0x80
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 f890 	bl	8005344 <I2C_WaitOnFlagUntilTimeout>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e000      	b.n	8005230 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	80002000 	.word	0x80002000

0800523c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af02      	add	r7, sp, #8
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	4608      	mov	r0, r1
 8005246:	4611      	mov	r1, r2
 8005248:	461a      	mov	r2, r3
 800524a:	4603      	mov	r3, r0
 800524c:	817b      	strh	r3, [r7, #10]
 800524e:	460b      	mov	r3, r1
 8005250:	813b      	strh	r3, [r7, #8]
 8005252:	4613      	mov	r3, r2
 8005254:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005256:	88fb      	ldrh	r3, [r7, #6]
 8005258:	b2da      	uxtb	r2, r3
 800525a:	8979      	ldrh	r1, [r7, #10]
 800525c:	4b26      	ldr	r3, [pc, #152]	@ (80052f8 <I2C_RequestMemoryRead+0xbc>)
 800525e:	9300      	str	r3, [sp, #0]
 8005260:	2300      	movs	r3, #0
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f982 	bl	800556c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005268:	69fa      	ldr	r2, [r7, #28]
 800526a:	69b9      	ldr	r1, [r7, #24]
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f000 f8a3 	bl	80053b8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d007      	beq.n	8005288 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527c:	2b04      	cmp	r3, #4
 800527e:	d101      	bne.n	8005284 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e034      	b.n	80052ee <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e032      	b.n	80052ee <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d105      	bne.n	800529a <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800528e:	893b      	ldrh	r3, [r7, #8]
 8005290:	b2da      	uxtb	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	629a      	str	r2, [r3, #40]	@ 0x28
 8005298:	e01b      	b.n	80052d2 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800529a:	893b      	ldrh	r3, [r7, #8]
 800529c:	0a1b      	lsrs	r3, r3, #8
 800529e:	b29b      	uxth	r3, r3
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052a8:	69fa      	ldr	r2, [r7, #28]
 80052aa:	69b9      	ldr	r1, [r7, #24]
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 f883 	bl	80053b8 <I2C_WaitOnTXISFlagUntilTimeout>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d007      	beq.n	80052c8 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052bc:	2b04      	cmp	r3, #4
 80052be:	d101      	bne.n	80052c4 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e014      	b.n	80052ee <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e012      	b.n	80052ee <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052c8:	893b      	ldrh	r3, [r7, #8]
 80052ca:	b2da      	uxtb	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	2200      	movs	r2, #0
 80052da:	2140      	movs	r1, #64	@ 0x40
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f000 f831 	bl	8005344 <I2C_WaitOnFlagUntilTimeout>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e000      	b.n	80052ee <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3710      	adds	r7, #16
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	80002000 	.word	0x80002000

080052fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	f003 0302 	and.w	r3, r3, #2
 800530e:	2b02      	cmp	r3, #2
 8005310:	d103      	bne.n	800531a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2200      	movs	r2, #0
 8005318:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b01      	cmp	r3, #1
 8005326:	d007      	beq.n	8005338 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	699a      	ldr	r2, [r3, #24]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0201 	orr.w	r2, r2, #1
 8005336:	619a      	str	r2, [r3, #24]
  }
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	603b      	str	r3, [r7, #0]
 8005350:	4613      	mov	r3, r2
 8005352:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005354:	e01c      	b.n	8005390 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800535c:	d018      	beq.n	8005390 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d007      	beq.n	8005374 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005364:	f7fe fa78 	bl	8003858 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	429a      	cmp	r2, r3
 8005372:	d20d      	bcs.n	8005390 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2220      	movs	r2, #32
 8005378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e00f      	b.n	80053b0 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	699a      	ldr	r2, [r3, #24]
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	4013      	ands	r3, r2
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	429a      	cmp	r2, r3
 800539e:	bf0c      	ite	eq
 80053a0:	2301      	moveq	r3, #1
 80053a2:	2300      	movne	r3, #0
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	461a      	mov	r2, r3
 80053a8:	79fb      	ldrb	r3, [r7, #7]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d0d3      	beq.n	8005356 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3710      	adds	r7, #16
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	60b9      	str	r1, [r7, #8]
 80053c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053c4:	e02c      	b.n	8005420 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	68b9      	ldr	r1, [r7, #8]
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f000 f870 	bl	80054b0 <I2C_IsAcknowledgeFailed>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e02a      	b.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d01e      	beq.n	8005420 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d007      	beq.n	80053f8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80053e8:	f7fe fa36 	bl	8003858 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d213      	bcs.n	8005420 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fc:	f043 0220 	orr.w	r2, r3, #32
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e007      	b.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b02      	cmp	r3, #2
 800542c:	d1cb      	bne.n	80053c6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005444:	e028      	b.n	8005498 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	68b9      	ldr	r1, [r7, #8]
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 f830 	bl	80054b0 <I2C_IsAcknowledgeFailed>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e026      	b.n	80054a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d007      	beq.n	8005470 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005460:	f7fe f9fa 	bl	8003858 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	429a      	cmp	r2, r3
 800546e:	d213      	bcs.n	8005498 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e007      	b.n	80054a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b20      	cmp	r3, #32
 80054a4:	d1cf      	bne.n	8005446 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	f003 0310 	and.w	r3, r3, #16
 80054c6:	2b10      	cmp	r3, #16
 80054c8:	d148      	bne.n	800555c <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054ca:	e01c      	b.n	8005506 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d2:	d018      	beq.n	8005506 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d007      	beq.n	80054ea <I2C_IsAcknowledgeFailed+0x3a>
 80054da:	f7fe f9bd 	bl	8003858 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d20d      	bcs.n	8005506 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2220      	movs	r2, #32
 80054ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e02b      	b.n	800555e <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	f003 0320 	and.w	r3, r3, #32
 8005510:	2b20      	cmp	r3, #32
 8005512:	d1db      	bne.n	80054cc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2210      	movs	r2, #16
 800551a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2220      	movs	r2, #32
 8005522:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f7ff fee9 	bl	80052fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6859      	ldr	r1, [r3, #4]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	4b0c      	ldr	r3, [pc, #48]	@ (8005568 <I2C_IsAcknowledgeFailed+0xb8>)
 8005536:	400b      	ands	r3, r1
 8005538:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2204      	movs	r2, #4
 800553e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e000      	b.n	800555e <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	fe00e800 	.word	0xfe00e800

0800556c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	607b      	str	r3, [r7, #4]
 8005576:	460b      	mov	r3, r1
 8005578:	817b      	strh	r3, [r7, #10]
 800557a:	4613      	mov	r3, r2
 800557c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	0d5b      	lsrs	r3, r3, #21
 8005588:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800558c:	4b0d      	ldr	r3, [pc, #52]	@ (80055c4 <I2C_TransferConfig+0x58>)
 800558e:	430b      	orrs	r3, r1
 8005590:	43db      	mvns	r3, r3
 8005592:	ea02 0103 	and.w	r1, r2, r3
 8005596:	897b      	ldrh	r3, [r7, #10]
 8005598:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800559c:	7a7b      	ldrb	r3, [r7, #9]
 800559e:	041b      	lsls	r3, r3, #16
 80055a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80055a4:	431a      	orrs	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	431a      	orrs	r2, r3
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	431a      	orrs	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80055b6:	bf00      	nop
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	03ff63ff 	.word	0x03ff63ff

080055c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b20      	cmp	r3, #32
 80055dc:	d138      	bne.n	8005650 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d101      	bne.n	80055ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80055e8:	2302      	movs	r3, #2
 80055ea:	e032      	b.n	8005652 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2224      	movs	r2, #36	@ 0x24
 80055f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0201 	bic.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800561a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6819      	ldr	r1, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	430a      	orrs	r2, r1
 800562a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0201 	orr.w	r2, r2, #1
 800563a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2220      	movs	r2, #32
 8005640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800564c:	2300      	movs	r3, #0
 800564e:	e000      	b.n	8005652 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005650:	2302      	movs	r3, #2
  }
}
 8005652:	4618      	mov	r0, r3
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800565e:	b480      	push	{r7}
 8005660:	b085      	sub	sp, #20
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
 8005666:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005668:	2300      	movs	r3, #0
 800566a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2b20      	cmp	r3, #32
 8005676:	d139      	bne.n	80056ec <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800567e:	2b01      	cmp	r3, #1
 8005680:	d101      	bne.n	8005686 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8005682:	2302      	movs	r3, #2
 8005684:	e033      	b.n	80056ee <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2224      	movs	r2, #36	@ 0x24
 8005692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 0201 	bic.w	r2, r2, #1
 80056a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80056b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	021b      	lsls	r3, r3, #8
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	4313      	orrs	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	e000      	b.n	80056ee <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 80056ec:	2302      	movs	r3, #2
  }
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3714      	adds	r7, #20
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
	...

080056fc <HAL_LTDC_Init>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 8005704:	2300      	movs	r3, #0
 8005706:	60fb      	str	r3, [r7, #12]
 8005708:	2300      	movs	r3, #0
 800570a:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e0c7      	b.n	80058a6 <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d106      	bne.n	8005730 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f004 feb6 	bl	800a49c <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2202      	movs	r2, #2
 8005734:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699a      	ldr	r2, [r3, #24]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005746:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6999      	ldr	r1, [r3, #24]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800575c:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	619a      	str	r2, [r3, #24]

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	6899      	ldr	r1, [r3, #8]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	4b4e      	ldr	r3, [pc, #312]	@ (80058b0 <HAL_LTDC_Init+0x1b4>)
 8005778:	400b      	ands	r3, r1
 800577a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	695b      	ldr	r3, [r3, #20]
 8005780:	041b      	lsls	r3, r3, #16
 8005782:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6899      	ldr	r1, [r3, #8]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699a      	ldr	r2, [r3, #24]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	431a      	orrs	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	430a      	orrs	r2, r1
 8005798:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68d9      	ldr	r1, [r3, #12]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	4b42      	ldr	r3, [pc, #264]	@ (80058b0 <HAL_LTDC_Init+0x1b4>)
 80057a6:	400b      	ands	r3, r1
 80057a8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	69db      	ldr	r3, [r3, #28]
 80057ae:	041b      	lsls	r3, r3, #16
 80057b0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68d9      	ldr	r1, [r3, #12]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a1a      	ldr	r2, [r3, #32]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	431a      	orrs	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6919      	ldr	r1, [r3, #16]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	4b37      	ldr	r3, [pc, #220]	@ (80058b0 <HAL_LTDC_Init+0x1b4>)
 80057d4:	400b      	ands	r3, r1
 80057d6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	041b      	lsls	r3, r3, #16
 80057de:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6919      	ldr	r1, [r3, #16]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	431a      	orrs	r2, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6959      	ldr	r1, [r3, #20]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	4b2b      	ldr	r3, [pc, #172]	@ (80058b0 <HAL_LTDC_Init+0x1b4>)
 8005802:	400b      	ands	r3, r1
 8005804:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580a:	041b      	lsls	r3, r3, #16
 800580c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6959      	ldr	r1, [r3, #20]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	430a      	orrs	r2, r1
 8005822:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800582a:	021b      	lsls	r3, r3, #8
 800582c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005834:	041b      	lsls	r3, r3, #16
 8005836:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005846:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4313      	orrs	r3, r2
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800585a:	431a      	orrs	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	430a      	orrs	r2, r1
 8005862:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0204 	orr.w	r2, r2, #4
 8005872:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0202 	orr.w	r2, r2, #2
 8005882:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699a      	ldr	r2, [r3, #24]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	f000f800 	.word	0xf000f800

080058b4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 80058b4:	b5b0      	push	{r4, r5, r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d101      	bne.n	80058ce <HAL_LTDC_ConfigLayer+0x1a>
 80058ca:	2302      	movs	r3, #2
 80058cc:	e02c      	b.n	8005928 <HAL_LTDC_ConfigLayer+0x74>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2202      	movs	r2, #2
 80058da:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2134      	movs	r1, #52	@ 0x34
 80058e4:	fb01 f303 	mul.w	r3, r1, r3
 80058e8:	4413      	add	r3, r2
 80058ea:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	4614      	mov	r4, r2
 80058f2:	461d      	mov	r5, r3
 80058f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80058fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80058fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005900:	682b      	ldr	r3, [r5, #0]
 8005902:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	68b9      	ldr	r1, [r7, #8]
 8005908:	68f8      	ldr	r0, [r7, #12]
 800590a:	f000 f81f 	bl	800594c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2201      	movs	r2, #1
 8005914:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bdb0      	pop	{r4, r5, r7, pc}

08005930 <HAL_LTDC_GetState>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800593e:	b2db      	uxtb	r3, r3
}
 8005940:	4618      	mov	r0, r3
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800594c:	b480      	push	{r7}
 800594e:	b089      	sub	sp, #36	@ 0x24
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8005958:	2300      	movs	r3, #0
 800595a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0;
 800595c:	2300      	movs	r3, #0
 800595e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0;
 8005960:	2300      	movs	r3, #0
 8005962:	617b      	str	r3, [r7, #20]

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	0c1b      	lsrs	r3, r3, #16
 8005970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005974:	4413      	add	r3, r2
 8005976:	041b      	lsls	r3, r3, #16
 8005978:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	461a      	mov	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	01db      	lsls	r3, r3, #7
 8005984:	4413      	add	r3, r2
 8005986:	3384      	adds	r3, #132	@ 0x84
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	6812      	ldr	r2, [r2, #0]
 800598e:	4611      	mov	r1, r2
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	01d2      	lsls	r2, r2, #7
 8005994:	440a      	add	r2, r1
 8005996:	3284      	adds	r2, #132	@ 0x84
 8005998:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800599c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	0c1b      	lsrs	r3, r3, #16
 80059aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059ae:	4413      	add	r3, r2
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4619      	mov	r1, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	01db      	lsls	r3, r3, #7
 80059bc:	440b      	add	r3, r1
 80059be:	3384      	adds	r3, #132	@ 0x84
 80059c0:	4619      	mov	r1, r3
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	604b      	str	r3, [r1, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80059d6:	4413      	add	r3, r2
 80059d8:	041b      	lsls	r3, r3, #16
 80059da:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	461a      	mov	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	01db      	lsls	r3, r3, #7
 80059e6:	4413      	add	r3, r2
 80059e8:	3384      	adds	r3, #132	@ 0x84
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	6812      	ldr	r2, [r2, #0]
 80059f0:	4611      	mov	r1, r2
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	01d2      	lsls	r2, r2, #7
 80059f6:	440a      	add	r2, r1
 80059f8:	3284      	adds	r2, #132	@ 0x84
 80059fa:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80059fe:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a0e:	4413      	add	r3, r2
 8005a10:	1c5a      	adds	r2, r3, #1
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4619      	mov	r1, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	01db      	lsls	r3, r3, #7
 8005a1c:	440b      	add	r3, r1
 8005a1e:	3384      	adds	r3, #132	@ 0x84
 8005a20:	4619      	mov	r1, r3
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	01db      	lsls	r3, r3, #7
 8005a32:	4413      	add	r3, r2
 8005a34:	3384      	adds	r3, #132	@ 0x84
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	6812      	ldr	r2, [r2, #0]
 8005a3c:	4611      	mov	r1, r2
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	01d2      	lsls	r2, r2, #7
 8005a42:	440a      	add	r2, r1
 8005a44:	3284      	adds	r2, #132	@ 0x84
 8005a46:	f023 0307 	bic.w	r3, r3, #7
 8005a4a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	461a      	mov	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	01db      	lsls	r3, r3, #7
 8005a56:	4413      	add	r3, r2
 8005a58:	3384      	adds	r3, #132	@ 0x84
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	6113      	str	r3, [r2, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005a68:	021b      	lsls	r3, r3, #8
 8005a6a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005a72:	041b      	lsls	r3, r3, #16
 8005a74:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	061b      	lsls	r3, r3, #24
 8005a7c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	01db      	lsls	r3, r3, #7
 8005a88:	4413      	add	r3, r2
 8005a8a:	3384      	adds	r3, #132	@ 0x84
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	01db      	lsls	r3, r3, #7
 8005a98:	4413      	add	r3, r2
 8005a9a:	3384      	adds	r3, #132	@ 0x84
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	431a      	orrs	r2, r3
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	01db      	lsls	r3, r3, #7
 8005abc:	440b      	add	r3, r1
 8005abe:	3384      	adds	r3, #132	@ 0x84
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	461a      	mov	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	01db      	lsls	r3, r3, #7
 8005ad2:	4413      	add	r3, r2
 8005ad4:	3384      	adds	r3, #132	@ 0x84
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	6812      	ldr	r2, [r2, #0]
 8005adc:	4611      	mov	r1, r2
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	01d2      	lsls	r2, r2, #7
 8005ae2:	440a      	add	r2, r1
 8005ae4:	3284      	adds	r2, #132	@ 0x84
 8005ae6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005aea:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	461a      	mov	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	01db      	lsls	r3, r3, #7
 8005af6:	4413      	add	r3, r2
 8005af8:	3384      	adds	r3, #132	@ 0x84
 8005afa:	461a      	mov	r2, r3
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	461a      	mov	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	01db      	lsls	r3, r3, #7
 8005b0c:	4413      	add	r3, r2
 8005b0e:	3384      	adds	r3, #132	@ 0x84
 8005b10:	69da      	ldr	r2, [r3, #28]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4619      	mov	r1, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	01db      	lsls	r3, r3, #7
 8005b1c:	440b      	add	r3, r1
 8005b1e:	3384      	adds	r3, #132	@ 0x84
 8005b20:	4619      	mov	r1, r3
 8005b22:	4b58      	ldr	r3, [pc, #352]	@ (8005c84 <LTDC_SetConfig+0x338>)
 8005b24:	4013      	ands	r3, r2
 8005b26:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	69da      	ldr	r2, [r3, #28]
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	6a1b      	ldr	r3, [r3, #32]
 8005b30:	68f9      	ldr	r1, [r7, #12]
 8005b32:	6809      	ldr	r1, [r1, #0]
 8005b34:	4608      	mov	r0, r1
 8005b36:	6879      	ldr	r1, [r7, #4]
 8005b38:	01c9      	lsls	r1, r1, #7
 8005b3a:	4401      	add	r1, r0
 8005b3c:	3184      	adds	r1, #132	@ 0x84
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	61cb      	str	r3, [r1, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	461a      	mov	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	01db      	lsls	r3, r3, #7
 8005b4c:	4413      	add	r3, r2
 8005b4e:	3384      	adds	r3, #132	@ 0x84
 8005b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	461a      	mov	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	01db      	lsls	r3, r3, #7
 8005b5c:	4413      	add	r3, r2
 8005b5e:	3384      	adds	r3, #132	@ 0x84
 8005b60:	461a      	mov	r2, r3
 8005b62:	2300      	movs	r3, #0
 8005b64:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	01db      	lsls	r3, r3, #7
 8005b70:	4413      	add	r3, r2
 8005b72:	3384      	adds	r3, #132	@ 0x84
 8005b74:	461a      	mov	r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7a:	6293      	str	r3, [r2, #40]	@ 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d102      	bne.n	8005b8a <LTDC_SetConfig+0x23e>
  {
    tmp = 4;
 8005b84:	2304      	movs	r3, #4
 8005b86:	61fb      	str	r3, [r7, #28]
 8005b88:	e01b      	b.n	8005bc2 <LTDC_SetConfig+0x276>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d102      	bne.n	8005b98 <LTDC_SetConfig+0x24c>
  {
    tmp = 3;
 8005b92:	2303      	movs	r3, #3
 8005b94:	61fb      	str	r3, [r7, #28]
 8005b96:	e014      	b.n	8005bc2 <LTDC_SetConfig+0x276>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d00b      	beq.n	8005bb8 <LTDC_SetConfig+0x26c>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d007      	beq.n	8005bb8 <LTDC_SetConfig+0x26c>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005bac:	2b03      	cmp	r3, #3
 8005bae:	d003      	beq.n	8005bb8 <LTDC_SetConfig+0x26c>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005bb4:	2b07      	cmp	r3, #7
 8005bb6:	d102      	bne.n	8005bbe <LTDC_SetConfig+0x272>
  {
    tmp = 2;
 8005bb8:	2302      	movs	r3, #2
 8005bba:	61fb      	str	r3, [r7, #28]
 8005bbc:	e001      	b.n	8005bc2 <LTDC_SetConfig+0x276>
  }
  else
  {
    tmp = 1;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	61fb      	str	r3, [r7, #28]
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	01db      	lsls	r3, r3, #7
 8005bcc:	4413      	add	r3, r2
 8005bce:	3384      	adds	r3, #132	@ 0x84
 8005bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	6812      	ldr	r2, [r2, #0]
 8005bd6:	4611      	mov	r1, r2
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	01d2      	lsls	r2, r2, #7
 8005bdc:	440a      	add	r2, r1
 8005bde:	3284      	adds	r2, #132	@ 0x84
 8005be0:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8005be4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bea:	69fa      	ldr	r2, [r7, #28]
 8005bec:	fb02 f303 	mul.w	r3, r2, r3
 8005bf0:	041a      	lsls	r2, r3, #16
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	6859      	ldr	r1, [r3, #4]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	1acb      	subs	r3, r1, r3
 8005bfc:	69f9      	ldr	r1, [r7, #28]
 8005bfe:	fb01 f303 	mul.w	r3, r1, r3
 8005c02:	3303      	adds	r3, #3
 8005c04:	68f9      	ldr	r1, [r7, #12]
 8005c06:	6809      	ldr	r1, [r1, #0]
 8005c08:	4608      	mov	r0, r1
 8005c0a:	6879      	ldr	r1, [r7, #4]
 8005c0c:	01c9      	lsls	r1, r1, #7
 8005c0e:	4401      	add	r1, r0
 8005c10:	3184      	adds	r1, #132	@ 0x84
 8005c12:	4313      	orrs	r3, r2
 8005c14:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	01db      	lsls	r3, r3, #7
 8005c20:	4413      	add	r3, r2
 8005c22:	3384      	adds	r3, #132	@ 0x84
 8005c24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	01db      	lsls	r3, r3, #7
 8005c30:	440b      	add	r3, r1
 8005c32:	3384      	adds	r3, #132	@ 0x84
 8005c34:	4619      	mov	r1, r3
 8005c36:	4b14      	ldr	r3, [pc, #80]	@ (8005c88 <LTDC_SetConfig+0x33c>)
 8005c38:	4013      	ands	r3, r2
 8005c3a:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	461a      	mov	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	01db      	lsls	r3, r3, #7
 8005c46:	4413      	add	r3, r2
 8005c48:	3384      	adds	r3, #132	@ 0x84
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c50:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	01db      	lsls	r3, r3, #7
 8005c5c:	4413      	add	r3, r2
 8005c5e:	3384      	adds	r3, #132	@ 0x84
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	6812      	ldr	r2, [r2, #0]
 8005c66:	4611      	mov	r1, r2
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	01d2      	lsls	r2, r2, #7
 8005c6c:	440a      	add	r2, r1
 8005c6e:	3284      	adds	r2, #132	@ 0x84
 8005c70:	f043 0301 	orr.w	r3, r3, #1
 8005c74:	6013      	str	r3, [r2, #0]
}
 8005c76:	bf00      	nop
 8005c78:	3724      	adds	r7, #36	@ 0x24
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	fffff8f8 	.word	0xfffff8f8
 8005c88:	fffff800 	.word	0xfffff800

08005c8c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c90:	4b05      	ldr	r3, [pc, #20]	@ (8005ca8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a04      	ldr	r2, [pc, #16]	@ (8005ca8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005c96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c9a:	6013      	str	r3, [r2, #0]
}
 8005c9c:	bf00      	nop
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	40007000 	.word	0x40007000

08005cac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005cb6:	4b23      	ldr	r3, [pc, #140]	@ (8005d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8005cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cba:	4a22      	ldr	r2, [pc, #136]	@ (8005d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8005cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005cc2:	4b20      	ldr	r3, [pc, #128]	@ (8005d44 <HAL_PWREx_EnableOverDrive+0x98>)
 8005cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cca:	603b      	str	r3, [r7, #0]
 8005ccc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005cce:	4b1e      	ldr	r3, [pc, #120]	@ (8005d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a1d      	ldr	r2, [pc, #116]	@ (8005d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cd8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005cda:	f7fd fdbd 	bl	8003858 <HAL_GetTick>
 8005cde:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005ce0:	e009      	b.n	8005cf6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005ce2:	f7fd fdb9 	bl	8003858 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005cf0:	d901      	bls.n	8005cf6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e022      	b.n	8005d3c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005cf6:	4b14      	ldr	r3, [pc, #80]	@ (8005d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d02:	d1ee      	bne.n	8005ce2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005d04:	4b10      	ldr	r3, [pc, #64]	@ (8005d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a0f      	ldr	r2, [pc, #60]	@ (8005d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d0e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d10:	f7fd fda2 	bl	8003858 <HAL_GetTick>
 8005d14:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005d16:	e009      	b.n	8005d2c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005d18:	f7fd fd9e 	bl	8003858 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d26:	d901      	bls.n	8005d2c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e007      	b.n	8005d3c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005d2c:	4b06      	ldr	r3, [pc, #24]	@ (8005d48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d38:	d1ee      	bne.n	8005d18 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3708      	adds	r7, #8
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	40023800 	.word	0x40023800
 8005d48:	40007000 	.word	0x40007000

08005d4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8005d54:	2300      	movs	r3, #0
 8005d56:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e25c      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 8087 	beq.w	8005e7e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d70:	4b96      	ldr	r3, [pc, #600]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f003 030c 	and.w	r3, r3, #12
 8005d78:	2b04      	cmp	r3, #4
 8005d7a:	d00c      	beq.n	8005d96 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d7c:	4b93      	ldr	r3, [pc, #588]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f003 030c 	and.w	r3, r3, #12
 8005d84:	2b08      	cmp	r3, #8
 8005d86:	d112      	bne.n	8005dae <HAL_RCC_OscConfig+0x62>
 8005d88:	4b90      	ldr	r3, [pc, #576]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d94:	d10b      	bne.n	8005dae <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d96:	4b8d      	ldr	r3, [pc, #564]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d06c      	beq.n	8005e7c <HAL_RCC_OscConfig+0x130>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d168      	bne.n	8005e7c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e236      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005db6:	d106      	bne.n	8005dc6 <HAL_RCC_OscConfig+0x7a>
 8005db8:	4b84      	ldr	r3, [pc, #528]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a83      	ldr	r2, [pc, #524]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005dbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dc2:	6013      	str	r3, [r2, #0]
 8005dc4:	e02e      	b.n	8005e24 <HAL_RCC_OscConfig+0xd8>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10c      	bne.n	8005de8 <HAL_RCC_OscConfig+0x9c>
 8005dce:	4b7f      	ldr	r3, [pc, #508]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a7e      	ldr	r2, [pc, #504]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005dd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dd8:	6013      	str	r3, [r2, #0]
 8005dda:	4b7c      	ldr	r3, [pc, #496]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a7b      	ldr	r2, [pc, #492]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005de0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005de4:	6013      	str	r3, [r2, #0]
 8005de6:	e01d      	b.n	8005e24 <HAL_RCC_OscConfig+0xd8>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005df0:	d10c      	bne.n	8005e0c <HAL_RCC_OscConfig+0xc0>
 8005df2:	4b76      	ldr	r3, [pc, #472]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a75      	ldr	r2, [pc, #468]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005df8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005dfc:	6013      	str	r3, [r2, #0]
 8005dfe:	4b73      	ldr	r3, [pc, #460]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a72      	ldr	r2, [pc, #456]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e08:	6013      	str	r3, [r2, #0]
 8005e0a:	e00b      	b.n	8005e24 <HAL_RCC_OscConfig+0xd8>
 8005e0c:	4b6f      	ldr	r3, [pc, #444]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a6e      	ldr	r2, [pc, #440]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e16:	6013      	str	r3, [r2, #0]
 8005e18:	4b6c      	ldr	r3, [pc, #432]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a6b      	ldr	r2, [pc, #428]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d013      	beq.n	8005e54 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e2c:	f7fd fd14 	bl	8003858 <HAL_GetTick>
 8005e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e32:	e008      	b.n	8005e46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e34:	f7fd fd10 	bl	8003858 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	2b64      	cmp	r3, #100	@ 0x64
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e1ea      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e46:	4b61      	ldr	r3, [pc, #388]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0f0      	beq.n	8005e34 <HAL_RCC_OscConfig+0xe8>
 8005e52:	e014      	b.n	8005e7e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e54:	f7fd fd00 	bl	8003858 <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e5a:	e008      	b.n	8005e6e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e5c:	f7fd fcfc 	bl	8003858 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b64      	cmp	r3, #100	@ 0x64
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e1d6      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e6e:	4b57      	ldr	r3, [pc, #348]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1f0      	bne.n	8005e5c <HAL_RCC_OscConfig+0x110>
 8005e7a:	e000      	b.n	8005e7e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d069      	beq.n	8005f5e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e8a:	4b50      	ldr	r3, [pc, #320]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	f003 030c 	and.w	r3, r3, #12
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00b      	beq.n	8005eae <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e96:	4b4d      	ldr	r3, [pc, #308]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f003 030c 	and.w	r3, r3, #12
 8005e9e:	2b08      	cmp	r3, #8
 8005ea0:	d11c      	bne.n	8005edc <HAL_RCC_OscConfig+0x190>
 8005ea2:	4b4a      	ldr	r3, [pc, #296]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d116      	bne.n	8005edc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eae:	4b47      	ldr	r3, [pc, #284]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0302 	and.w	r3, r3, #2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d005      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x17a>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d001      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e1aa      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ec6:	4b41      	ldr	r3, [pc, #260]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	00db      	lsls	r3, r3, #3
 8005ed4:	493d      	ldr	r1, [pc, #244]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eda:	e040      	b.n	8005f5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d023      	beq.n	8005f2c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ee4:	4b39      	ldr	r3, [pc, #228]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a38      	ldr	r2, [pc, #224]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005eea:	f043 0301 	orr.w	r3, r3, #1
 8005eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef0:	f7fd fcb2 	bl	8003858 <HAL_GetTick>
 8005ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ef6:	e008      	b.n	8005f0a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ef8:	f7fd fcae 	bl	8003858 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d901      	bls.n	8005f0a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e188      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f0a:	4b30      	ldr	r3, [pc, #192]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0302 	and.w	r3, r3, #2
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d0f0      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f16:	4b2d      	ldr	r3, [pc, #180]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	00db      	lsls	r3, r3, #3
 8005f24:	4929      	ldr	r1, [pc, #164]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	600b      	str	r3, [r1, #0]
 8005f2a:	e018      	b.n	8005f5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f2c:	4b27      	ldr	r3, [pc, #156]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a26      	ldr	r2, [pc, #152]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f32:	f023 0301 	bic.w	r3, r3, #1
 8005f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f38:	f7fd fc8e 	bl	8003858 <HAL_GetTick>
 8005f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f3e:	e008      	b.n	8005f52 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f40:	f7fd fc8a 	bl	8003858 <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d901      	bls.n	8005f52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e164      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f52:	4b1e      	ldr	r3, [pc, #120]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1f0      	bne.n	8005f40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0308 	and.w	r3, r3, #8
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d038      	beq.n	8005fdc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d019      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f72:	4b16      	ldr	r3, [pc, #88]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f76:	4a15      	ldr	r2, [pc, #84]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f78:	f043 0301 	orr.w	r3, r3, #1
 8005f7c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f7e:	f7fd fc6b 	bl	8003858 <HAL_GetTick>
 8005f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f84:	e008      	b.n	8005f98 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f86:	f7fd fc67 	bl	8003858 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d901      	bls.n	8005f98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e141      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f98:	4b0c      	ldr	r3, [pc, #48]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005f9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d0f0      	beq.n	8005f86 <HAL_RCC_OscConfig+0x23a>
 8005fa4:	e01a      	b.n	8005fdc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fa6:	4b09      	ldr	r3, [pc, #36]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005fa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005faa:	4a08      	ldr	r2, [pc, #32]	@ (8005fcc <HAL_RCC_OscConfig+0x280>)
 8005fac:	f023 0301 	bic.w	r3, r3, #1
 8005fb0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb2:	f7fd fc51 	bl	8003858 <HAL_GetTick>
 8005fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fb8:	e00a      	b.n	8005fd0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fba:	f7fd fc4d 	bl	8003858 <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d903      	bls.n	8005fd0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e127      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
 8005fcc:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fd0:	4b94      	ldr	r3, [pc, #592]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8005fd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1ee      	bne.n	8005fba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80a4 	beq.w	8006132 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fea:	4b8e      	ldr	r3, [pc, #568]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8005fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d10d      	bne.n	8006012 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ff6:	4b8b      	ldr	r3, [pc, #556]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffa:	4a8a      	ldr	r2, [pc, #552]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8005ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006000:	6413      	str	r3, [r2, #64]	@ 0x40
 8006002:	4b88      	ldr	r3, [pc, #544]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800600a:	60fb      	str	r3, [r7, #12]
 800600c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800600e:	2301      	movs	r3, #1
 8006010:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006012:	4b85      	ldr	r3, [pc, #532]	@ (8006228 <HAL_RCC_OscConfig+0x4dc>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800601a:	2b00      	cmp	r3, #0
 800601c:	d118      	bne.n	8006050 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800601e:	4b82      	ldr	r3, [pc, #520]	@ (8006228 <HAL_RCC_OscConfig+0x4dc>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a81      	ldr	r2, [pc, #516]	@ (8006228 <HAL_RCC_OscConfig+0x4dc>)
 8006024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006028:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800602a:	f7fd fc15 	bl	8003858 <HAL_GetTick>
 800602e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006030:	e008      	b.n	8006044 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006032:	f7fd fc11 	bl	8003858 <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	2b64      	cmp	r3, #100	@ 0x64
 800603e:	d901      	bls.n	8006044 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006040:	2303      	movs	r3, #3
 8006042:	e0eb      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006044:	4b78      	ldr	r3, [pc, #480]	@ (8006228 <HAL_RCC_OscConfig+0x4dc>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800604c:	2b00      	cmp	r3, #0
 800604e:	d0f0      	beq.n	8006032 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d106      	bne.n	8006066 <HAL_RCC_OscConfig+0x31a>
 8006058:	4b72      	ldr	r3, [pc, #456]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 800605a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800605c:	4a71      	ldr	r2, [pc, #452]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 800605e:	f043 0301 	orr.w	r3, r3, #1
 8006062:	6713      	str	r3, [r2, #112]	@ 0x70
 8006064:	e02d      	b.n	80060c2 <HAL_RCC_OscConfig+0x376>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10c      	bne.n	8006088 <HAL_RCC_OscConfig+0x33c>
 800606e:	4b6d      	ldr	r3, [pc, #436]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006072:	4a6c      	ldr	r2, [pc, #432]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006074:	f023 0301 	bic.w	r3, r3, #1
 8006078:	6713      	str	r3, [r2, #112]	@ 0x70
 800607a:	4b6a      	ldr	r3, [pc, #424]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 800607c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800607e:	4a69      	ldr	r2, [pc, #420]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006080:	f023 0304 	bic.w	r3, r3, #4
 8006084:	6713      	str	r3, [r2, #112]	@ 0x70
 8006086:	e01c      	b.n	80060c2 <HAL_RCC_OscConfig+0x376>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	2b05      	cmp	r3, #5
 800608e:	d10c      	bne.n	80060aa <HAL_RCC_OscConfig+0x35e>
 8006090:	4b64      	ldr	r3, [pc, #400]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006094:	4a63      	ldr	r2, [pc, #396]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006096:	f043 0304 	orr.w	r3, r3, #4
 800609a:	6713      	str	r3, [r2, #112]	@ 0x70
 800609c:	4b61      	ldr	r3, [pc, #388]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 800609e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060a0:	4a60      	ldr	r2, [pc, #384]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80060a2:	f043 0301 	orr.w	r3, r3, #1
 80060a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80060a8:	e00b      	b.n	80060c2 <HAL_RCC_OscConfig+0x376>
 80060aa:	4b5e      	ldr	r3, [pc, #376]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80060ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ae:	4a5d      	ldr	r2, [pc, #372]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80060b0:	f023 0301 	bic.w	r3, r3, #1
 80060b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80060b6:	4b5b      	ldr	r3, [pc, #364]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80060b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ba:	4a5a      	ldr	r2, [pc, #360]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80060bc:	f023 0304 	bic.w	r3, r3, #4
 80060c0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d015      	beq.n	80060f6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ca:	f7fd fbc5 	bl	8003858 <HAL_GetTick>
 80060ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d0:	e00a      	b.n	80060e8 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d2:	f7fd fbc1 	bl	8003858 <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d901      	bls.n	80060e8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e099      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e8:	4b4e      	ldr	r3, [pc, #312]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80060ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ec:	f003 0302 	and.w	r3, r3, #2
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d0ee      	beq.n	80060d2 <HAL_RCC_OscConfig+0x386>
 80060f4:	e014      	b.n	8006120 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060f6:	f7fd fbaf 	bl	8003858 <HAL_GetTick>
 80060fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060fc:	e00a      	b.n	8006114 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060fe:	f7fd fbab 	bl	8003858 <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800610c:	4293      	cmp	r3, r2
 800610e:	d901      	bls.n	8006114 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e083      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006114:	4b43      	ldr	r3, [pc, #268]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006116:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006118:	f003 0302 	and.w	r3, r3, #2
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1ee      	bne.n	80060fe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006120:	7dfb      	ldrb	r3, [r7, #23]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d105      	bne.n	8006132 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006126:	4b3f      	ldr	r3, [pc, #252]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612a:	4a3e      	ldr	r2, [pc, #248]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 800612c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006130:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d06f      	beq.n	800621a <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800613a:	4b3a      	ldr	r3, [pc, #232]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f003 030c 	and.w	r3, r3, #12
 8006142:	2b08      	cmp	r3, #8
 8006144:	d067      	beq.n	8006216 <HAL_RCC_OscConfig+0x4ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	2b02      	cmp	r3, #2
 800614c:	d149      	bne.n	80061e2 <HAL_RCC_OscConfig+0x496>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800614e:	4b35      	ldr	r3, [pc, #212]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a34      	ldr	r2, [pc, #208]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006154:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006158:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800615a:	f7fd fb7d 	bl	8003858 <HAL_GetTick>
 800615e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006160:	e008      	b.n	8006174 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006162:	f7fd fb79 	bl	8003858 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	2b02      	cmp	r3, #2
 800616e:	d901      	bls.n	8006174 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e053      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006174:	4b2b      	ldr	r3, [pc, #172]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1f0      	bne.n	8006162 <HAL_RCC_OscConfig+0x416>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	69da      	ldr	r2, [r3, #28]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a1b      	ldr	r3, [r3, #32]
 8006188:	431a      	orrs	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618e:	019b      	lsls	r3, r3, #6
 8006190:	431a      	orrs	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006196:	085b      	lsrs	r3, r3, #1
 8006198:	3b01      	subs	r3, #1
 800619a:	041b      	lsls	r3, r3, #16
 800619c:	431a      	orrs	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a2:	061b      	lsls	r3, r3, #24
 80061a4:	4313      	orrs	r3, r2
 80061a6:	4a1f      	ldr	r2, [pc, #124]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80061a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80061ac:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a1c      	ldr	r2, [pc, #112]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80061b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ba:	f7fd fb4d 	bl	8003858 <HAL_GetTick>
 80061be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061c0:	e008      	b.n	80061d4 <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061c2:	f7fd fb49 	bl	8003858 <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d901      	bls.n	80061d4 <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e023      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061d4:	4b13      	ldr	r3, [pc, #76]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d0f0      	beq.n	80061c2 <HAL_RCC_OscConfig+0x476>
 80061e0:	e01b      	b.n	800621a <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061e2:	4b10      	ldr	r3, [pc, #64]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a0f      	ldr	r2, [pc, #60]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 80061e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ee:	f7fd fb33 	bl	8003858 <HAL_GetTick>
 80061f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061f4:	e008      	b.n	8006208 <HAL_RCC_OscConfig+0x4bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061f6:	f7fd fb2f 	bl	8003858 <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	2b02      	cmp	r3, #2
 8006202:	d901      	bls.n	8006208 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e009      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006208:	4b06      	ldr	r3, [pc, #24]	@ (8006224 <HAL_RCC_OscConfig+0x4d8>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1f0      	bne.n	80061f6 <HAL_RCC_OscConfig+0x4aa>
 8006214:	e001      	b.n	800621a <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e000      	b.n	800621c <HAL_RCC_OscConfig+0x4d0>
    }
  }
  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3718      	adds	r7, #24
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	40023800 	.word	0x40023800
 8006228:	40007000 	.word	0x40007000

0800622c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006236:	2300      	movs	r3, #0
 8006238:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d101      	bne.n	8006244 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e0ce      	b.n	80063e2 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006244:	4b69      	ldr	r3, [pc, #420]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 030f 	and.w	r3, r3, #15
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	429a      	cmp	r2, r3
 8006250:	d910      	bls.n	8006274 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006252:	4b66      	ldr	r3, [pc, #408]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f023 020f 	bic.w	r2, r3, #15
 800625a:	4964      	ldr	r1, [pc, #400]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	4313      	orrs	r3, r2
 8006260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006262:	4b62      	ldr	r3, [pc, #392]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 030f 	and.w	r3, r3, #15
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	429a      	cmp	r2, r3
 800626e:	d001      	beq.n	8006274 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e0b6      	b.n	80063e2 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0302 	and.w	r3, r3, #2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d020      	beq.n	80062c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d005      	beq.n	8006298 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800628c:	4b58      	ldr	r3, [pc, #352]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	4a57      	ldr	r2, [pc, #348]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006292:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006296:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d005      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062a4:	4b52      	ldr	r3, [pc, #328]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	4a51      	ldr	r2, [pc, #324]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80062aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80062ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062b0:	4b4f      	ldr	r3, [pc, #316]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	494c      	ldr	r1, [pc, #304]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d040      	beq.n	8006350 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d107      	bne.n	80062e6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062d6:	4b46      	ldr	r3, [pc, #280]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d115      	bne.n	800630e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e07d      	b.n	80063e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d107      	bne.n	80062fe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062ee:	4b40      	ldr	r3, [pc, #256]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d109      	bne.n	800630e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e071      	b.n	80063e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062fe:	4b3c      	ldr	r3, [pc, #240]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e069      	b.n	80063e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800630e:	4b38      	ldr	r3, [pc, #224]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f023 0203 	bic.w	r2, r3, #3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	4935      	ldr	r1, [pc, #212]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 800631c:	4313      	orrs	r3, r2
 800631e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006320:	f7fd fa9a 	bl	8003858 <HAL_GetTick>
 8006324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006326:	e00a      	b.n	800633e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006328:	f7fd fa96 	bl	8003858 <HAL_GetTick>
 800632c:	4602      	mov	r2, r0
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006336:	4293      	cmp	r3, r2
 8006338:	d901      	bls.n	800633e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e051      	b.n	80063e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800633e:	4b2c      	ldr	r3, [pc, #176]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 020c 	and.w	r2, r3, #12
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	429a      	cmp	r2, r3
 800634e:	d1eb      	bne.n	8006328 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006350:	4b26      	ldr	r3, [pc, #152]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 030f 	and.w	r3, r3, #15
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	429a      	cmp	r2, r3
 800635c:	d210      	bcs.n	8006380 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800635e:	4b23      	ldr	r3, [pc, #140]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f023 020f 	bic.w	r2, r3, #15
 8006366:	4921      	ldr	r1, [pc, #132]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	4313      	orrs	r3, r2
 800636c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800636e:	4b1f      	ldr	r3, [pc, #124]	@ (80063ec <HAL_RCC_ClockConfig+0x1c0>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 030f 	and.w	r3, r3, #15
 8006376:	683a      	ldr	r2, [r7, #0]
 8006378:	429a      	cmp	r2, r3
 800637a:	d001      	beq.n	8006380 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e030      	b.n	80063e2 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b00      	cmp	r3, #0
 800638a:	d008      	beq.n	800639e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800638c:	4b18      	ldr	r3, [pc, #96]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	4915      	ldr	r1, [pc, #84]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 800639a:	4313      	orrs	r3, r2
 800639c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0308 	and.w	r3, r3, #8
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d009      	beq.n	80063be <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80063aa:	4b11      	ldr	r3, [pc, #68]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	490d      	ldr	r1, [pc, #52]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063be:	f000 f81d 	bl	80063fc <HAL_RCC_GetSysClockFreq>
 80063c2:	4602      	mov	r2, r0
 80063c4:	4b0a      	ldr	r3, [pc, #40]	@ (80063f0 <HAL_RCC_ClockConfig+0x1c4>)
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	4909      	ldr	r1, [pc, #36]	@ (80063f4 <HAL_RCC_ClockConfig+0x1c8>)
 80063d0:	5ccb      	ldrb	r3, [r1, r3]
 80063d2:	fa22 f303 	lsr.w	r3, r2, r3
 80063d6:	4a08      	ldr	r2, [pc, #32]	@ (80063f8 <HAL_RCC_ClockConfig+0x1cc>)
 80063d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80063da:	200f      	movs	r0, #15
 80063dc:	f7fd f9f8 	bl	80037d0 <HAL_InitTick>

  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	40023c00 	.word	0x40023c00
 80063f0:	40023800 	.word	0x40023800
 80063f4:	08010838 	.word	0x08010838
 80063f8:	20000058 	.word	0x20000058

080063fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006400:	b090      	sub	sp, #64	@ 0x40
 8006402:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006404:	2300      	movs	r3, #0
 8006406:	637b      	str	r3, [r7, #52]	@ 0x34
 8006408:	2300      	movs	r3, #0
 800640a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800640c:	2300      	movs	r3, #0
 800640e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8006410:	2300      	movs	r3, #0
 8006412:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006414:	4b59      	ldr	r3, [pc, #356]	@ (800657c <HAL_RCC_GetSysClockFreq+0x180>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f003 030c 	and.w	r3, r3, #12
 800641c:	2b08      	cmp	r3, #8
 800641e:	d00d      	beq.n	800643c <HAL_RCC_GetSysClockFreq+0x40>
 8006420:	2b08      	cmp	r3, #8
 8006422:	f200 80a1 	bhi.w	8006568 <HAL_RCC_GetSysClockFreq+0x16c>
 8006426:	2b00      	cmp	r3, #0
 8006428:	d002      	beq.n	8006430 <HAL_RCC_GetSysClockFreq+0x34>
 800642a:	2b04      	cmp	r3, #4
 800642c:	d003      	beq.n	8006436 <HAL_RCC_GetSysClockFreq+0x3a>
 800642e:	e09b      	b.n	8006568 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006430:	4b53      	ldr	r3, [pc, #332]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x184>)
 8006432:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006434:	e09b      	b.n	800656e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006436:	4b53      	ldr	r3, [pc, #332]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x188>)
 8006438:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800643a:	e098      	b.n	800656e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800643c:	4b4f      	ldr	r3, [pc, #316]	@ (800657c <HAL_RCC_GetSysClockFreq+0x180>)
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006444:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006446:	4b4d      	ldr	r3, [pc, #308]	@ (800657c <HAL_RCC_GetSysClockFreq+0x180>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d028      	beq.n	80064a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006452:	4b4a      	ldr	r3, [pc, #296]	@ (800657c <HAL_RCC_GetSysClockFreq+0x180>)
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	099b      	lsrs	r3, r3, #6
 8006458:	2200      	movs	r2, #0
 800645a:	623b      	str	r3, [r7, #32]
 800645c:	627a      	str	r2, [r7, #36]	@ 0x24
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006464:	2100      	movs	r1, #0
 8006466:	4b47      	ldr	r3, [pc, #284]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x188>)
 8006468:	fb03 f201 	mul.w	r2, r3, r1
 800646c:	2300      	movs	r3, #0
 800646e:	fb00 f303 	mul.w	r3, r0, r3
 8006472:	4413      	add	r3, r2
 8006474:	4a43      	ldr	r2, [pc, #268]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x188>)
 8006476:	fba0 1202 	umull	r1, r2, r0, r2
 800647a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800647c:	460a      	mov	r2, r1
 800647e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006482:	4413      	add	r3, r2
 8006484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006488:	2200      	movs	r2, #0
 800648a:	61bb      	str	r3, [r7, #24]
 800648c:	61fa      	str	r2, [r7, #28]
 800648e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006492:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006496:	f7fa fafd 	bl	8000a94 <__aeabi_uldivmod>
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	4613      	mov	r3, r2
 80064a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064a2:	e053      	b.n	800654c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064a4:	4b35      	ldr	r3, [pc, #212]	@ (800657c <HAL_RCC_GetSysClockFreq+0x180>)
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	099b      	lsrs	r3, r3, #6
 80064aa:	2200      	movs	r2, #0
 80064ac:	613b      	str	r3, [r7, #16]
 80064ae:	617a      	str	r2, [r7, #20]
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80064b6:	f04f 0b00 	mov.w	fp, #0
 80064ba:	4652      	mov	r2, sl
 80064bc:	465b      	mov	r3, fp
 80064be:	f04f 0000 	mov.w	r0, #0
 80064c2:	f04f 0100 	mov.w	r1, #0
 80064c6:	0159      	lsls	r1, r3, #5
 80064c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064cc:	0150      	lsls	r0, r2, #5
 80064ce:	4602      	mov	r2, r0
 80064d0:	460b      	mov	r3, r1
 80064d2:	ebb2 080a 	subs.w	r8, r2, sl
 80064d6:	eb63 090b 	sbc.w	r9, r3, fp
 80064da:	f04f 0200 	mov.w	r2, #0
 80064de:	f04f 0300 	mov.w	r3, #0
 80064e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80064e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80064ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80064ee:	ebb2 0408 	subs.w	r4, r2, r8
 80064f2:	eb63 0509 	sbc.w	r5, r3, r9
 80064f6:	f04f 0200 	mov.w	r2, #0
 80064fa:	f04f 0300 	mov.w	r3, #0
 80064fe:	00eb      	lsls	r3, r5, #3
 8006500:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006504:	00e2      	lsls	r2, r4, #3
 8006506:	4614      	mov	r4, r2
 8006508:	461d      	mov	r5, r3
 800650a:	eb14 030a 	adds.w	r3, r4, sl
 800650e:	603b      	str	r3, [r7, #0]
 8006510:	eb45 030b 	adc.w	r3, r5, fp
 8006514:	607b      	str	r3, [r7, #4]
 8006516:	f04f 0200 	mov.w	r2, #0
 800651a:	f04f 0300 	mov.w	r3, #0
 800651e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006522:	4629      	mov	r1, r5
 8006524:	028b      	lsls	r3, r1, #10
 8006526:	4621      	mov	r1, r4
 8006528:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800652c:	4621      	mov	r1, r4
 800652e:	028a      	lsls	r2, r1, #10
 8006530:	4610      	mov	r0, r2
 8006532:	4619      	mov	r1, r3
 8006534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006536:	2200      	movs	r2, #0
 8006538:	60bb      	str	r3, [r7, #8]
 800653a:	60fa      	str	r2, [r7, #12]
 800653c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006540:	f7fa faa8 	bl	8000a94 <__aeabi_uldivmod>
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	4613      	mov	r3, r2
 800654a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800654c:	4b0b      	ldr	r3, [pc, #44]	@ (800657c <HAL_RCC_GetSysClockFreq+0x180>)
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	0c1b      	lsrs	r3, r3, #16
 8006552:	f003 0303 	and.w	r3, r3, #3
 8006556:	3301      	adds	r3, #1
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800655c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800655e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006560:	fbb2 f3f3 	udiv	r3, r2, r3
 8006564:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006566:	e002      	b.n	800656e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006568:	4b05      	ldr	r3, [pc, #20]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x184>)
 800656a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800656c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800656e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006570:	4618      	mov	r0, r3
 8006572:	3740      	adds	r7, #64	@ 0x40
 8006574:	46bd      	mov	sp, r7
 8006576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800657a:	bf00      	nop
 800657c:	40023800 	.word	0x40023800
 8006580:	00f42400 	.word	0x00f42400
 8006584:	017d7840 	.word	0x017d7840

08006588 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006588:	b480      	push	{r7}
 800658a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800658c:	4b03      	ldr	r3, [pc, #12]	@ (800659c <HAL_RCC_GetHCLKFreq+0x14>)
 800658e:	681b      	ldr	r3, [r3, #0]
}
 8006590:	4618      	mov	r0, r3
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	20000058 	.word	0x20000058

080065a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065a4:	f7ff fff0 	bl	8006588 <HAL_RCC_GetHCLKFreq>
 80065a8:	4602      	mov	r2, r0
 80065aa:	4b05      	ldr	r3, [pc, #20]	@ (80065c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	0a9b      	lsrs	r3, r3, #10
 80065b0:	f003 0307 	and.w	r3, r3, #7
 80065b4:	4903      	ldr	r1, [pc, #12]	@ (80065c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065b6:	5ccb      	ldrb	r3, [r1, r3]
 80065b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065bc:	4618      	mov	r0, r3
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	40023800 	.word	0x40023800
 80065c4:	08010848 	.word	0x08010848

080065c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80065cc:	f7ff ffdc 	bl	8006588 <HAL_RCC_GetHCLKFreq>
 80065d0:	4602      	mov	r2, r0
 80065d2:	4b05      	ldr	r3, [pc, #20]	@ (80065e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	0b5b      	lsrs	r3, r3, #13
 80065d8:	f003 0307 	and.w	r3, r3, #7
 80065dc:	4903      	ldr	r1, [pc, #12]	@ (80065ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80065de:	5ccb      	ldrb	r3, [r1, r3]
 80065e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	40023800 	.word	0x40023800
 80065ec:	08010848 	.word	0x08010848

080065f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b088      	sub	sp, #32
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80065f8:	2300      	movs	r3, #0
 80065fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80065fc:	2300      	movs	r3, #0
 80065fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006604:	2300      	movs	r3, #0
 8006606:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006608:	2300      	movs	r3, #0
 800660a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b00      	cmp	r3, #0
 8006616:	d012      	beq.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006618:	4b69      	ldr	r3, [pc, #420]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	4a68      	ldr	r2, [pc, #416]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800661e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006622:	6093      	str	r3, [r2, #8]
 8006624:	4b66      	ldr	r3, [pc, #408]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006626:	689a      	ldr	r2, [r3, #8]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662c:	4964      	ldr	r1, [pc, #400]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800662e:	4313      	orrs	r3, r2
 8006630:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006636:	2b00      	cmp	r3, #0
 8006638:	d101      	bne.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800663a:	2301      	movs	r3, #1
 800663c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d017      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800664a:	4b5d      	ldr	r3, [pc, #372]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800664c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006650:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006658:	4959      	ldr	r1, [pc, #356]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800665a:	4313      	orrs	r3, r2
 800665c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006664:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006668:	d101      	bne.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800666a:	2301      	movs	r3, #1
 800666c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006676:	2301      	movs	r3, #1
 8006678:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d017      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006686:	4b4e      	ldr	r3, [pc, #312]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006688:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800668c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006694:	494a      	ldr	r1, [pc, #296]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006696:	4313      	orrs	r3, r2
 8006698:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066a4:	d101      	bne.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80066a6:	2301      	movs	r3, #1
 80066a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80066b2:	2301      	movs	r3, #1
 80066b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d001      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80066c2:	2301      	movs	r3, #1
 80066c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 808b 	beq.w	80067ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80066d4:	4b3a      	ldr	r3, [pc, #232]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d8:	4a39      	ldr	r2, [pc, #228]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066de:	6413      	str	r3, [r2, #64]	@ 0x40
 80066e0:	4b37      	ldr	r3, [pc, #220]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066e8:	60bb      	str	r3, [r7, #8]
 80066ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80066ec:	4b35      	ldr	r3, [pc, #212]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a34      	ldr	r2, [pc, #208]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066f8:	f7fd f8ae 	bl	8003858 <HAL_GetTick>
 80066fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80066fe:	e008      	b.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006700:	f7fd f8aa 	bl	8003858 <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	2b64      	cmp	r3, #100	@ 0x64
 800670c:	d901      	bls.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e357      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006712:	4b2c      	ldr	r3, [pc, #176]	@ (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0f0      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800671e:	4b28      	ldr	r3, [pc, #160]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006722:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006726:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d035      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006736:	693a      	ldr	r2, [r7, #16]
 8006738:	429a      	cmp	r2, r3
 800673a:	d02e      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800673c:	4b20      	ldr	r3, [pc, #128]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800673e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006744:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006746:	4b1e      	ldr	r3, [pc, #120]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800674a:	4a1d      	ldr	r2, [pc, #116]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800674c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006750:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006752:	4b1b      	ldr	r3, [pc, #108]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006756:	4a1a      	ldr	r2, [pc, #104]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006758:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800675c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800675e:	4a18      	ldr	r2, [pc, #96]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006764:	4b16      	ldr	r3, [pc, #88]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006768:	f003 0301 	and.w	r3, r3, #1
 800676c:	2b00      	cmp	r3, #0
 800676e:	d014      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006770:	f7fd f872 	bl	8003858 <HAL_GetTick>
 8006774:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006776:	e00a      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006778:	f7fd f86e 	bl	8003858 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006786:	4293      	cmp	r3, r2
 8006788:	d901      	bls.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e319      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800678e:	4b0c      	ldr	r3, [pc, #48]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b00      	cmp	r3, #0
 8006798:	d0ee      	beq.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067a6:	d111      	bne.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80067a8:	4b05      	ldr	r3, [pc, #20]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80067b4:	4b04      	ldr	r3, [pc, #16]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80067b6:	400b      	ands	r3, r1
 80067b8:	4901      	ldr	r1, [pc, #4]	@ (80067c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	608b      	str	r3, [r1, #8]
 80067be:	e00b      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80067c0:	40023800 	.word	0x40023800
 80067c4:	40007000 	.word	0x40007000
 80067c8:	0ffffcff 	.word	0x0ffffcff
 80067cc:	4baa      	ldr	r3, [pc, #680]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	4aa9      	ldr	r2, [pc, #676]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067d2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80067d6:	6093      	str	r3, [r2, #8]
 80067d8:	4ba7      	ldr	r3, [pc, #668]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067da:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067e4:	49a4      	ldr	r1, [pc, #656]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d010      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80067f6:	4ba0      	ldr	r3, [pc, #640]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067fc:	4a9e      	ldr	r2, [pc, #632]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006802:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006806:	4b9c      	ldr	r3, [pc, #624]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006808:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006810:	4999      	ldr	r1, [pc, #612]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006812:	4313      	orrs	r3, r2
 8006814:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00a      	beq.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006824:	4b94      	ldr	r3, [pc, #592]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800682a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006832:	4991      	ldr	r1, [pc, #580]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006834:	4313      	orrs	r3, r2
 8006836:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00a      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006846:	4b8c      	ldr	r3, [pc, #560]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006854:	4988      	ldr	r1, [pc, #544]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006856:	4313      	orrs	r3, r2
 8006858:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00a      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006868:	4b83      	ldr	r3, [pc, #524]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800686a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800686e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006876:	4980      	ldr	r1, [pc, #512]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006878:	4313      	orrs	r3, r2
 800687a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00a      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800688a:	4b7b      	ldr	r3, [pc, #492]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800688c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006890:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006898:	4977      	ldr	r1, [pc, #476]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800689a:	4313      	orrs	r3, r2
 800689c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d00a      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068ac:	4b72      	ldr	r3, [pc, #456]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b2:	f023 0203 	bic.w	r2, r3, #3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ba:	496f      	ldr	r1, [pc, #444]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00a      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80068ce:	4b6a      	ldr	r3, [pc, #424]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d4:	f023 020c 	bic.w	r2, r3, #12
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068dc:	4966      	ldr	r1, [pc, #408]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068de:	4313      	orrs	r3, r2
 80068e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00a      	beq.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80068f0:	4b61      	ldr	r3, [pc, #388]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068f6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068fe:	495e      	ldr	r1, [pc, #376]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006900:	4313      	orrs	r3, r2
 8006902:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00a      	beq.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006912:	4b59      	ldr	r3, [pc, #356]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006918:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006920:	4955      	ldr	r1, [pc, #340]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006922:	4313      	orrs	r3, r2
 8006924:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00a      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006934:	4b50      	ldr	r3, [pc, #320]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800693a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006942:	494d      	ldr	r1, [pc, #308]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006944:	4313      	orrs	r3, r2
 8006946:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006956:	4b48      	ldr	r3, [pc, #288]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800695c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006964:	4944      	ldr	r1, [pc, #272]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006966:	4313      	orrs	r3, r2
 8006968:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00a      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006978:	4b3f      	ldr	r3, [pc, #252]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800697a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800697e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006986:	493c      	ldr	r1, [pc, #240]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006988:	4313      	orrs	r3, r2
 800698a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00a      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800699a:	4b37      	ldr	r3, [pc, #220]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800699c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a8:	4933      	ldr	r1, [pc, #204]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00a      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80069bc:	4b2e      	ldr	r3, [pc, #184]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069c2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80069ca:	492b      	ldr	r1, [pc, #172]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d011      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80069de:	4b26      	ldr	r3, [pc, #152]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069e4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069ec:	4922      	ldr	r1, [pc, #136]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069ee:	4313      	orrs	r3, r2
 80069f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069fc:	d101      	bne.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80069fe:	2301      	movs	r3, #1
 8006a00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f003 0308 	and.w	r3, r3, #8
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d001      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00a      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a1e:	4b16      	ldr	r3, [pc, #88]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a24:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a2c:	4912      	ldr	r1, [pc, #72]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00b      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006a40:	4b0d      	ldr	r3, [pc, #52]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a46:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a50:	4909      	ldr	r1, [pc, #36]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d005      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a66:	f040 80d9 	bne.w	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006a6a:	4b03      	ldr	r3, [pc, #12]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a02      	ldr	r2, [pc, #8]	@ (8006a78 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a70:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	e001      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006a78:	40023800 	.word	0x40023800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a7c:	f7fc feec 	bl	8003858 <HAL_GetTick>
 8006a80:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006a82:	e008      	b.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006a84:	f7fc fee8 	bl	8003858 <HAL_GetTick>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	2b64      	cmp	r3, #100	@ 0x64
 8006a90:	d901      	bls.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e195      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006a96:	4b6d      	ldr	r3, [pc, #436]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1f0      	bne.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x494>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d021      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d11d      	bne.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006ab6:	4b65      	ldr	r3, [pc, #404]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006abc:	0c1b      	lsrs	r3, r3, #16
 8006abe:	f003 0303 	and.w	r3, r3, #3
 8006ac2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006ac4:	4b61      	ldr	r3, [pc, #388]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006aca:	0e1b      	lsrs	r3, r3, #24
 8006acc:	f003 030f 	and.w	r3, r3, #15
 8006ad0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	019a      	lsls	r2, r3, #6
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	041b      	lsls	r3, r3, #16
 8006adc:	431a      	orrs	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	061b      	lsls	r3, r3, #24
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	071b      	lsls	r3, r3, #28
 8006aea:	4958      	ldr	r1, [pc, #352]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d004      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b06:	d00a      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x52e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d02e      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x582>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b1c:	d129      	bne.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x582>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006b1e:	4b4b      	ldr	r3, [pc, #300]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b24:	0c1b      	lsrs	r3, r3, #16
 8006b26:	f003 0303 	and.w	r3, r3, #3
 8006b2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006b2c:	4b47      	ldr	r3, [pc, #284]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b32:	0f1b      	lsrs	r3, r3, #28
 8006b34:	f003 0307 	and.w	r3, r3, #7
 8006b38:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	019a      	lsls	r2, r3, #6
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	041b      	lsls	r3, r3, #16
 8006b44:	431a      	orrs	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	061b      	lsls	r3, r3, #24
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	071b      	lsls	r3, r3, #28
 8006b52:	493e      	ldr	r1, [pc, #248]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b54:	4313      	orrs	r3, r2
 8006b56:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b60:	f023 021f 	bic.w	r2, r3, #31
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	4938      	ldr	r1, [pc, #224]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d01d      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006b7e:	4b33      	ldr	r3, [pc, #204]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b84:	0e1b      	lsrs	r3, r3, #24
 8006b86:	f003 030f 	and.w	r3, r3, #15
 8006b8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006b8c:	4b2f      	ldr	r3, [pc, #188]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b92:	0f1b      	lsrs	r3, r3, #28
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	019a      	lsls	r2, r3, #6
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	041b      	lsls	r3, r3, #16
 8006ba6:	431a      	orrs	r2, r3
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	061b      	lsls	r3, r3, #24
 8006bac:	431a      	orrs	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	071b      	lsls	r3, r3, #28
 8006bb2:	4926      	ldr	r1, [pc, #152]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d011      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x5fa>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	019a      	lsls	r2, r3, #6
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	041b      	lsls	r3, r3, #16
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	061b      	lsls	r3, r3, #24
 8006bda:	431a      	orrs	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	071b      	lsls	r3, r3, #28
 8006be2:	491a      	ldr	r1, [pc, #104]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006bea:	4b18      	ldr	r3, [pc, #96]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a17      	ldr	r2, [pc, #92]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bf0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006bf4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bf6:	f7fc fe2f 	bl	8003858 <HAL_GetTick>
 8006bfa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006bfc:	e008      	b.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x620>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006bfe:	f7fc fe2b 	bl	8003858 <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	2b64      	cmp	r3, #100	@ 0x64
 8006c0a:	d901      	bls.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x620>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e0d8      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c10:	4b0e      	ldr	r3, [pc, #56]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d0f0      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x60e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	f040 80ce 	bne.w	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006c24:	4b09      	ldr	r3, [pc, #36]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a08      	ldr	r2, [pc, #32]	@ (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c30:	f7fc fe12 	bl	8003858 <HAL_GetTick>
 8006c34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c36:	e00b      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006c38:	f7fc fe0e 	bl	8003858 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b64      	cmp	r3, #100	@ 0x64
 8006c44:	d904      	bls.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e0bb      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006c4a:	bf00      	nop
 8006c4c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c50:	4b5e      	ldr	r3, [pc, #376]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c5c:	d0ec      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x648>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d009      	beq.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d02e      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d12a      	bne.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006c86:	4b51      	ldr	r3, [pc, #324]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c8c:	0c1b      	lsrs	r3, r3, #16
 8006c8e:	f003 0303 	and.w	r3, r3, #3
 8006c92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006c94:	4b4d      	ldr	r3, [pc, #308]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c9a:	0f1b      	lsrs	r3, r3, #28
 8006c9c:	f003 0307 	and.w	r3, r3, #7
 8006ca0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	019a      	lsls	r2, r3, #6
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	041b      	lsls	r3, r3, #16
 8006cac:	431a      	orrs	r2, r3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	061b      	lsls	r3, r3, #24
 8006cb4:	431a      	orrs	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	071b      	lsls	r3, r3, #28
 8006cba:	4944      	ldr	r1, [pc, #272]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006cc2:	4b42      	ldr	r3, [pc, #264]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cc8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd0:	3b01      	subs	r3, #1
 8006cd2:	021b      	lsls	r3, r3, #8
 8006cd4:	493d      	ldr	r1, [pc, #244]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d022      	beq.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cf0:	d11d      	bne.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006cf2:	4b36      	ldr	r3, [pc, #216]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cf8:	0e1b      	lsrs	r3, r3, #24
 8006cfa:	f003 030f 	and.w	r3, r3, #15
 8006cfe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d00:	4b32      	ldr	r3, [pc, #200]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d06:	0f1b      	lsrs	r3, r3, #28
 8006d08:	f003 0307 	and.w	r3, r3, #7
 8006d0c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	695b      	ldr	r3, [r3, #20]
 8006d12:	019a      	lsls	r2, r3, #6
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	041b      	lsls	r3, r3, #16
 8006d1a:	431a      	orrs	r2, r3
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	061b      	lsls	r3, r3, #24
 8006d20:	431a      	orrs	r2, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	071b      	lsls	r3, r3, #28
 8006d26:	4929      	ldr	r1, [pc, #164]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 0308 	and.w	r3, r3, #8
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d028      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006d3a:	4b24      	ldr	r3, [pc, #144]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d40:	0e1b      	lsrs	r3, r3, #24
 8006d42:	f003 030f 	and.w	r3, r3, #15
 8006d46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006d48:	4b20      	ldr	r3, [pc, #128]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d4e:	0c1b      	lsrs	r3, r3, #16
 8006d50:	f003 0303 	and.w	r3, r3, #3
 8006d54:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	019a      	lsls	r2, r3, #6
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	041b      	lsls	r3, r3, #16
 8006d60:	431a      	orrs	r2, r3
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	061b      	lsls	r3, r3, #24
 8006d66:	431a      	orrs	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	69db      	ldr	r3, [r3, #28]
 8006d6c:	071b      	lsls	r3, r3, #28
 8006d6e:	4917      	ldr	r1, [pc, #92]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d70:	4313      	orrs	r3, r2
 8006d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006d76:	4b15      	ldr	r3, [pc, #84]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d7c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d84:	4911      	ldr	r1, [pc, #68]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a0e      	ldr	r2, [pc, #56]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d98:	f7fc fd5e 	bl	8003858 <HAL_GetTick>
 8006d9c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006d9e:	e008      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006da0:	f7fc fd5a 	bl	8003858 <HAL_GetTick>
 8006da4:	4602      	mov	r2, r0
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	1ad3      	subs	r3, r2, r3
 8006daa:	2b64      	cmp	r3, #100	@ 0x64
 8006dac:	d901      	bls.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e007      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006db2:	4b06      	ldr	r3, [pc, #24]	@ (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006dba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dbe:	d1ef      	bne.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3720      	adds	r7, #32
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	40023800 	.word	0x40023800

08006dd0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b087      	sub	sp, #28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8006de0:	2300      	movs	r3, #0
 8006de2:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8006de4:	2300      	movs	r3, #0
 8006de6:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006dee:	f040 808d 	bne.w	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8006df2:	4b93      	ldr	r3, [pc, #588]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006df8:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006e00:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e08:	d07c      	beq.n	8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e10:	d87b      	bhi.n	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d004      	beq.n	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e1e:	d039      	beq.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8006e20:	e073      	b.n	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8006e22:	4b87      	ldr	r3, [pc, #540]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d108      	bne.n	8006e40 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006e2e:	4b84      	ldr	r3, [pc, #528]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e36:	4a83      	ldr	r2, [pc, #524]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8006e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e3c:	613b      	str	r3, [r7, #16]
 8006e3e:	e007      	b.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8006e40:	4b7f      	ldr	r3, [pc, #508]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e48:	4a7f      	ldr	r2, [pc, #508]	@ (8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8006e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8006e50:	4b7b      	ldr	r3, [pc, #492]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e56:	0e1b      	lsrs	r3, r3, #24
 8006e58:	f003 030f 	and.w	r3, r3, #15
 8006e5c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8006e5e:	4b78      	ldr	r3, [pc, #480]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e64:	099b      	lsrs	r3, r3, #6
 8006e66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e6a:	693a      	ldr	r2, [r7, #16]
 8006e6c:	fb03 f202 	mul.w	r2, r3, r2
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e76:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8006e78:	4b71      	ldr	r3, [pc, #452]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006e7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e7e:	0a1b      	lsrs	r3, r3, #8
 8006e80:	f003 031f 	and.w	r3, r3, #31
 8006e84:	3301      	adds	r3, #1
 8006e86:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e90:	617b      	str	r3, [r7, #20]
        break;
 8006e92:	e03b      	b.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8006e94:	4b6a      	ldr	r3, [pc, #424]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d108      	bne.n	8006eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006ea0:	4b67      	ldr	r3, [pc, #412]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ea8:	4a66      	ldr	r2, [pc, #408]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8006eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eae:	613b      	str	r3, [r7, #16]
 8006eb0:	e007      	b.n	8006ec2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8006eb2:	4b63      	ldr	r3, [pc, #396]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006eba:	4a63      	ldr	r2, [pc, #396]	@ (8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8006ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8006ec2:	4b5f      	ldr	r3, [pc, #380]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ec8:	0e1b      	lsrs	r3, r3, #24
 8006eca:	f003 030f 	and.w	r3, r3, #15
 8006ece:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8006ed0:	4b5b      	ldr	r3, [pc, #364]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ed6:	099b      	lsrs	r3, r3, #6
 8006ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	fb03 f202 	mul.w	r2, r3, r2
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ee8:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8006eea:	4b55      	ldr	r3, [pc, #340]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ef0:	f003 031f 	and.w	r3, r3, #31
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f00:	617b      	str	r3, [r7, #20]
        break;
 8006f02:	e003      	b.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8006f04:	4b51      	ldr	r3, [pc, #324]	@ (800704c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8006f06:	617b      	str	r3, [r7, #20]
        break;
 8006f08:	e000      	b.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8006f0a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f12:	f040 808d 	bne.w	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8006f16:	4b4a      	ldr	r3, [pc, #296]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f1c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006f24:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f2c:	d07c      	beq.n	8007028 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f34:	d87b      	bhi.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d004      	beq.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f42:	d039      	beq.n	8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8006f44:	e073      	b.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8006f46:	4b3e      	ldr	r3, [pc, #248]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d108      	bne.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006f52:	4b3b      	ldr	r3, [pc, #236]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f5a:	4a3a      	ldr	r2, [pc, #232]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8006f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f60:	613b      	str	r3, [r7, #16]
 8006f62:	e007      	b.n	8006f74 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8006f64:	4b36      	ldr	r3, [pc, #216]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f6c:	4a36      	ldr	r2, [pc, #216]	@ (8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8006f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f72:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8006f74:	4b32      	ldr	r3, [pc, #200]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7a:	0e1b      	lsrs	r3, r3, #24
 8006f7c:	f003 030f 	and.w	r3, r3, #15
 8006f80:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8006f82:	4b2f      	ldr	r3, [pc, #188]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f88:	099b      	lsrs	r3, r3, #6
 8006f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f8e:	693a      	ldr	r2, [r7, #16]
 8006f90:	fb03 f202 	mul.w	r2, r3, r2
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f9a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8006f9c:	4b28      	ldr	r3, [pc, #160]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fa2:	0a1b      	lsrs	r3, r3, #8
 8006fa4:	f003 031f 	and.w	r3, r3, #31
 8006fa8:	3301      	adds	r3, #1
 8006faa:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb4:	617b      	str	r3, [r7, #20]
        break;
 8006fb6:	e03b      	b.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8006fb8:	4b21      	ldr	r3, [pc, #132]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d108      	bne.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fcc:	4a1d      	ldr	r2, [pc, #116]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8006fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd2:	613b      	str	r3, [r7, #16]
 8006fd4:	e007      	b.n	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8006fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fde:	4a1a      	ldr	r2, [pc, #104]	@ (8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8006fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8006fe6:	4b16      	ldr	r3, [pc, #88]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fec:	0e1b      	lsrs	r3, r3, #24
 8006fee:	f003 030f 	and.w	r3, r3, #15
 8006ff2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8006ff4:	4b12      	ldr	r3, [pc, #72]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ffa:	099b      	lsrs	r3, r3, #6
 8006ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	fb03 f202 	mul.w	r2, r3, r2
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	fbb2 f3f3 	udiv	r3, r2, r3
 800700c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800700e:	4b0c      	ldr	r3, [pc, #48]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007014:	f003 031f 	and.w	r3, r3, #31
 8007018:	3301      	adds	r3, #1
 800701a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800701c:	697a      	ldr	r2, [r7, #20]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	fbb2 f3f3 	udiv	r3, r2, r3
 8007024:	617b      	str	r3, [r7, #20]
        break;
 8007026:	e003      	b.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007028:	4b08      	ldr	r3, [pc, #32]	@ (800704c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800702a:	617b      	str	r3, [r7, #20]
        break;
 800702c:	e000      	b.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800702e:	bf00      	nop
      }
    }
  }

  return frequency;
 8007030:	697b      	ldr	r3, [r7, #20]
}
 8007032:	4618      	mov	r0, r3
 8007034:	371c      	adds	r7, #28
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr
 800703e:	bf00      	nop
 8007040:	40023800 	.word	0x40023800
 8007044:	00f42400 	.word	0x00f42400
 8007048:	017d7840 	.word	0x017d7840
 800704c:	00bb8000 	.word	0x00bb8000

08007050 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b088      	sub	sp, #32
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8007058:	2300      	movs	r3, #0
 800705a:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800705c:	2300      	movs	r3, #0
 800705e:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8007060:	2300      	movs	r3, #0
 8007062:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if(hsai == NULL)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e14d      	b.n	800730a <HAL_SAI_Init+0x2ba>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	d106      	bne.n	8007088 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f003 fd46 	bl	800ab14 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2202      	movs	r2, #2
 800708c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 fa6f 	bl	8007574 <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	2b02      	cmp	r3, #2
 800709c:	d00c      	beq.n	80070b8 <HAL_SAI_Init+0x68>
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d80d      	bhi.n	80070be <HAL_SAI_Init+0x6e>
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d002      	beq.n	80070ac <HAL_SAI_Init+0x5c>
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d003      	beq.n	80070b2 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
  default:
    break;
 80070aa:	e008      	b.n	80070be <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 80070ac:	2300      	movs	r3, #0
 80070ae:	61fb      	str	r3, [r7, #28]
      break;
 80070b0:	e006      	b.n	80070c0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80070b2:	2310      	movs	r3, #16
 80070b4:	61fb      	str	r3, [r7, #28]
      break;
 80070b6:	e003      	b.n	80070c0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80070b8:	2320      	movs	r3, #32
 80070ba:	61fb      	str	r3, [r7, #28]
      break;
 80070bc:	e000      	b.n	80070c0 <HAL_SAI_Init+0x70>
    break;
 80070be:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	2b03      	cmp	r3, #3
 80070c6:	d81e      	bhi.n	8007106 <HAL_SAI_Init+0xb6>
 80070c8:	a201      	add	r2, pc, #4	@ (adr r2, 80070d0 <HAL_SAI_Init+0x80>)
 80070ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ce:	bf00      	nop
 80070d0:	080070e1 	.word	0x080070e1
 80070d4:	080070e7 	.word	0x080070e7
 80070d8:	080070ef 	.word	0x080070ef
 80070dc:	080070f7 	.word	0x080070f7
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 80070e0:	2300      	movs	r3, #0
 80070e2:	617b      	str	r3, [r7, #20]
      }
      break;
 80070e4:	e010      	b.n	8007108 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 80070e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070ea:	617b      	str	r3, [r7, #20]
      }
      break;
 80070ec:	e00c      	b.n	8007108 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 80070ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80070f2:	617b      	str	r3, [r7, #20]
      }
      break;
 80070f4:	e008      	b.n	8007108 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 80070f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80070fa:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	f043 0301 	orr.w	r3, r3, #1
 8007102:	61fb      	str	r3, [r7, #28]
      }
      break;
 8007104:	e000      	b.n	8007108 <HAL_SAI_Init+0xb8>
  default:
    break;      
 8007106:	bf00      	nop
  }

  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a81      	ldr	r2, [pc, #516]	@ (8007314 <HAL_SAI_Init+0x2c4>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d004      	beq.n	800711c <HAL_SAI_Init+0xcc>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a80      	ldr	r2, [pc, #512]	@ (8007318 <HAL_SAI_Init+0x2c8>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d103      	bne.n	8007124 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800711c:	4a7f      	ldr	r2, [pc, #508]	@ (800731c <HAL_SAI_Init+0x2cc>)
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	6013      	str	r3, [r2, #0]
 8007122:	e002      	b.n	800712a <HAL_SAI_Init+0xda>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 8007124:	4a7e      	ldr	r2, [pc, #504]	@ (8007320 <HAL_SAI_Init+0x2d0>)
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	6013      	str	r3, [r2, #0]
  }

  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d043      	beq.n	80071ba <HAL_SAI_Init+0x16a>
  {
    uint32_t freq = 0;
 8007132:	2300      	movs	r3, #0
 8007134:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a76      	ldr	r2, [pc, #472]	@ (8007314 <HAL_SAI_Init+0x2c4>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d004      	beq.n	800714a <HAL_SAI_Init+0xfa>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a74      	ldr	r2, [pc, #464]	@ (8007318 <HAL_SAI_Init+0x2c8>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d104      	bne.n	8007154 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800714a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800714e:	f7ff fe3f 	bl	8006dd0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007152:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a72      	ldr	r2, [pc, #456]	@ (8007324 <HAL_SAI_Init+0x2d4>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d004      	beq.n	8007168 <HAL_SAI_Init+0x118>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a71      	ldr	r2, [pc, #452]	@ (8007328 <HAL_SAI_Init+0x2d8>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d104      	bne.n	8007172 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007168:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800716c:	f7ff fe30 	bl	8006dd0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007170:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8007172:	693a      	ldr	r2, [r7, #16]
 8007174:	4613      	mov	r3, r2
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	4413      	add	r3, r2
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	461a      	mov	r2, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	69db      	ldr	r3, [r3, #28]
 8007182:	025b      	lsls	r3, r3, #9
 8007184:	fbb2 f3f3 	udiv	r3, r2, r3
 8007188:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	4a67      	ldr	r2, [pc, #412]	@ (800732c <HAL_SAI_Init+0x2dc>)
 800718e:	fba2 2303 	umull	r2, r3, r2, r3
 8007192:	08da      	lsrs	r2, r3, #3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 8007198:	68f9      	ldr	r1, [r7, #12]
 800719a:	4b64      	ldr	r3, [pc, #400]	@ (800732c <HAL_SAI_Init+0x2dc>)
 800719c:	fba3 2301 	umull	r2, r3, r3, r1
 80071a0:	08da      	lsrs	r2, r3, #3
 80071a2:	4613      	mov	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4413      	add	r3, r2
 80071a8:	005b      	lsls	r3, r3, #1
 80071aa:	1aca      	subs	r2, r1, r3
 80071ac:	2a08      	cmp	r2, #8
 80071ae:	d904      	bls.n	80071ba <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv+= 1;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6a1b      	ldr	r3, [r3, #32]
 80071b4:	1c5a      	adds	r2, r3, #1
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	621a      	str	r2, [r3, #32]
    }
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_SAI_Init+0x17a>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d109      	bne.n	80071de <HAL_SAI_Init+0x18e>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d101      	bne.n	80071d6 <HAL_SAI_Init+0x186>
 80071d2:	2300      	movs	r3, #0
 80071d4:	e001      	b.n	80071da <HAL_SAI_Init+0x18a>
 80071d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071da:	61bb      	str	r3, [r7, #24]
 80071dc:	e008      	b.n	80071f0 <HAL_SAI_Init+0x1a0>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	d102      	bne.n	80071ec <HAL_SAI_Init+0x19c>
 80071e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071ea:	e000      	b.n	80071ee <HAL_SAI_Init+0x19e>
 80071ec:	2300      	movs	r3, #0
 80071ee:	61bb      	str	r3, [r7, #24]
  }
  
  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6819      	ldr	r1, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	4b4d      	ldr	r3, [pc, #308]	@ (8007330 <HAL_SAI_Init+0x2e0>)
 80071fc:	400b      	ands	r3, r1
 80071fe:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	6819      	ldr	r1, [r3, #0]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720e:	431a      	orrs	r2, r3
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007214:	431a      	orrs	r2, r3
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800721a:	431a      	orrs	r2, r3
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	431a      	orrs	r2, r3
                        ckstr_bits | syncen_bits |                               \
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	431a      	orrs	r2, r3
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ckstr_bits | syncen_bits |                               \
 8007228:	431a      	orrs	r2, r3
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	431a      	orrs	r2, r3
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	695b      	ldr	r3, [r3, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007234:	431a      	orrs	r2, r3
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	051b      	lsls	r3, r3, #20
 800723c:	431a      	orrs	r2, r3
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	601a      	str	r2, [r3, #0]
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	6859      	ldr	r1, [r3, #4]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	4b38      	ldr	r3, [pc, #224]	@ (8007334 <HAL_SAI_Init+0x2e4>)
 8007252:	400b      	ands	r3, r1
 8007254:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6859      	ldr	r1, [r3, #4]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	699a      	ldr	r2, [r3, #24]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007264:	431a      	orrs	r2, r3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	430a      	orrs	r2, r1
 8007272:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6899      	ldr	r1, [r3, #8]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	4b2e      	ldr	r3, [pc, #184]	@ (8007338 <HAL_SAI_Init+0x2e8>)
 8007280:	400b      	ands	r3, r1
 8007282:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6899      	ldr	r1, [r3, #8]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728e:	1e5a      	subs	r2, r3, #1
                          hsai->FrameInit.FSOffset |
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007294:	431a      	orrs	r2, r3
                          hsai->FrameInit.FSDefinition |
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                          hsai->FrameInit.FSOffset |
 800729a:	431a      	orrs	r2, r3
                          hsai->FrameInit.FSPolarity   |
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                          hsai->FrameInit.FSDefinition |
 80072a0:	431a      	orrs	r2, r3
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072a6:	3b01      	subs	r3, #1
 80072a8:	021b      	lsls	r3, r3, #8
                          hsai->FrameInit.FSPolarity   |
 80072aa:	431a      	orrs	r2, r3
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	430a      	orrs	r2, r1
 80072b2:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68d9      	ldr	r1, [r3, #12]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80072c2:	400b      	ands	r3, r1
 80072c4:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68d9      	ldr	r1, [r3, #12]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072d4:	431a      	orrs	r2, r3
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072da:	041b      	lsls	r3, r3, #16
 80072dc:	431a      	orrs	r2, r3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072e2:	3b01      	subs	r3, #1
 80072e4:	021b      	lsls	r3, r3, #8
 80072e6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	60da      	str	r2, [r3, #12]
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  
  return HAL_OK;
 8007308:	2300      	movs	r3, #0
}
 800730a:	4618      	mov	r0, r3
 800730c:	3720      	adds	r7, #32
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	40015804 	.word	0x40015804
 8007318:	40015824 	.word	0x40015824
 800731c:	40015800 	.word	0x40015800
 8007320:	40015c00 	.word	0x40015c00
 8007324:	40015c04 	.word	0x40015c04
 8007328:	40015c24 	.word	0x40015c24
 800732c:	cccccccd 	.word	0xcccccccd
 8007330:	ff05c010 	.word	0xff05c010
 8007334:	ffff1ff0 	.word	0xffff1ff0
 8007338:	fff88000 	.word	0xfff88000

0800733c <HAL_SAI_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit(SAI_HandleTypeDef *hsai, uint8_t* pData, uint16_t Size, uint32_t Timeout)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b086      	sub	sp, #24
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	603b      	str	r3, [r7, #0]
 8007348:	4613      	mov	r3, r2
 800734a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800734c:	f7fc fa84 	bl	8003858 <HAL_GetTick>
 8007350:	6178      	str	r0, [r7, #20]

  if((pData == NULL ) || (Size == 0))
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d002      	beq.n	800735e <HAL_SAI_Transmit+0x22>
 8007358:	88fb      	ldrh	r3, [r7, #6]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_SAI_Transmit+0x26>
  {
    return  HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e0b6      	b.n	80074d0 <HAL_SAI_Transmit+0x194>
  }

  if(hsai->State == HAL_SAI_STATE_READY)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b01      	cmp	r3, #1
 800736c:	f040 80af 	bne.w	80074ce <HAL_SAI_Transmit+0x192>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8007376:	2b01      	cmp	r3, #1
 8007378:	d101      	bne.n	800737e <HAL_SAI_Transmit+0x42>
 800737a:	2302      	movs	r3, #2
 800737c:	e0a8      	b.n	80074d0 <HAL_SAI_Transmit+0x194>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->XferSize = Size;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	88fa      	ldrh	r2, [r7, #6]
 800738a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	88fa      	ldrh	r2, [r7, #6]
 8007392:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->pBuffPtr = pData;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	68ba      	ldr	r2, [r7, #8]
 800739a:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2212      	movs	r2, #18
 80073a0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* Check if the SAI is already enabled */
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d17a      	bne.n	80074b0 <HAL_SAI_Transmit+0x174>
    {
      /* fill the fifo with data before to enabled the SAI */
      SAI_FillFifo(hsai);
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f000 f88c 	bl	80074d8 <SAI_FillFifo>
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80073ce:	601a      	str	r2, [r3, #0]
    }

    while(hsai->XferCount > 0)
 80073d0:	e06e      	b.n	80074b0 <HAL_SAI_Transmit+0x174>
    {
      /* Write data if the FIFO is not full */
      if((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80073dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073e0:	d035      	beq.n	800744e <HAL_SAI_Transmit+0x112>
      {
        if((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073e6:	2b40      	cmp	r3, #64	@ 0x40
 80073e8:	d10d      	bne.n	8007406 <HAL_SAI_Transmit+0xca>
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d109      	bne.n	8007406 <HAL_SAI_Transmit+0xca>
        {
          hsai->Instance->DR = (*hsai->pBuffPtr++);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073f6:	1c59      	adds	r1, r3, #1
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	6651      	str	r1, [r2, #100]	@ 0x64
 80073fc:	781a      	ldrb	r2, [r3, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	61da      	str	r2, [r3, #28]
 8007404:	e01a      	b.n	800743c <HAL_SAI_Transmit+0x100>
        }
        else if(hsai->Init.DataSize <= SAI_DATASIZE_16)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800740a:	2b80      	cmp	r3, #128	@ 0x80
 800740c:	d80b      	bhi.n	8007426 <HAL_SAI_Transmit+0xea>
        {
          hsai->Instance->DR = *((uint16_t *)hsai->pBuffPtr);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007412:	881a      	ldrh	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	61da      	str	r2, [r3, #28]
          hsai->pBuffPtr+= 2;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800741e:	1c9a      	adds	r2, r3, #2
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	665a      	str	r2, [r3, #100]	@ 0x64
 8007424:	e00a      	b.n	800743c <HAL_SAI_Transmit+0x100>
        }
        else
        {
          hsai->Instance->DR = *((uint32_t *)hsai->pBuffPtr);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	6812      	ldr	r2, [r2, #0]
 8007430:	61da      	str	r2, [r3, #28]
          hsai->pBuffPtr+= 4;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007436:	1d1a      	adds	r2, r3, #4
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        hsai->XferCount--;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007442:	3b01      	subs	r3, #1
 8007444:	b29a      	uxth	r2, r3
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800744c:	e030      	b.n	80074b0 <HAL_SAI_Transmit+0x174>
      }
      else
      {
        /* Check for the Timeout */
        if((Timeout != HAL_MAX_DELAY) && ((Timeout == 0)||((HAL_GetTick() - tickstart) > Timeout)))
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007454:	d02c      	beq.n	80074b0 <HAL_SAI_Transmit+0x174>
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d007      	beq.n	800746c <HAL_SAI_Transmit+0x130>
 800745c:	f7fc f9fc 	bl	8003858 <HAL_GetTick>
 8007460:	4602      	mov	r2, r0
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	1ad3      	subs	r3, r2, r3
 8007466:	683a      	ldr	r2, [r7, #0]
 8007468:	429a      	cmp	r2, r3
 800746a:	d221      	bcs.n	80074b0 <HAL_SAI_Transmit+0x174>
        {
          /* Update error code */
          hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007472:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          /* Clear all the flags */
          hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f04f 32ff 	mov.w	r2, #4294967295
 8007484:	619a      	str	r2, [r3, #24]

          /* Disable SAI peripheral */
          SAI_Disable(hsai);
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f000 f874 	bl	8007574 <SAI_Disable>

          /* Flush the fifo */
          SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	685a      	ldr	r2, [r3, #4]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f042 0208 	orr.w	r2, r2, #8
 800749a:	605a      	str	r2, [r3, #4]

          /* Change the SAI state */
          hsai->State = HAL_SAI_STATE_READY;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

          /* Process Unlocked */
          __HAL_UNLOCK(hsai);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	e00f      	b.n	80074d0 <HAL_SAI_Transmit+0x194>
    while(hsai->XferCount > 0)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d18b      	bne.n	80073d2 <HAL_SAI_Transmit+0x96>
        }
      }
    }

    hsai->State = HAL_SAI_STATE_READY;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80074ca:	2300      	movs	r3, #0
 80074cc:	e000      	b.n	80074d0 <HAL_SAI_Transmit+0x194>
  }
  else
  {
    return HAL_BUSY;
 80074ce:	2302      	movs	r3, #2
  }
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3718      	adds	r7, #24
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <SAI_FillFifo>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static void SAI_FillFifo(SAI_HandleTypeDef *hsai)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  /* fill the fifo with data before to enabled the SAI */
  while(((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL) && (hsai->XferCount > 0))
 80074e0:	e034      	b.n	800754c <SAI_FillFifo+0x74>
  {
    if((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074e6:	2b40      	cmp	r3, #64	@ 0x40
 80074e8:	d10d      	bne.n	8007506 <SAI_FillFifo+0x2e>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d109      	bne.n	8007506 <SAI_FillFifo+0x2e>
    {
      hsai->Instance->DR = (*hsai->pBuffPtr++);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074f6:	1c59      	adds	r1, r3, #1
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	6651      	str	r1, [r2, #100]	@ 0x64
 80074fc:	781a      	ldrb	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	61da      	str	r2, [r3, #28]
 8007504:	e01a      	b.n	800753c <SAI_FillFifo+0x64>
    }
    else if(hsai->Init.DataSize <= SAI_DATASIZE_16)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800750a:	2b80      	cmp	r3, #128	@ 0x80
 800750c:	d80b      	bhi.n	8007526 <SAI_FillFifo+0x4e>
    {
      hsai->Instance->DR = *((uint32_t *)hsai->pBuffPtr);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	6812      	ldr	r2, [r2, #0]
 8007518:	61da      	str	r2, [r3, #28]
      hsai->pBuffPtr+= 2;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800751e:	1c9a      	adds	r2, r3, #2
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	665a      	str	r2, [r3, #100]	@ 0x64
 8007524:	e00a      	b.n	800753c <SAI_FillFifo+0x64>
    }
    else
    {
      hsai->Instance->DR = *((uint32_t *)hsai->pBuffPtr);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	6812      	ldr	r2, [r2, #0]
 8007530:	61da      	str	r2, [r3, #28]
      hsai->pBuffPtr+= 4;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007536:	1d1a      	adds	r2, r3, #4
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    hsai->XferCount--;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007542:	3b01      	subs	r3, #1
 8007544:	b29a      	uxth	r2, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  while(((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL) && (hsai->XferCount > 0))
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007556:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800755a:	d004      	beq.n	8007566 <SAI_FillFifo+0x8e>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007562:	2b00      	cmp	r3, #0
 8007564:	d1bd      	bne.n	80074e2 <SAI_FillFifo+0xa>
  }
}
 8007566:	bf00      	nop
 8007568:	370c      	adds	r7, #12
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
	...

08007574 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007574:	b490      	push	{r4, r7}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7/1000);
 800757c:	4b16      	ldr	r3, [pc, #88]	@ (80075d8 <SAI_Disable+0x64>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a16      	ldr	r2, [pc, #88]	@ (80075dc <SAI_Disable+0x68>)
 8007582:	fba2 2303 	umull	r2, r3, r2, r3
 8007586:	0b1b      	lsrs	r3, r3, #12
 8007588:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 800758a:	2300      	movs	r3, #0
 800758c:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800759c:	601a      	str	r2, [r3, #0]

  do 
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800759e:	4623      	mov	r3, r4
 80075a0:	1e5c      	subs	r4, r3, #1
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10a      	bne.n	80075bc <SAI_Disable+0x48>
    {         
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80075b6:	2303      	movs	r3, #3
 80075b8:	73fb      	strb	r3, [r7, #15]
      break;
 80075ba:	e006      	b.n	80075ca <SAI_Disable+0x56>
    }
  } while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d1e9      	bne.n	800759e <SAI_Disable+0x2a>

  return status;
 80075ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bc90      	pop	{r4, r7}
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	20000058 	.word	0x20000058
 80075dc:	95cbec1b 	.word	0x95cbec1b

080075e0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d101      	bne.n	80075f4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e025      	b.n	8007640 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d106      	bne.n	800760e <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f003 fa79 	bl	800ab00 <HAL_SDRAM_MspInit>
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2202      	movs	r2, #2
 8007612:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	3304      	adds	r3, #4
 800761e:	4619      	mov	r1, r3
 8007620:	4610      	mov	r0, r2
 8007622:	f001 faf1 	bl	8008c08 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6818      	ldr	r0, [r3, #0]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	461a      	mov	r2, r3
 8007630:	6839      	ldr	r1, [r7, #0]
 8007632:	f001 fb5b 	bl	8008cec <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  
  return HAL_OK;
 800763e:	2300      	movs	r3, #0
}
 8007640:	4618      	mov	r0, r3
 8007642:	3708      	adds	r7, #8
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800765a:	b2db      	uxtb	r3, r3
 800765c:	2b02      	cmp	r3, #2
 800765e:	d101      	bne.n	8007664 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007660:	2302      	movs	r3, #2
 8007662:	e018      	b.n	8007696 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2202      	movs	r2, #2
 8007668:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	68b9      	ldr	r1, [r7, #8]
 8007674:	4618      	mov	r0, r3
 8007676:	f001 fbb9 	bl	8008dec <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2b02      	cmp	r3, #2
 8007680:	d104      	bne.n	800768c <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2205      	movs	r2, #5
 8007686:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800768a:	e003      	b.n	8007694 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  }
  
  return HAL_OK;  
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b082      	sub	sp, #8
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
 80076a6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d101      	bne.n	80076b8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80076b4:	2302      	movs	r3, #2
 80076b6:	e00e      	b.n	80076d6 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2202      	movs	r2, #2
 80076bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	6839      	ldr	r1, [r7, #0]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f001 fbb1 	bl	8008e2e <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  
  return HAL_OK;   
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80076de:	b580      	push	{r7, lr}
 80076e0:	b082      	sub	sp, #8
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d101      	bne.n	80076f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e01d      	b.n	800772c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d106      	bne.n	800770a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f002 ff91 	bl	800a62c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2202      	movs	r2, #2
 800770e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	3304      	adds	r3, #4
 800771a:	4619      	mov	r1, r3
 800771c:	4610      	mov	r0, r2
 800771e:	f000 f93f 	bl	80079a0 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  return HAL_OK;
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	3708      	adds	r7, #8
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <HAL_TIM_Base_Start>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2202      	movs	r2, #2
 8007740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f042 0201 	orr.w	r2, r2, #1
 8007752:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  /* Return function status */
  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b082      	sub	sp, #8
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d101      	bne.n	800777c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e01d      	b.n	80077b8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b00      	cmp	r3, #0
 8007786:	d106      	bne.n	8007796 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f003 f819 	bl	800a7c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2202      	movs	r2, #2
 800779a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	3304      	adds	r3, #4
 80077a6:	4619      	mov	r1, r3
 80077a8:	4610      	mov	r0, r2
 80077aa:	f000 f8f9 	bl	80079a0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}  
 80077b8:	4618      	mov	r0, r3
 80077ba:	3708      	adds	r7, #8
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 80077ca:	2300      	movs	r3, #0
 80077cc:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d101      	bne.n	80077dc <HAL_TIM_ConfigClockSource+0x1c>
 80077d8:	2302      	movs	r3, #2
 80077da:	e0d8      	b.n	800798e <HAL_TIM_ConfigClockSource+0x1ce>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2202      	movs	r2, #2
 80077e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	4b68      	ldr	r3, [pc, #416]	@ (8007998 <HAL_TIM_ConfigClockSource+0x1d8>)
 80077f8:	4013      	ands	r3, r2
 80077fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007802:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007814:	d052      	beq.n	80078bc <HAL_TIM_ConfigClockSource+0xfc>
 8007816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800781a:	f200 80ae 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 800781e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007822:	d027      	beq.n	8007874 <HAL_TIM_ConfigClockSource+0xb4>
 8007824:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007828:	f200 80a7 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 800782c:	2b70      	cmp	r3, #112	@ 0x70
 800782e:	d02a      	beq.n	8007886 <HAL_TIM_ConfigClockSource+0xc6>
 8007830:	2b70      	cmp	r3, #112	@ 0x70
 8007832:	f200 80a2 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 8007836:	2b60      	cmp	r3, #96	@ 0x60
 8007838:	d063      	beq.n	8007902 <HAL_TIM_ConfigClockSource+0x142>
 800783a:	2b60      	cmp	r3, #96	@ 0x60
 800783c:	f200 809d 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 8007840:	2b50      	cmp	r3, #80	@ 0x50
 8007842:	d04e      	beq.n	80078e2 <HAL_TIM_ConfigClockSource+0x122>
 8007844:	2b50      	cmp	r3, #80	@ 0x50
 8007846:	f200 8098 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 800784a:	2b40      	cmp	r3, #64	@ 0x40
 800784c:	d069      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x162>
 800784e:	2b40      	cmp	r3, #64	@ 0x40
 8007850:	f200 8093 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 8007854:	2b30      	cmp	r3, #48	@ 0x30
 8007856:	f000 8089 	beq.w	800796c <HAL_TIM_ConfigClockSource+0x1ac>
 800785a:	2b30      	cmp	r3, #48	@ 0x30
 800785c:	f200 808d 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 8007860:	2b20      	cmp	r3, #32
 8007862:	d07c      	beq.n	800795e <HAL_TIM_ConfigClockSource+0x19e>
 8007864:	2b20      	cmp	r3, #32
 8007866:	f200 8088 	bhi.w	800797a <HAL_TIM_ConfigClockSource+0x1ba>
 800786a:	2b00      	cmp	r3, #0
 800786c:	d069      	beq.n	8007942 <HAL_TIM_ConfigClockSource+0x182>
 800786e:	2b10      	cmp	r3, #16
 8007870:	d06e      	beq.n	8007950 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8007872:	e082      	b.n	800797a <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	6899      	ldr	r1, [r3, #8]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	4b47      	ldr	r3, [pc, #284]	@ (800799c <HAL_TIM_ConfigClockSource+0x1dc>)
 8007880:	400b      	ands	r3, r1
 8007882:	6093      	str	r3, [r2, #8]
    break;
 8007884:	e07a      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6818      	ldr	r0, [r3, #0]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	6899      	ldr	r1, [r3, #8]
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	685a      	ldr	r2, [r3, #4]
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f000 fb86 	bl	8007fa6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	4b3c      	ldr	r3, [pc, #240]	@ (8007998 <HAL_TIM_ConfigClockSource+0x1d8>)
 80078a6:	4013      	ands	r3, r2
 80078a8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80078b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	609a      	str	r2, [r3, #8]
    break;
 80078ba:	e05f      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6818      	ldr	r0, [r3, #0]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	6899      	ldr	r1, [r3, #8]
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	f000 fb6b 	bl	8007fa6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	689a      	ldr	r2, [r3, #8]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80078de:	609a      	str	r2, [r3, #8]
    break;
 80078e0:	e04c      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6818      	ldr	r0, [r3, #0]
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	6859      	ldr	r1, [r3, #4]
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	461a      	mov	r2, r3
 80078f0:	f000 fad2 	bl	8007e98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2150      	movs	r1, #80	@ 0x50
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 fb33 	bl	8007f66 <TIM_ITRx_SetConfig>
    break;
 8007900:	e03c      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6818      	ldr	r0, [r3, #0]
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	6859      	ldr	r1, [r3, #4]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	461a      	mov	r2, r3
 8007910:	f000 faf5 	bl	8007efe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2160      	movs	r1, #96	@ 0x60
 800791a:	4618      	mov	r0, r3
 800791c:	f000 fb23 	bl	8007f66 <TIM_ITRx_SetConfig>
    break;
 8007920:	e02c      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6818      	ldr	r0, [r3, #0]
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	6859      	ldr	r1, [r3, #4]
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	461a      	mov	r2, r3
 8007930:	f000 fab2 	bl	8007e98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2140      	movs	r1, #64	@ 0x40
 800793a:	4618      	mov	r0, r3
 800793c:	f000 fb13 	bl	8007f66 <TIM_ITRx_SetConfig>
    break;
 8007940:	e01c      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	2100      	movs	r1, #0
 8007948:	4618      	mov	r0, r3
 800794a:	f000 fb0c 	bl	8007f66 <TIM_ITRx_SetConfig>
    break;
 800794e:	e015      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2110      	movs	r1, #16
 8007956:	4618      	mov	r0, r3
 8007958:	f000 fb05 	bl	8007f66 <TIM_ITRx_SetConfig>
    break;
 800795c:	e00e      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2120      	movs	r1, #32
 8007964:	4618      	mov	r0, r3
 8007966:	f000 fafe 	bl	8007f66 <TIM_ITRx_SetConfig>
    break;
 800796a:	e007      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2130      	movs	r1, #48	@ 0x30
 8007972:	4618      	mov	r0, r3
 8007974:	f000 faf7 	bl	8007f66 <TIM_ITRx_SetConfig>
    break;
 8007978:	e000      	b.n	800797c <HAL_TIM_ConfigClockSource+0x1bc>
    break;    
 800797a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2201      	movs	r2, #1
 8007980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  
  __HAL_UNLOCK(htim);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	fffeff88 	.word	0xfffeff88
 800799c:	fffefff8 	.word	0xfffefff8

080079a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 80079aa:	2300      	movs	r3, #0
 80079ac:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a47      	ldr	r2, [pc, #284]	@ (8007ad4 <TIM_Base_SetConfig+0x134>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d013      	beq.n	80079e4 <TIM_Base_SetConfig+0x44>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079c2:	d00f      	beq.n	80079e4 <TIM_Base_SetConfig+0x44>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a44      	ldr	r2, [pc, #272]	@ (8007ad8 <TIM_Base_SetConfig+0x138>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d00b      	beq.n	80079e4 <TIM_Base_SetConfig+0x44>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a43      	ldr	r2, [pc, #268]	@ (8007adc <TIM_Base_SetConfig+0x13c>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d007      	beq.n	80079e4 <TIM_Base_SetConfig+0x44>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a42      	ldr	r2, [pc, #264]	@ (8007ae0 <TIM_Base_SetConfig+0x140>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d003      	beq.n	80079e4 <TIM_Base_SetConfig+0x44>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a41      	ldr	r2, [pc, #260]	@ (8007ae4 <TIM_Base_SetConfig+0x144>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d101      	bne.n	80079e8 <TIM_Base_SetConfig+0x48>
 80079e4:	2301      	movs	r3, #1
 80079e6:	e000      	b.n	80079ea <TIM_Base_SetConfig+0x4a>
 80079e8:	2300      	movs	r3, #0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d008      	beq.n	8007a00 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a34      	ldr	r2, [pc, #208]	@ (8007ad4 <TIM_Base_SetConfig+0x134>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d02b      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a0e:	d027      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a31      	ldr	r2, [pc, #196]	@ (8007ad8 <TIM_Base_SetConfig+0x138>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d023      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a30      	ldr	r2, [pc, #192]	@ (8007adc <TIM_Base_SetConfig+0x13c>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d01f      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a2f      	ldr	r2, [pc, #188]	@ (8007ae0 <TIM_Base_SetConfig+0x140>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d01b      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	4a2e      	ldr	r2, [pc, #184]	@ (8007ae4 <TIM_Base_SetConfig+0x144>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d017      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4a2d      	ldr	r2, [pc, #180]	@ (8007ae8 <TIM_Base_SetConfig+0x148>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d013      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a2c      	ldr	r2, [pc, #176]	@ (8007aec <TIM_Base_SetConfig+0x14c>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d00f      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a2b      	ldr	r2, [pc, #172]	@ (8007af0 <TIM_Base_SetConfig+0x150>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d00b      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a2a      	ldr	r2, [pc, #168]	@ (8007af4 <TIM_Base_SetConfig+0x154>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d007      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a29      	ldr	r2, [pc, #164]	@ (8007af8 <TIM_Base_SetConfig+0x158>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d003      	beq.n	8007a60 <TIM_Base_SetConfig+0xc0>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a28      	ldr	r2, [pc, #160]	@ (8007afc <TIM_Base_SetConfig+0x15c>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d101      	bne.n	8007a64 <TIM_Base_SetConfig+0xc4>
 8007a60:	2301      	movs	r3, #1
 8007a62:	e000      	b.n	8007a66 <TIM_Base_SetConfig+0xc6>
 8007a64:	2300      	movs	r3, #0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d008      	beq.n	8007a7c <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	689a      	ldr	r2, [r3, #8]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	629a      	str	r2, [r3, #40]	@ 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8007ad4 <TIM_Base_SetConfig+0x134>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d003      	beq.n	8007ab0 <TIM_Base_SetConfig+0x110>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8007ae4 <TIM_Base_SetConfig+0x144>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d101      	bne.n	8007ab4 <TIM_Base_SetConfig+0x114>
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e000      	b.n	8007ab6 <TIM_Base_SetConfig+0x116>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d003      	beq.n	8007ac2 <TIM_Base_SetConfig+0x122>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	691a      	ldr	r2, [r3, #16]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	615a      	str	r2, [r3, #20]
}
 8007ac8:	bf00      	nop
 8007aca:	3714      	adds	r7, #20
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr
 8007ad4:	40010000 	.word	0x40010000
 8007ad8:	40000400 	.word	0x40000400
 8007adc:	40000800 	.word	0x40000800
 8007ae0:	40000c00 	.word	0x40000c00
 8007ae4:	40010400 	.word	0x40010400
 8007ae8:	40014000 	.word	0x40014000
 8007aec:	40014400 	.word	0x40014400
 8007af0:	40014800 	.word	0x40014800
 8007af4:	40001800 	.word	0x40001800
 8007af8:	40001c00 	.word	0x40001c00
 8007afc:	40002000 	.word	0x40002000

08007b00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;  
 8007b12:	2300      	movs	r3, #0
 8007b14:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	f023 0201 	bic.w	r2, r3, #1
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	4b2a      	ldr	r3, [pc, #168]	@ (8007be0 <TIM_OC1_SetConfig+0xe0>)
 8007b38:	4013      	ands	r3, r2
 8007b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f023 0303 	bic.w	r3, r3, #3
 8007b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f023 0302 	bic.w	r3, r3, #2
 8007b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a20      	ldr	r2, [pc, #128]	@ (8007be4 <TIM_OC1_SetConfig+0xe4>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d003      	beq.n	8007b70 <TIM_OC1_SetConfig+0x70>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8007be8 <TIM_OC1_SetConfig+0xe8>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d101      	bne.n	8007b74 <TIM_OC1_SetConfig+0x74>
 8007b70:	2301      	movs	r3, #1
 8007b72:	e000      	b.n	8007b76 <TIM_OC1_SetConfig+0x76>
 8007b74:	2300      	movs	r3, #0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d01e      	beq.n	8007bb8 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f023 0308 	bic.w	r3, r3, #8
 8007b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f023 0304 	bic.w	r3, r3, #4
 8007b92:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	695b      	ldr	r3, [r3, #20]
 8007ba8:	693a      	ldr	r2, [r7, #16]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	68fa      	ldr	r2, [r7, #12]
 8007bc2:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	635a      	str	r2, [r3, #52]	@ 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	621a      	str	r2, [r3, #32]
} 
 8007bd2:	bf00      	nop
 8007bd4:	371c      	adds	r7, #28
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
 8007bde:	bf00      	nop
 8007be0:	fffeff8f 	.word	0xfffeff8f
 8007be4:	40010000 	.word	0x40010000
 8007be8:	40010400 	.word	0x40010400

08007bec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b087      	sub	sp, #28
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	f023 0210 	bic.w	r2, r3, #16
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	4b2c      	ldr	r3, [pc, #176]	@ (8007cd4 <TIM_OC2_SetConfig+0xe8>)
 8007c24:	4013      	ands	r3, r2
 8007c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c2e:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	021b      	lsls	r3, r3, #8
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	f023 0320 	bic.w	r3, r3, #32
 8007c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	011b      	lsls	r3, r3, #4
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a21      	ldr	r2, [pc, #132]	@ (8007cd8 <TIM_OC2_SetConfig+0xec>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d003      	beq.n	8007c60 <TIM_OC2_SetConfig+0x74>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a20      	ldr	r2, [pc, #128]	@ (8007cdc <TIM_OC2_SetConfig+0xf0>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d101      	bne.n	8007c64 <TIM_OC2_SetConfig+0x78>
 8007c60:	2301      	movs	r3, #1
 8007c62:	e000      	b.n	8007c66 <TIM_OC2_SetConfig+0x7a>
 8007c64:	2300      	movs	r3, #0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d021      	beq.n	8007cae <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	011b      	lsls	r3, r3, #4
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c84:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	685a      	ldr	r2, [r3, #4]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	621a      	str	r2, [r3, #32]
}
 8007cc8:	bf00      	nop
 8007cca:	371c      	adds	r7, #28
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	feff8fff 	.word	0xfeff8fff
 8007cd8:	40010000 	.word	0x40010000
 8007cdc:	40010400 	.word	0x40010400

08007ce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b087      	sub	sp, #28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8007cea:	2300      	movs	r3, #0
 8007cec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;   
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a1b      	ldr	r3, [r3, #32]
 8007d06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	69db      	ldr	r3, [r3, #28]
 8007d12:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4b2c      	ldr	r3, [pc, #176]	@ (8007dc8 <TIM_OC3_SetConfig+0xe8>)
 8007d18:	4013      	ands	r3, r2
 8007d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f023 0303 	bic.w	r3, r3, #3
 8007d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	021b      	lsls	r3, r3, #8
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a21      	ldr	r2, [pc, #132]	@ (8007dcc <TIM_OC3_SetConfig+0xec>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d003      	beq.n	8007d52 <TIM_OC3_SetConfig+0x72>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a20      	ldr	r2, [pc, #128]	@ (8007dd0 <TIM_OC3_SetConfig+0xf0>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d101      	bne.n	8007d56 <TIM_OC3_SetConfig+0x76>
 8007d52:	2301      	movs	r3, #1
 8007d54:	e000      	b.n	8007d58 <TIM_OC3_SetConfig+0x78>
 8007d56:	2300      	movs	r3, #0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d021      	beq.n	8007da0 <TIM_OC3_SetConfig+0xc0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	021b      	lsls	r3, r3, #8
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d76:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	695b      	ldr	r3, [r3, #20]
 8007d8c:	011b      	lsls	r3, r3, #4
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	011b      	lsls	r3, r3, #4
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	685a      	ldr	r2, [r3, #4]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	621a      	str	r2, [r3, #32]
}
 8007dba:	bf00      	nop
 8007dbc:	371c      	adds	r7, #28
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	fffeff8f 	.word	0xfffeff8f
 8007dcc:	40010000 	.word	0x40010000
 8007dd0:	40010400 	.word	0x40010400

08007dd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b087      	sub	sp, #28
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8007dde:	2300      	movs	r3, #0
 8007de0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8007de2:	2300      	movs	r3, #0
 8007de4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 8007de6:	2300      	movs	r3, #0
 8007de8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a1b      	ldr	r3, [r3, #32]
 8007dee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	69db      	ldr	r3, [r3, #28]
 8007e06:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	4b20      	ldr	r3, [pc, #128]	@ (8007e8c <TIM_OC4_SetConfig+0xb8>)
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e16:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	021b      	lsls	r3, r3, #8
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	4313      	orrs	r3, r2
 8007e22:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e2a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	031b      	lsls	r3, r3, #12
 8007e32:	68fa      	ldr	r2, [r7, #12]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a15      	ldr	r2, [pc, #84]	@ (8007e90 <TIM_OC4_SetConfig+0xbc>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d003      	beq.n	8007e48 <TIM_OC4_SetConfig+0x74>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a14      	ldr	r2, [pc, #80]	@ (8007e94 <TIM_OC4_SetConfig+0xc0>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d101      	bne.n	8007e4c <TIM_OC4_SetConfig+0x78>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	e000      	b.n	8007e4e <TIM_OC4_SetConfig+0x7a>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d009      	beq.n	8007e66 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	695b      	ldr	r3, [r3, #20]
 8007e5e:	019b      	lsls	r3, r3, #6
 8007e60:	697a      	ldr	r2, [r7, #20]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	697a      	ldr	r2, [r7, #20]
 8007e6a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	693a      	ldr	r2, [r7, #16]
 8007e70:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	685a      	ldr	r2, [r3, #4]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	68fa      	ldr	r2, [r7, #12]
 8007e7e:	621a      	str	r2, [r3, #32]
}
 8007e80:	bf00      	nop
 8007e82:	371c      	adds	r7, #28
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr
 8007e8c:	feff8fff 	.word	0xfeff8fff
 8007e90:	40010000 	.word	0x40010000
 8007e94:	40010400 	.word	0x40010400

08007e98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b087      	sub	sp, #28
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6a1b      	ldr	r3, [r3, #32]
 8007eb0:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6a1b      	ldr	r3, [r3, #32]
 8007eb6:	f023 0201 	bic.w	r2, r3, #1
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	699b      	ldr	r3, [r3, #24]
 8007ec2:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007eca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	011b      	lsls	r3, r3, #4
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	f023 030a 	bic.w	r3, r3, #10
 8007edc:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	693a      	ldr	r2, [r7, #16]
 8007ef0:	621a      	str	r2, [r3, #32]
}
 8007ef2:	bf00      	nop
 8007ef4:	371c      	adds	r7, #28
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007efe:	b480      	push	{r7}
 8007f00:	b087      	sub	sp, #28
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	60f8      	str	r0, [r7, #12]
 8007f06:	60b9      	str	r1, [r7, #8]
 8007f08:	607a      	str	r2, [r7, #4]
uint32_t tmpccmr1 = 0;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	f023 0210 	bic.w	r2, r3, #16
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6a1b      	ldr	r3, [r3, #32]
 8007f28:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	031b      	lsls	r3, r3, #12
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	011b      	lsls	r3, r3, #4
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	697a      	ldr	r2, [r7, #20]
 8007f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	621a      	str	r2, [r3, #32]
}
 8007f5a:	bf00      	nop
 8007f5c:	371c      	adds	r7, #28
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr

08007f66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b085      	sub	sp, #20
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
 8007f6e:	460b      	mov	r3, r1
 8007f70:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 8007f72:	2300      	movs	r3, #0
 8007f74:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f82:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8007f84:	887b      	ldrh	r3, [r7, #2]
 8007f86:	f043 0307 	orr.w	r3, r3, #7
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	609a      	str	r2, [r3, #8]
}
 8007f9a:	bf00      	nop
 8007f9c:	3714      	adds	r7, #20
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr

08007fa6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fa6:	b480      	push	{r7}
 8007fa8:	b087      	sub	sp, #28
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	60f8      	str	r0, [r7, #12]
 8007fae:	60b9      	str	r1, [r7, #8]
 8007fb0:	607a      	str	r2, [r7, #4]
 8007fb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007fc4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	021a      	lsls	r2, r3, #8
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	431a      	orrs	r2, r3
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	609a      	str	r2, [r3, #8]
} 
 8007fde:	bf00      	nop
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
	...

08007fec <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b085      	sub	sp, #20
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d101      	bne.n	8008004 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008000:	2302      	movs	r3, #2
 8008002:	e03d      	b.n	8008080 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a1a      	ldr	r2, [pc, #104]	@ (800808c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d004      	beq.n	8008030 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a19      	ldr	r2, [pc, #100]	@ (8008090 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d108      	bne.n	8008042 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008036:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	4313      	orrs	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008048:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68fa      	ldr	r2, [r7, #12]
 8008050:	4313      	orrs	r3, r2
 8008052:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800805a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	68ba      	ldr	r2, [r7, #8]
 8008062:	4313      	orrs	r3, r2
 8008064:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  return HAL_OK;
 800807e:	2300      	movs	r3, #0
} 
 8008080:	4618      	mov	r0, r3
 8008082:	3714      	adds	r7, #20
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr
 800808c:	40010000 	.word	0x40010000
 8008090:	40010400 	.word	0x40010400

08008094 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d101      	bne.n	80080ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80080aa:	2302      	movs	r3, #2
 80080ac:	e105      	b.n	80082ba <HAL_TIM_PWM_ConfigChannel+0x226>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2201      	movs	r2, #1
 80080b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2202      	movs	r2, #2
 80080ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    
  switch (Channel)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b14      	cmp	r3, #20
 80080c2:	f200 80f0 	bhi.w	80082a6 <HAL_TIM_PWM_ConfigChannel+0x212>
 80080c6:	a201      	add	r2, pc, #4	@ (adr r2, 80080cc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80080c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080cc:	08008121 	.word	0x08008121
 80080d0:	080082a7 	.word	0x080082a7
 80080d4:	080082a7 	.word	0x080082a7
 80080d8:	080082a7 	.word	0x080082a7
 80080dc:	08008161 	.word	0x08008161
 80080e0:	080082a7 	.word	0x080082a7
 80080e4:	080082a7 	.word	0x080082a7
 80080e8:	080082a7 	.word	0x080082a7
 80080ec:	080081a3 	.word	0x080081a3
 80080f0:	080082a7 	.word	0x080082a7
 80080f4:	080082a7 	.word	0x080082a7
 80080f8:	080082a7 	.word	0x080082a7
 80080fc:	080081e3 	.word	0x080081e3
 8008100:	080082a7 	.word	0x080082a7
 8008104:	080082a7 	.word	0x080082a7
 8008108:	080082a7 	.word	0x080082a7
 800810c:	08008225 	.word	0x08008225
 8008110:	080082a7 	.word	0x080082a7
 8008114:	080082a7 	.word	0x080082a7
 8008118:	080082a7 	.word	0x080082a7
 800811c:	08008265 	.word	0x08008265
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68b9      	ldr	r1, [r7, #8]
 8008126:	4618      	mov	r0, r3
 8008128:	f7ff fcea 	bl	8007b00 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	699a      	ldr	r2, [r3, #24]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f042 0208 	orr.w	r2, r2, #8
 800813a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699a      	ldr	r2, [r3, #24]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f022 0204 	bic.w	r2, r2, #4
 800814a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	6999      	ldr	r1, [r3, #24]
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	691a      	ldr	r2, [r3, #16]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	430a      	orrs	r2, r1
 800815c:	619a      	str	r2, [r3, #24]
    }
    break;
 800815e:	e0a3      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68b9      	ldr	r1, [r7, #8]
 8008166:	4618      	mov	r0, r3
 8008168:	f7ff fd40 	bl	8007bec <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	699a      	ldr	r2, [r3, #24]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800817a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	699a      	ldr	r2, [r3, #24]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800818a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6999      	ldr	r1, [r3, #24]
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	021a      	lsls	r2, r3, #8
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	430a      	orrs	r2, r1
 800819e:	619a      	str	r2, [r3, #24]
    }
    break;
 80081a0:	e082      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	68b9      	ldr	r1, [r7, #8]
 80081a8:	4618      	mov	r0, r3
 80081aa:	f7ff fd99 	bl	8007ce0 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	69da      	ldr	r2, [r3, #28]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f042 0208 	orr.w	r2, r2, #8
 80081bc:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	69da      	ldr	r2, [r3, #28]
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f022 0204 	bic.w	r2, r2, #4
 80081cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	69d9      	ldr	r1, [r3, #28]
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	691a      	ldr	r2, [r3, #16]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	430a      	orrs	r2, r1
 80081de:	61da      	str	r2, [r3, #28]
    }
    break;
 80081e0:	e062      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68b9      	ldr	r1, [r7, #8]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7ff fdf3 	bl	8007dd4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	69da      	ldr	r2, [r3, #28]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081fc:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69da      	ldr	r2, [r3, #28]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800820c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	69d9      	ldr	r1, [r3, #28]
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	021a      	lsls	r2, r3, #8
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	430a      	orrs	r2, r1
 8008220:	61da      	str	r2, [r3, #28]
    }
    break;
 8008222:	e041      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68b9      	ldr	r1, [r7, #8]
 800822a:	4618      	mov	r0, r3
 800822c:	f000 f84a 	bl	80082c4 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f042 0208 	orr.w	r2, r2, #8
 800823e:	655a      	str	r2, [r3, #84]	@ 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f022 0204 	bic.w	r2, r2, #4
 800824e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	691a      	ldr	r2, [r3, #16]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    break;
 8008262:	e021      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68b9      	ldr	r1, [r7, #8]
 800826a:	4618      	mov	r0, r3
 800826c:	f000 f882 	bl	8008374 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800827e:	655a      	str	r2, [r3, #84]	@ 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800828e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	691b      	ldr	r3, [r3, #16]
 800829a:	021a      	lsls	r2, r3, #8
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	430a      	orrs	r2, r1
 80082a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    break;
 80082a4:	e000      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 80082a6:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    
  __HAL_UNLOCK(htim);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2200      	movs	r2, #0
 80082b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  return HAL_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop

080082c4 <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b087      	sub	sp, #28
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80082ce:	2300      	movs	r3, #0
 80082d0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80082d2:	2300      	movs	r3, #0
 80082d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 80082d6:	2300      	movs	r3, #0
 80082d8:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a1b      	ldr	r3, [r3, #32]
 80082de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a1b      	ldr	r3, [r3, #32]
 80082ea:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082f6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80082f8:	693a      	ldr	r2, [r7, #16]
 80082fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008368 <TIM_OC5_SetConfig+0xa4>)
 80082fc:	4013      	ands	r3, r2
 80082fe:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	4313      	orrs	r3, r2
 8008308:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008310:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	041b      	lsls	r3, r3, #16
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4313      	orrs	r3, r2
 800831c:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a12      	ldr	r2, [pc, #72]	@ (800836c <TIM_OC5_SetConfig+0xa8>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d003      	beq.n	800832e <TIM_OC5_SetConfig+0x6a>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a11      	ldr	r2, [pc, #68]	@ (8008370 <TIM_OC5_SetConfig+0xac>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d109      	bne.n	8008342 <TIM_OC5_SetConfig+0x7e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008334:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	021b      	lsls	r3, r3, #8
 800833c:	697a      	ldr	r2, [r7, #20]
 800833e:	4313      	orrs	r3, r2
 8008340:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	697a      	ldr	r2, [r7, #20]
 8008346:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	693a      	ldr	r2, [r7, #16]
 800834c:	655a      	str	r2, [r3, #84]	@ 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	685a      	ldr	r2, [r3, #4]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	659a      	str	r2, [r3, #88]	@ 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	621a      	str	r2, [r3, #32]
}
 800835c:	bf00      	nop
 800835e:	371c      	adds	r7, #28
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr
 8008368:	fffeff8f 	.word	0xfffeff8f
 800836c:	40010000 	.word	0x40010000
 8008370:	40010400 	.word	0x40010400

08008374 <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008374:	b480      	push	{r7}
 8008376:	b087      	sub	sp, #28
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 800837e:	2300      	movs	r3, #0
 8008380:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8008382:	2300      	movs	r3, #0
 8008384:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8008386:	2300      	movs	r3, #0
 8008388:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6a1b      	ldr	r3, [r3, #32]
 800838e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a6:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80083a8:	693a      	ldr	r2, [r7, #16]
 80083aa:	4b1c      	ldr	r3, [pc, #112]	@ (800841c <TIM_OC6_SetConfig+0xa8>)
 80083ac:	4013      	ands	r3, r2
 80083ae:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	021b      	lsls	r3, r3, #8
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80083c2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	051b      	lsls	r3, r3, #20
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a13      	ldr	r2, [pc, #76]	@ (8008420 <TIM_OC6_SetConfig+0xac>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d003      	beq.n	80083e0 <TIM_OC6_SetConfig+0x6c>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	4a12      	ldr	r2, [pc, #72]	@ (8008424 <TIM_OC6_SetConfig+0xb0>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d109      	bne.n	80083f4 <TIM_OC6_SetConfig+0x80>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80083e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	695b      	ldr	r3, [r3, #20]
 80083ec:	029b      	lsls	r3, r3, #10
 80083ee:	697a      	ldr	r2, [r7, #20]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	697a      	ldr	r2, [r7, #20]
 80083f8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	693a      	ldr	r2, [r7, #16]
 80083fe:	655a      	str	r2, [r3, #84]	@ 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	621a      	str	r2, [r3, #32]
}
 800840e:	bf00      	nop
 8008410:	371c      	adds	r7, #28
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	feff8fff 	.word	0xfeff8fff
 8008420:	40010000 	.word	0x40010000
 8008424:	40010400 	.word	0x40010400

08008428 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d101      	bne.n	800843a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e043      	b.n	80084c2 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8008440:	b2db      	uxtb	r3, r3
 8008442:	2b00      	cmp	r3, #0
 8008444:	d106      	bne.n	8008454 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f002 fa38 	bl	800a8c4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2224      	movs	r2, #36	@ 0x24
 8008458:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f022 0201 	bic.w	r2, r2, #1
 800846a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f000 f877 	bl	8008560 <UART_SetConfig>
 8008472:	4603      	mov	r3, r0
 8008474:	2b01      	cmp	r3, #1
 8008476:	d101      	bne.n	800847c <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8008478:	2301      	movs	r3, #1
 800847a:	e022      	b.n	80084c2 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008480:	2b00      	cmp	r3, #0
 8008482:	d002      	beq.n	800848a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 fae9 	bl	8008a5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008498:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	689a      	ldr	r2, [r3, #8]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80084a8:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f042 0201 	orr.w	r2, r2, #1
 80084b8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 fb70 	bl	8008ba0 <UART_CheckIdleState>
 80084c0:	4603      	mov	r3, r0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3708      	adds	r7, #8
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}

080084ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b084      	sub	sp, #16
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	60f8      	str	r0, [r7, #12]
 80084d2:	60b9      	str	r1, [r7, #8]
 80084d4:	603b      	str	r3, [r7, #0]
 80084d6:	4613      	mov	r3, r2
 80084d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084da:	e02c      	b.n	8008536 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80084dc:	69bb      	ldr	r3, [r7, #24]
 80084de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084e2:	d028      	beq.n	8008536 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d007      	beq.n	80084fa <UART_WaitOnFlagUntilTimeout+0x30>
 80084ea:	f7fb f9b5 	bl	8003858 <HAL_GetTick>
 80084ee:	4602      	mov	r2, r0
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d81d      	bhi.n	8008536 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8008508:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	689a      	ldr	r2, [r3, #8]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f022 0201 	bic.w	r2, r2, #1
 8008518:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2220      	movs	r2, #32
 800851e:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2220      	movs	r2, #32
 8008526:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e00f      	b.n	8008556 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	69da      	ldr	r2, [r3, #28]
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	4013      	ands	r3, r2
 8008540:	68ba      	ldr	r2, [r7, #8]
 8008542:	429a      	cmp	r2, r3
 8008544:	bf0c      	ite	eq
 8008546:	2301      	moveq	r3, #1
 8008548:	2300      	movne	r3, #0
 800854a:	b2db      	uxtb	r3, r3
 800854c:	461a      	mov	r2, r3
 800854e:	79fb      	ldrb	r3, [r7, #7]
 8008550:	429a      	cmp	r2, r3
 8008552:	d0c3      	beq.n	80084dc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
	...

08008560 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8008568:	2300      	movs	r3, #0
 800856a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800856c:	2310      	movs	r3, #16
 800856e:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8008570:	2300      	movs	r3, #0
 8008572:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8008574:	2300      	movs	r3, #0
 8008576:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008578:	2300      	movs	r3, #0
 800857a:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	689a      	ldr	r2, [r3, #8]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	431a      	orrs	r2, r3
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	431a      	orrs	r2, r3
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	69db      	ldr	r3, [r3, #28]
 8008590:	4313      	orrs	r3, r2
 8008592:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	4ba0      	ldr	r3, [pc, #640]	@ (800881c <UART_SetConfig+0x2bc>)
 800859c:	4013      	ands	r3, r2
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	6812      	ldr	r2, [r2, #0]
 80085a2:	68f9      	ldr	r1, [r7, #12]
 80085a4:	430b      	orrs	r3, r1
 80085a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	68da      	ldr	r2, [r3, #12]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	430a      	orrs	r2, r1
 80085bc:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	699a      	ldr	r2, [r3, #24]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a1b      	ldr	r3, [r3, #32]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	68fa      	ldr	r2, [r7, #12]
 80085da:	430a      	orrs	r2, r1
 80085dc:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a8f      	ldr	r2, [pc, #572]	@ (8008820 <UART_SetConfig+0x2c0>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d11f      	bne.n	8008628 <UART_SetConfig+0xc8>
 80085e8:	4b8e      	ldr	r3, [pc, #568]	@ (8008824 <UART_SetConfig+0x2c4>)
 80085ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085ee:	f003 0303 	and.w	r3, r3, #3
 80085f2:	2b03      	cmp	r3, #3
 80085f4:	f200 814b 	bhi.w	800888e <UART_SetConfig+0x32e>
 80085f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008600 <UART_SetConfig+0xa0>)
 80085fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fe:	bf00      	nop
 8008600:	08008611 	.word	0x08008611
 8008604:	0800861d 	.word	0x0800861d
 8008608:	08008617 	.word	0x08008617
 800860c:	08008623 	.word	0x08008623
 8008610:	2301      	movs	r3, #1
 8008612:	75fb      	strb	r3, [r7, #23]
 8008614:	e13b      	b.n	800888e <UART_SetConfig+0x32e>
 8008616:	2302      	movs	r3, #2
 8008618:	75fb      	strb	r3, [r7, #23]
 800861a:	e138      	b.n	800888e <UART_SetConfig+0x32e>
 800861c:	2304      	movs	r3, #4
 800861e:	75fb      	strb	r3, [r7, #23]
 8008620:	e135      	b.n	800888e <UART_SetConfig+0x32e>
 8008622:	2308      	movs	r3, #8
 8008624:	75fb      	strb	r3, [r7, #23]
 8008626:	e132      	b.n	800888e <UART_SetConfig+0x32e>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a7e      	ldr	r2, [pc, #504]	@ (8008828 <UART_SetConfig+0x2c8>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d130      	bne.n	8008694 <UART_SetConfig+0x134>
 8008632:	4b7c      	ldr	r3, [pc, #496]	@ (8008824 <UART_SetConfig+0x2c4>)
 8008634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008638:	f003 030c 	and.w	r3, r3, #12
 800863c:	2b0c      	cmp	r3, #12
 800863e:	f200 8126 	bhi.w	800888e <UART_SetConfig+0x32e>
 8008642:	a201      	add	r2, pc, #4	@ (adr r2, 8008648 <UART_SetConfig+0xe8>)
 8008644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008648:	0800867d 	.word	0x0800867d
 800864c:	0800888f 	.word	0x0800888f
 8008650:	0800888f 	.word	0x0800888f
 8008654:	0800888f 	.word	0x0800888f
 8008658:	08008689 	.word	0x08008689
 800865c:	0800888f 	.word	0x0800888f
 8008660:	0800888f 	.word	0x0800888f
 8008664:	0800888f 	.word	0x0800888f
 8008668:	08008683 	.word	0x08008683
 800866c:	0800888f 	.word	0x0800888f
 8008670:	0800888f 	.word	0x0800888f
 8008674:	0800888f 	.word	0x0800888f
 8008678:	0800868f 	.word	0x0800868f
 800867c:	2300      	movs	r3, #0
 800867e:	75fb      	strb	r3, [r7, #23]
 8008680:	e105      	b.n	800888e <UART_SetConfig+0x32e>
 8008682:	2302      	movs	r3, #2
 8008684:	75fb      	strb	r3, [r7, #23]
 8008686:	e102      	b.n	800888e <UART_SetConfig+0x32e>
 8008688:	2304      	movs	r3, #4
 800868a:	75fb      	strb	r3, [r7, #23]
 800868c:	e0ff      	b.n	800888e <UART_SetConfig+0x32e>
 800868e:	2308      	movs	r3, #8
 8008690:	75fb      	strb	r3, [r7, #23]
 8008692:	e0fc      	b.n	800888e <UART_SetConfig+0x32e>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a64      	ldr	r2, [pc, #400]	@ (800882c <UART_SetConfig+0x2cc>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d11f      	bne.n	80086de <UART_SetConfig+0x17e>
 800869e:	4b61      	ldr	r3, [pc, #388]	@ (8008824 <UART_SetConfig+0x2c4>)
 80086a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80086a8:	2b30      	cmp	r3, #48	@ 0x30
 80086aa:	d015      	beq.n	80086d8 <UART_SetConfig+0x178>
 80086ac:	2b30      	cmp	r3, #48	@ 0x30
 80086ae:	f200 80ee 	bhi.w	800888e <UART_SetConfig+0x32e>
 80086b2:	2b20      	cmp	r3, #32
 80086b4:	d00a      	beq.n	80086cc <UART_SetConfig+0x16c>
 80086b6:	2b20      	cmp	r3, #32
 80086b8:	f200 80e9 	bhi.w	800888e <UART_SetConfig+0x32e>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d002      	beq.n	80086c6 <UART_SetConfig+0x166>
 80086c0:	2b10      	cmp	r3, #16
 80086c2:	d006      	beq.n	80086d2 <UART_SetConfig+0x172>
 80086c4:	e0e3      	b.n	800888e <UART_SetConfig+0x32e>
 80086c6:	2300      	movs	r3, #0
 80086c8:	75fb      	strb	r3, [r7, #23]
 80086ca:	e0e0      	b.n	800888e <UART_SetConfig+0x32e>
 80086cc:	2302      	movs	r3, #2
 80086ce:	75fb      	strb	r3, [r7, #23]
 80086d0:	e0dd      	b.n	800888e <UART_SetConfig+0x32e>
 80086d2:	2304      	movs	r3, #4
 80086d4:	75fb      	strb	r3, [r7, #23]
 80086d6:	e0da      	b.n	800888e <UART_SetConfig+0x32e>
 80086d8:	2308      	movs	r3, #8
 80086da:	75fb      	strb	r3, [r7, #23]
 80086dc:	e0d7      	b.n	800888e <UART_SetConfig+0x32e>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a53      	ldr	r2, [pc, #332]	@ (8008830 <UART_SetConfig+0x2d0>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d11f      	bne.n	8008728 <UART_SetConfig+0x1c8>
 80086e8:	4b4e      	ldr	r3, [pc, #312]	@ (8008824 <UART_SetConfig+0x2c4>)
 80086ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80086f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80086f4:	d015      	beq.n	8008722 <UART_SetConfig+0x1c2>
 80086f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80086f8:	f200 80c9 	bhi.w	800888e <UART_SetConfig+0x32e>
 80086fc:	2b80      	cmp	r3, #128	@ 0x80
 80086fe:	d00a      	beq.n	8008716 <UART_SetConfig+0x1b6>
 8008700:	2b80      	cmp	r3, #128	@ 0x80
 8008702:	f200 80c4 	bhi.w	800888e <UART_SetConfig+0x32e>
 8008706:	2b00      	cmp	r3, #0
 8008708:	d002      	beq.n	8008710 <UART_SetConfig+0x1b0>
 800870a:	2b40      	cmp	r3, #64	@ 0x40
 800870c:	d006      	beq.n	800871c <UART_SetConfig+0x1bc>
 800870e:	e0be      	b.n	800888e <UART_SetConfig+0x32e>
 8008710:	2300      	movs	r3, #0
 8008712:	75fb      	strb	r3, [r7, #23]
 8008714:	e0bb      	b.n	800888e <UART_SetConfig+0x32e>
 8008716:	2302      	movs	r3, #2
 8008718:	75fb      	strb	r3, [r7, #23]
 800871a:	e0b8      	b.n	800888e <UART_SetConfig+0x32e>
 800871c:	2304      	movs	r3, #4
 800871e:	75fb      	strb	r3, [r7, #23]
 8008720:	e0b5      	b.n	800888e <UART_SetConfig+0x32e>
 8008722:	2308      	movs	r3, #8
 8008724:	75fb      	strb	r3, [r7, #23]
 8008726:	e0b2      	b.n	800888e <UART_SetConfig+0x32e>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a41      	ldr	r2, [pc, #260]	@ (8008834 <UART_SetConfig+0x2d4>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d124      	bne.n	800877c <UART_SetConfig+0x21c>
 8008732:	4b3c      	ldr	r3, [pc, #240]	@ (8008824 <UART_SetConfig+0x2c4>)
 8008734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008738:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800873c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008740:	d019      	beq.n	8008776 <UART_SetConfig+0x216>
 8008742:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008746:	f200 80a2 	bhi.w	800888e <UART_SetConfig+0x32e>
 800874a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800874e:	d00c      	beq.n	800876a <UART_SetConfig+0x20a>
 8008750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008754:	f200 809b 	bhi.w	800888e <UART_SetConfig+0x32e>
 8008758:	2b00      	cmp	r3, #0
 800875a:	d003      	beq.n	8008764 <UART_SetConfig+0x204>
 800875c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008760:	d006      	beq.n	8008770 <UART_SetConfig+0x210>
 8008762:	e094      	b.n	800888e <UART_SetConfig+0x32e>
 8008764:	2300      	movs	r3, #0
 8008766:	75fb      	strb	r3, [r7, #23]
 8008768:	e091      	b.n	800888e <UART_SetConfig+0x32e>
 800876a:	2302      	movs	r3, #2
 800876c:	75fb      	strb	r3, [r7, #23]
 800876e:	e08e      	b.n	800888e <UART_SetConfig+0x32e>
 8008770:	2304      	movs	r3, #4
 8008772:	75fb      	strb	r3, [r7, #23]
 8008774:	e08b      	b.n	800888e <UART_SetConfig+0x32e>
 8008776:	2308      	movs	r3, #8
 8008778:	75fb      	strb	r3, [r7, #23]
 800877a:	e088      	b.n	800888e <UART_SetConfig+0x32e>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a2d      	ldr	r2, [pc, #180]	@ (8008838 <UART_SetConfig+0x2d8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d122      	bne.n	80087cc <UART_SetConfig+0x26c>
 8008786:	4b27      	ldr	r3, [pc, #156]	@ (8008824 <UART_SetConfig+0x2c4>)
 8008788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800878c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008790:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008794:	d017      	beq.n	80087c6 <UART_SetConfig+0x266>
 8008796:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800879a:	d878      	bhi.n	800888e <UART_SetConfig+0x32e>
 800879c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087a0:	d00b      	beq.n	80087ba <UART_SetConfig+0x25a>
 80087a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087a6:	d872      	bhi.n	800888e <UART_SetConfig+0x32e>
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <UART_SetConfig+0x254>
 80087ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087b0:	d006      	beq.n	80087c0 <UART_SetConfig+0x260>
 80087b2:	e06c      	b.n	800888e <UART_SetConfig+0x32e>
 80087b4:	2301      	movs	r3, #1
 80087b6:	75fb      	strb	r3, [r7, #23]
 80087b8:	e069      	b.n	800888e <UART_SetConfig+0x32e>
 80087ba:	2302      	movs	r3, #2
 80087bc:	75fb      	strb	r3, [r7, #23]
 80087be:	e066      	b.n	800888e <UART_SetConfig+0x32e>
 80087c0:	2304      	movs	r3, #4
 80087c2:	75fb      	strb	r3, [r7, #23]
 80087c4:	e063      	b.n	800888e <UART_SetConfig+0x32e>
 80087c6:	2308      	movs	r3, #8
 80087c8:	75fb      	strb	r3, [r7, #23]
 80087ca:	e060      	b.n	800888e <UART_SetConfig+0x32e>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a1a      	ldr	r2, [pc, #104]	@ (800883c <UART_SetConfig+0x2dc>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d134      	bne.n	8008840 <UART_SetConfig+0x2e0>
 80087d6:	4b13      	ldr	r3, [pc, #76]	@ (8008824 <UART_SetConfig+0x2c4>)
 80087d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087dc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80087e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087e4:	d017      	beq.n	8008816 <UART_SetConfig+0x2b6>
 80087e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087ea:	d850      	bhi.n	800888e <UART_SetConfig+0x32e>
 80087ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087f0:	d00b      	beq.n	800880a <UART_SetConfig+0x2aa>
 80087f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087f6:	d84a      	bhi.n	800888e <UART_SetConfig+0x32e>
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d003      	beq.n	8008804 <UART_SetConfig+0x2a4>
 80087fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008800:	d006      	beq.n	8008810 <UART_SetConfig+0x2b0>
 8008802:	e044      	b.n	800888e <UART_SetConfig+0x32e>
 8008804:	2300      	movs	r3, #0
 8008806:	75fb      	strb	r3, [r7, #23]
 8008808:	e041      	b.n	800888e <UART_SetConfig+0x32e>
 800880a:	2302      	movs	r3, #2
 800880c:	75fb      	strb	r3, [r7, #23]
 800880e:	e03e      	b.n	800888e <UART_SetConfig+0x32e>
 8008810:	2304      	movs	r3, #4
 8008812:	75fb      	strb	r3, [r7, #23]
 8008814:	e03b      	b.n	800888e <UART_SetConfig+0x32e>
 8008816:	2308      	movs	r3, #8
 8008818:	75fb      	strb	r3, [r7, #23]
 800881a:	e038      	b.n	800888e <UART_SetConfig+0x32e>
 800881c:	efff69f3 	.word	0xefff69f3
 8008820:	40011000 	.word	0x40011000
 8008824:	40023800 	.word	0x40023800
 8008828:	40004400 	.word	0x40004400
 800882c:	40004800 	.word	0x40004800
 8008830:	40004c00 	.word	0x40004c00
 8008834:	40005000 	.word	0x40005000
 8008838:	40011400 	.word	0x40011400
 800883c:	40007800 	.word	0x40007800
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a81      	ldr	r2, [pc, #516]	@ (8008a4c <UART_SetConfig+0x4ec>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d121      	bne.n	800888e <UART_SetConfig+0x32e>
 800884a:	4b81      	ldr	r3, [pc, #516]	@ (8008a50 <UART_SetConfig+0x4f0>)
 800884c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008850:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008854:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008858:	d017      	beq.n	800888a <UART_SetConfig+0x32a>
 800885a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800885e:	d816      	bhi.n	800888e <UART_SetConfig+0x32e>
 8008860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008864:	d00b      	beq.n	800887e <UART_SetConfig+0x31e>
 8008866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800886a:	d810      	bhi.n	800888e <UART_SetConfig+0x32e>
 800886c:	2b00      	cmp	r3, #0
 800886e:	d003      	beq.n	8008878 <UART_SetConfig+0x318>
 8008870:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008874:	d006      	beq.n	8008884 <UART_SetConfig+0x324>
 8008876:	e00a      	b.n	800888e <UART_SetConfig+0x32e>
 8008878:	2300      	movs	r3, #0
 800887a:	75fb      	strb	r3, [r7, #23]
 800887c:	e007      	b.n	800888e <UART_SetConfig+0x32e>
 800887e:	2302      	movs	r3, #2
 8008880:	75fb      	strb	r3, [r7, #23]
 8008882:	e004      	b.n	800888e <UART_SetConfig+0x32e>
 8008884:	2304      	movs	r3, #4
 8008886:	75fb      	strb	r3, [r7, #23]
 8008888:	e001      	b.n	800888e <UART_SetConfig+0x32e>
 800888a:	2308      	movs	r3, #8
 800888c:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	69db      	ldr	r3, [r3, #28]
 8008892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008896:	d16c      	bne.n	8008972 <UART_SetConfig+0x412>
  {
    switch (clocksource)
 8008898:	7dfb      	ldrb	r3, [r7, #23]
 800889a:	2b08      	cmp	r3, #8
 800889c:	d854      	bhi.n	8008948 <UART_SetConfig+0x3e8>
 800889e:	a201      	add	r2, pc, #4	@ (adr r2, 80088a4 <UART_SetConfig+0x344>)
 80088a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a4:	080088c9 	.word	0x080088c9
 80088a8:	080088e5 	.word	0x080088e5
 80088ac:	08008901 	.word	0x08008901
 80088b0:	08008949 	.word	0x08008949
 80088b4:	08008917 	.word	0x08008917
 80088b8:	08008949 	.word	0x08008949
 80088bc:	08008949 	.word	0x08008949
 80088c0:	08008949 	.word	0x08008949
 80088c4:	08008933 	.word	0x08008933
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80088c8:	f7fd fe6a 	bl	80065a0 <HAL_RCC_GetPCLK1Freq>
 80088cc:	4603      	mov	r3, r0
 80088ce:	005a      	lsls	r2, r3, #1
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	085b      	lsrs	r3, r3, #1
 80088d6:	441a      	add	r2, r3
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80088e0:	82bb      	strh	r3, [r7, #20]
      break;
 80088e2:	e034      	b.n	800894e <UART_SetConfig+0x3ee>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80088e4:	f7fd fe70 	bl	80065c8 <HAL_RCC_GetPCLK2Freq>
 80088e8:	4603      	mov	r3, r0
 80088ea:	005a      	lsls	r2, r3, #1
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	085b      	lsrs	r3, r3, #1
 80088f2:	441a      	add	r2, r3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80088fc:	82bb      	strh	r3, [r7, #20]
      break;
 80088fe:	e026      	b.n	800894e <UART_SetConfig+0x3ee>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	085a      	lsrs	r2, r3, #1
 8008906:	4b53      	ldr	r3, [pc, #332]	@ (8008a54 <UART_SetConfig+0x4f4>)
 8008908:	4413      	add	r3, r2
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	6852      	ldr	r2, [r2, #4]
 800890e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008912:	82bb      	strh	r3, [r7, #20]
      break;
 8008914:	e01b      	b.n	800894e <UART_SetConfig+0x3ee>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008916:	f7fd fd71 	bl	80063fc <HAL_RCC_GetSysClockFreq>
 800891a:	4603      	mov	r3, r0
 800891c:	005a      	lsls	r2, r3, #1
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	085b      	lsrs	r3, r3, #1
 8008924:	441a      	add	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	fbb2 f3f3 	udiv	r3, r2, r3
 800892e:	82bb      	strh	r3, [r7, #20]
      break;
 8008930:	e00d      	b.n	800894e <UART_SetConfig+0x3ee>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	085b      	lsrs	r3, r3, #1
 8008938:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	fbb2 f3f3 	udiv	r3, r2, r3
 8008944:	82bb      	strh	r3, [r7, #20]
      break;
 8008946:	e002      	b.n	800894e <UART_SetConfig+0x3ee>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	74fb      	strb	r3, [r7, #19]
      break;
 800894c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800894e:	8abb      	ldrh	r3, [r7, #20]
 8008950:	f023 030f 	bic.w	r3, r3, #15
 8008954:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008956:	8abb      	ldrh	r3, [r7, #20]
 8008958:	105b      	asrs	r3, r3, #1
 800895a:	b29b      	uxth	r3, r3
 800895c:	f003 0307 	and.w	r3, r3, #7
 8008960:	b29a      	uxth	r2, r3
 8008962:	897b      	ldrh	r3, [r7, #10]
 8008964:	4313      	orrs	r3, r2
 8008966:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	897a      	ldrh	r2, [r7, #10]
 800896e:	60da      	str	r2, [r3, #12]
 8008970:	e067      	b.n	8008a42 <UART_SetConfig+0x4e2>
  }
  else
  {
    switch (clocksource)
 8008972:	7dfb      	ldrb	r3, [r7, #23]
 8008974:	2b08      	cmp	r3, #8
 8008976:	d861      	bhi.n	8008a3c <UART_SetConfig+0x4dc>
 8008978:	a201      	add	r2, pc, #4	@ (adr r2, 8008980 <UART_SetConfig+0x420>)
 800897a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800897e:	bf00      	nop
 8008980:	080089a5 	.word	0x080089a5
 8008984:	080089c5 	.word	0x080089c5
 8008988:	080089e5 	.word	0x080089e5
 800898c:	08008a3d 	.word	0x08008a3d
 8008990:	08008a01 	.word	0x08008a01
 8008994:	08008a3d 	.word	0x08008a3d
 8008998:	08008a3d 	.word	0x08008a3d
 800899c:	08008a3d 	.word	0x08008a3d
 80089a0:	08008a21 	.word	0x08008a21
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80089a4:	f7fd fdfc 	bl	80065a0 <HAL_RCC_GetPCLK1Freq>
 80089a8:	4602      	mov	r2, r0
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	085b      	lsrs	r3, r3, #1
 80089b0:	441a      	add	r2, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80089ba:	b29a      	uxth	r2, r3
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	60da      	str	r2, [r3, #12]
      break;
 80089c2:	e03e      	b.n	8008a42 <UART_SetConfig+0x4e2>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80089c4:	f7fd fe00 	bl	80065c8 <HAL_RCC_GetPCLK2Freq>
 80089c8:	4602      	mov	r2, r0
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	085b      	lsrs	r3, r3, #1
 80089d0:	441a      	add	r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80089da:	b29a      	uxth	r2, r3
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	60da      	str	r2, [r3, #12]
      break;
 80089e2:	e02e      	b.n	8008a42 <UART_SetConfig+0x4e2>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	085a      	lsrs	r2, r3, #1
 80089ea:	4b1b      	ldr	r3, [pc, #108]	@ (8008a58 <UART_SetConfig+0x4f8>)
 80089ec:	4413      	add	r3, r2
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	6852      	ldr	r2, [r2, #4]
 80089f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80089f6:	b29a      	uxth	r2, r3
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	60da      	str	r2, [r3, #12]
      break;
 80089fe:	e020      	b.n	8008a42 <UART_SetConfig+0x4e2>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008a00:	f7fd fcfc 	bl	80063fc <HAL_RCC_GetSysClockFreq>
 8008a04:	4602      	mov	r2, r0
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	085b      	lsrs	r3, r3, #1
 8008a0c:	441a      	add	r2, r3
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	60da      	str	r2, [r3, #12]
      break;
 8008a1e:	e010      	b.n	8008a42 <UART_SetConfig+0x4e2>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	085b      	lsrs	r3, r3, #1
 8008a26:	f503 4200 	add.w	r2, r3, #32768	@ 0x8000
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	60da      	str	r2, [r3, #12]
      break;
 8008a3a:	e002      	b.n	8008a42 <UART_SetConfig+0x4e2>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	74fb      	strb	r3, [r7, #19]
      break;
 8008a40:	bf00      	nop
    }
  }

  return ret;
 8008a42:	7cfb      	ldrb	r3, [r7, #19]

}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3718      	adds	r7, #24
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	40007c00 	.word	0x40007c00
 8008a50:	40023800 	.word	0x40023800
 8008a54:	01e84800 	.word	0x01e84800
 8008a58:	00f42400 	.word	0x00f42400

08008a5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a68:	f003 0301 	and.w	r3, r3, #1
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00a      	beq.n	8008a86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	430a      	orrs	r2, r1
 8008a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a8a:	f003 0302 	and.w	r3, r3, #2
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d00a      	beq.n	8008aa8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	430a      	orrs	r2, r1
 8008aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aac:	f003 0304 	and.w	r3, r3, #4
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d00a      	beq.n	8008aca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	430a      	orrs	r2, r1
 8008ac8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ace:	f003 0308 	and.w	r3, r3, #8
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00a      	beq.n	8008aec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	430a      	orrs	r2, r1
 8008aea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008af0:	f003 0310 	and.w	r3, r3, #16
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d00a      	beq.n	8008b0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	430a      	orrs	r2, r1
 8008b0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b12:	f003 0320 	and.w	r3, r3, #32
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00a      	beq.n	8008b30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d01a      	beq.n	8008b72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	430a      	orrs	r2, r1
 8008b50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b5a:	d10a      	bne.n	8008b72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	430a      	orrs	r2, r1
 8008b70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d00a      	beq.n	8008b94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	430a      	orrs	r2, r1
 8008b92:	605a      	str	r2, [r3, #4]
  }
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af02      	add	r7, sp, #8
 8008ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008bb2:	f7fa fe51 	bl	8003858 <HAL_GetTick>
 8008bb6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 0308 	and.w	r3, r3, #8
 8008bc2:	2b08      	cmp	r3, #8
 8008bc4:	d10e      	bne.n	8008be4 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bc6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f7ff fc78 	bl	80084ca <UART_WaitOnFlagUntilTimeout>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 8008be0:	2303      	movs	r3, #3
 8008be2:	e00c      	b.n	8008bfe <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2220      	movs	r2, #32
 8008be8:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2220      	movs	r2, #32
 8008bf0:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8008c12:	2300      	movs	r3, #0
 8008c14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8008c16:	2300      	movs	r3, #0
 8008c18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d027      	beq.n	8008c72 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008c28:	68fa      	ldr	r2, [r7, #12]
 8008c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ce8 <FMC_SDRAM_Init+0xe0>)
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008c38:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 8008c3e:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8008c44:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8008c4a:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8008c50:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8008c56:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8008c5c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        Init->ReadBurst          |\
 8008c62:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	601a      	str	r2, [r3, #0]
 8008c70:	e032      	b.n	8008cd8 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f423 43f8 	bic.w	r3, r3, #31744	@ 0x7c00
 8008c7e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008c88:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        Init->ReadBurst          |\
 8008c8e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	4313      	orrs	r3, r2
 8008c94:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008c9c:	68ba      	ldr	r2, [r7, #8]
 8008c9e:	4b12      	ldr	r3, [pc, #72]	@ (8008ce8 <FMC_SDRAM_Init+0xe0>)
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008cac:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8008cb2:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8008cb8:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8008cbe:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8008cc4:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008cc6:	68ba      	ldr	r2, [r7, #8]
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	68ba      	ldr	r2, [r7, #8]
 8008cd6:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3714      	adds	r7, #20
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop
 8008ce8:	ffff8000 	.word	0xffff8000

08008cec <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b087      	sub	sp, #28
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	60f8      	str	r0, [r7, #12]
 8008cf4:	60b9      	str	r1, [r7, #8]
 8008cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d02e      	beq.n	8008d64 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008d12:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008d22:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8008d2c:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	68db      	ldr	r3, [r3, #12]
 8008d32:	3b01      	subs	r3, #1
 8008d34:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8008d36:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	691b      	ldr	r3, [r3, #16]
 8008d3c:	3b01      	subs	r3, #1
 8008d3e:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8008d40:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	695b      	ldr	r3, [r3, #20]
 8008d46:	3b01      	subs	r3, #1
 8008d48:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8008d4a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	699b      	ldr	r3, [r3, #24]
 8008d50:	3b01      	subs	r3, #1
 8008d52:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008d54:	4313      	orrs	r3, r2
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	697a      	ldr	r2, [r7, #20]
 8008d60:	609a      	str	r2, [r3, #8]
 8008d62:	e039      	b.n	8008dd8 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008d6a:	697a      	ldr	r2, [r7, #20]
 8008d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8008de8 <FMC_SDRAM_Timing_Init+0xfc>)
 8008d6e:	4013      	ands	r3, r2
 8008d70:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	68db      	ldr	r3, [r3, #12]
 8008d76:	3b01      	subs	r3, #1
 8008d78:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	3b01      	subs	r3, #1
 8008d80:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8008d82:	4313      	orrs	r3, r2
 8008d84:	697a      	ldr	r2, [r7, #20]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008d96:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	3b01      	subs	r3, #1
 8008da4:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008da6:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	3b01      	subs	r3, #1
 8008dae:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8008db0:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	3b01      	subs	r3, #1
 8008db8:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8008dba:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	693a      	ldr	r2, [r7, #16]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	697a      	ldr	r2, [r7, #20]
 8008dd0:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8008dd8:	2300      	movs	r3, #0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	371c      	adds	r7, #28
 8008dde:	46bd      	mov	sp, r7
 8008de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	ff0f0fff 	.word	0xff0f0fff

08008dec <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b087      	sub	sp, #28
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	60b9      	str	r1, [r7, #8]
 8008df6:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008e04:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008e0e:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	68db      	ldr	r3, [r3, #12]
 8008e14:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008e16:	4313      	orrs	r3, r2
 8008e18:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 8008e1a:	697a      	ldr	r2, [r7, #20]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8008e20:	2300      	movs	r3, #0
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	371c      	adds	r7, #28
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr

08008e2e <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008e2e:	b480      	push	{r7}
 8008e30:	b083      	sub	sp, #12
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
 8008e36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	695a      	ldr	r2, [r3, #20]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	005b      	lsls	r3, r3, #1
 8008e40:	431a      	orrs	r2, r3
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	370c      	adds	r7, #12
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr

08008e54 <lcd_start_page>:
#include "stm32746g_discovery_audio.h"
#include "stlogo.h"

void lcd_start_page(void);

void lcd_start_page(void){
 8008e54:	b598      	push	{r3, r4, r7, lr}
 8008e56:	af00      	add	r7, sp, #0
 	BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER, LCD_FRAME_BUFFER);
 8008e58:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8008e5c:	2001      	movs	r0, #1
 8008e5e:	f7f9 fd43 	bl	80028e8 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER);
 8008e62:	2001      	movs	r0, #1
 8008e64:	f7f9 fda0 	bl	80029a8 <BSP_LCD_SelectLayer>
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8008e68:	4828      	ldr	r0, [pc, #160]	@ (8008f0c <lcd_start_page+0xb8>)
 8008e6a:	f7f9 fddf 	bl	8002a2c <BSP_LCD_SetFont>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8008e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e72:	f7f9 fdc1 	bl	80029f8 <BSP_LCD_SetBackColor>
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8008e76:	f04f 30ff 	mov.w	r0, #4294967295
 8008e7a:	f7f9 fdf1 	bl	8002a60 <BSP_LCD_Clear>
    BSP_LCD_SetTextColor(LCD_COLOR_DARKBLUE);
 8008e7e:	4824      	ldr	r0, [pc, #144]	@ (8008f10 <lcd_start_page+0xbc>)
 8008e80:	f7f9 fda2 	bl	80029c8 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, 10, (uint8_t *)"STM32F746G DSP", CENTER_MODE);
 8008e84:	2301      	movs	r3, #1
 8008e86:	4a23      	ldr	r2, [pc, #140]	@ (8008f14 <lcd_start_page+0xc0>)
 8008e88:	210a      	movs	r1, #10
 8008e8a:	2000      	movs	r0, #0
 8008e8c:	f7f9 fe54 	bl	8002b38 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(0, 35, (uint8_t *)"Master ESET", CENTER_MODE);
 8008e90:	2301      	movs	r3, #1
 8008e92:	4a21      	ldr	r2, [pc, #132]	@ (8008f18 <lcd_start_page+0xc4>)
 8008e94:	2123      	movs	r1, #35	@ 0x23
 8008e96:	2000      	movs	r0, #0
 8008e98:	f7f9 fe4e 	bl	8002b38 <BSP_LCD_DisplayStringAt>

    /* Draw Bitmap */
     //BSP_LCD_DrawBitmap((BSP_LCD_GetXSize() - 80) / 2, 65, (uint8_t *)logo_usmb);
     BSP_LCD_DrawBitmap((BSP_LCD_GetXSize() - 80) / 2, 65, (uint8_t *)stlogo);
 8008e9c:	f7f9 fcfc 	bl	8002898 <BSP_LCD_GetXSize>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	3b50      	subs	r3, #80	@ 0x50
 8008ea4:	085b      	lsrs	r3, r3, #1
 8008ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8008f1c <lcd_start_page+0xc8>)
 8008ea8:	2141      	movs	r1, #65	@ 0x41
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7f9 ff54 	bl	8002d58 <BSP_LCD_DrawBitmap>
     BSP_LCD_SetFont(&Font12);
 8008eb0:	481b      	ldr	r0, [pc, #108]	@ (8008f20 <lcd_start_page+0xcc>)
 8008eb2:	f7f9 fdbb 	bl	8002a2c <BSP_LCD_SetFont>
     BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 20, (uint8_t *)"Copyright (c) Master ESET", CENTER_MODE);
 8008eb6:	f7f9 fd03 	bl	80028c0 <BSP_LCD_GetYSize>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	3b14      	subs	r3, #20
 8008ec0:	b299      	uxth	r1, r3
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	4a17      	ldr	r2, [pc, #92]	@ (8008f24 <lcd_start_page+0xd0>)
 8008ec6:	2000      	movs	r0, #0
 8008ec8:	f7f9 fe36 	bl	8002b38 <BSP_LCD_DisplayStringAt>

     BSP_LCD_SetFont(&Font16);
 8008ecc:	4816      	ldr	r0, [pc, #88]	@ (8008f28 <lcd_start_page+0xd4>)
 8008ece:	f7f9 fdad 	bl	8002a2c <BSP_LCD_SetFont>
     BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8008ed2:	4816      	ldr	r0, [pc, #88]	@ (8008f2c <lcd_start_page+0xd8>)
 8008ed4:	f7f9 fd78 	bl	80029c8 <BSP_LCD_SetTextColor>
     BSP_LCD_FillRect(0, BSP_LCD_GetYSize() / 2 + 15, BSP_LCD_GetXSize(), 60);
 8008ed8:	f7f9 fcf2 	bl	80028c0 <BSP_LCD_GetYSize>
 8008edc:	4603      	mov	r3, r0
 8008ede:	085b      	lsrs	r3, r3, #1
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	330f      	adds	r3, #15
 8008ee4:	b29c      	uxth	r4, r3
 8008ee6:	f7f9 fcd7 	bl	8002898 <BSP_LCD_GetXSize>
 8008eea:	4603      	mov	r3, r0
 8008eec:	b29a      	uxth	r2, r3
 8008eee:	233c      	movs	r3, #60	@ 0x3c
 8008ef0:	4621      	mov	r1, r4
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	f7f9 ffe2 	bl	8002ebc <BSP_LCD_FillRect>
     BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8008efc:	f7f9 fd64 	bl	80029c8 <BSP_LCD_SetTextColor>
     BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8008f00:	480a      	ldr	r0, [pc, #40]	@ (8008f2c <lcd_start_page+0xd8>)
 8008f02:	f7f9 fd79 	bl	80029f8 <BSP_LCD_SetBackColor>
     //BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() / 2 + 30, (uint8_t *)"Press User Button to start :", CENTER_MODE);
}
 8008f06:	bf00      	nop
 8008f08:	bd98      	pop	{r3, r4, r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	20000034 	.word	0x20000034
 8008f10:	ff000080 	.word	0xff000080
 8008f14:	0800b80c 	.word	0x0800b80c
 8008f18:	0800b81c 	.word	0x0800b81c
 8008f1c:	0800e460 	.word	0x0800e460
 8008f20:	20000044 	.word	0x20000044
 8008f24:	0800b828 	.word	0x0800b828
 8008f28:	2000003c 	.word	0x2000003c
 8008f2c:	ff0000ff 	.word	0xff0000ff

08008f30 <SCB_EnableICache>:
{
 8008f30:	b480      	push	{r7}
 8008f32:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008f34:	f3bf 8f4f 	dsb	sy
}
 8008f38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008f3a:	f3bf 8f6f 	isb	sy
}
 8008f3e:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8008f40:	4b0a      	ldr	r3, [pc, #40]	@ (8008f6c <SCB_EnableICache+0x3c>)
 8008f42:	2200      	movs	r2, #0
 8008f44:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8008f48:	4b08      	ldr	r3, [pc, #32]	@ (8008f6c <SCB_EnableICache+0x3c>)
 8008f4a:	695b      	ldr	r3, [r3, #20]
 8008f4c:	4a07      	ldr	r2, [pc, #28]	@ (8008f6c <SCB_EnableICache+0x3c>)
 8008f4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f52:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8008f54:	f3bf 8f4f 	dsb	sy
}
 8008f58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008f5a:	f3bf 8f6f 	isb	sy
}
 8008f5e:	bf00      	nop
}
 8008f60:	bf00      	nop
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr
 8008f6a:	bf00      	nop
 8008f6c:	e000ed00 	.word	0xe000ed00

08008f70 <SCB_EnableDCache>:
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 8008f76:	4b1f      	ldr	r3, [pc, #124]	@ (8008ff4 <SCB_EnableDCache+0x84>)
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8008f7e:	f3bf 8f4f 	dsb	sy
}
 8008f82:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8008f84:	4b1b      	ldr	r3, [pc, #108]	@ (8008ff4 <SCB_EnableDCache+0x84>)
 8008f86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f8a:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	0b5b      	lsrs	r3, r3, #13
 8008f90:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008f94:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	08db      	lsrs	r3, r3, #3
 8008f9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f9e:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	015a      	lsls	r2, r3, #5
 8008fa4:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8008fa8:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8008faa:	68ba      	ldr	r2, [r7, #8]
 8008fac:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008fae:	4911      	ldr	r1, [pc, #68]	@ (8008ff4 <SCB_EnableDCache+0x84>)
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways--);
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	1e5a      	subs	r2, r3, #1
 8008fba:	60ba      	str	r2, [r7, #8]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1ef      	bne.n	8008fa0 <SCB_EnableDCache+0x30>
    } while(sets--);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	1e5a      	subs	r2, r3, #1
 8008fc4:	60fa      	str	r2, [r7, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d1e5      	bne.n	8008f96 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8008fca:	f3bf 8f4f 	dsb	sy
}
 8008fce:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8008fd0:	4b08      	ldr	r3, [pc, #32]	@ (8008ff4 <SCB_EnableDCache+0x84>)
 8008fd2:	695b      	ldr	r3, [r3, #20]
 8008fd4:	4a07      	ldr	r2, [pc, #28]	@ (8008ff4 <SCB_EnableDCache+0x84>)
 8008fd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fda:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8008fdc:	f3bf 8f4f 	dsb	sy
}
 8008fe0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008fe2:	f3bf 8f6f 	isb	sy
}
 8008fe6:	bf00      	nop
}
 8008fe8:	bf00      	nop
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr
 8008ff4:	e000ed00 	.word	0xe000ed00

08008ff8 <initSinusTable>:
    for(uint32_t i = 0; i < TAILLE_MUSIQUE; i++) {
        notePlayClassic(t[i].freqNote, t[i].dureeNote);
    }
}

void initSinusTable(void) {
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < BUFFER_SIZE_SINUS; i++){
 8008ffe:	2300      	movs	r3, #0
 8009000:	607b      	str	r3, [r7, #4]
 8009002:	e02d      	b.n	8009060 <initSinusTable+0x68>
		sinusTable[i] = (int16_t)(AMPLITUDE * sinf(2.0f * M_PI * i / BUFFER_SIZE_SINUS));
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f7f7 fa41 	bl	800048c <__aeabi_ui2d>
 800900a:	a31e      	add	r3, pc, #120	@ (adr r3, 8009084 <initSinusTable+0x8c>)
 800900c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009010:	f7f7 fab6 	bl	8000580 <__aeabi_dmul>
 8009014:	4602      	mov	r2, r0
 8009016:	460b      	mov	r3, r1
 8009018:	4610      	mov	r0, r2
 800901a:	4619      	mov	r1, r3
 800901c:	f04f 0200 	mov.w	r2, #0
 8009020:	4b15      	ldr	r3, [pc, #84]	@ (8009078 <initSinusTable+0x80>)
 8009022:	f7f7 fbd7 	bl	80007d4 <__aeabi_ddiv>
 8009026:	4602      	mov	r2, r0
 8009028:	460b      	mov	r3, r1
 800902a:	4610      	mov	r0, r2
 800902c:	4619      	mov	r1, r3
 800902e:	f7f7 fce1 	bl	80009f4 <__aeabi_d2f>
 8009032:	4603      	mov	r3, r0
 8009034:	ee00 3a10 	vmov	s0, r3
 8009038:	f001 feac 	bl	800ad94 <sinf>
 800903c:	eef0 7a40 	vmov.f32	s15, s0
 8009040:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800907c <initSinusTable+0x84>
 8009044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009048:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800904c:	ee17 3a90 	vmov	r3, s15
 8009050:	b219      	sxth	r1, r3
 8009052:	4a0b      	ldr	r2, [pc, #44]	@ (8009080 <initSinusTable+0x88>)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint32_t i = 0; i < BUFFER_SIZE_SINUS; i++){
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	3301      	adds	r3, #1
 800905e:	607b      	str	r3, [r7, #4]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8009066:	d3cd      	bcc.n	8009004 <initSinusTable+0xc>
	}
}
 8009068:	bf00      	nop
 800906a:	bf00      	nop
 800906c:	3708      	adds	r7, #8
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	f3af 8000 	nop.w
 8009078:	40cf4000 	.word	0x40cf4000
 800907c:	43960000 	.word	0x43960000
 8009080:	2000031c 	.word	0x2000031c
 8009084:	54442d18 	.word	0x54442d18
 8009088:	401921fb 	.word	0x401921fb

0800908c <notePlayDDS>:

void notePlayDDS(uint32_t frequence, float duree) {
 800908c:	b580      	push	{r7, lr}
 800908e:	b08a      	sub	sp, #40	@ 0x28
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	ed87 0a00 	vstr	s0, [r7]
    uint32_t NbEchNote = (uint32_t)(duree * AUDIOFREQ_16K);   // nombre d'chantillons
 8009098:	edd7 7a00 	vldr	s15, [r7]
 800909c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800915c <notePlayDDS+0xd0>
 80090a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090a8:	ee17 3a90 	vmov	r3, s15
 80090ac:	61bb      	str	r3, [r7, #24]
    double phase = 0;
 80090ae:	f04f 0200 	mov.w	r2, #0
 80090b2:	f04f 0300 	mov.w	r3, #0
 80090b6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double phaseIncrement = (double)BUFFER_SIZE_SINUS * frequence / AUDIOFREQ_16K;
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f7f7 f9e6 	bl	800048c <__aeabi_ui2d>
 80090c0:	f04f 0200 	mov.w	r2, #0
 80090c4:	4b26      	ldr	r3, [pc, #152]	@ (8009160 <notePlayDDS+0xd4>)
 80090c6:	f7f7 fa5b 	bl	8000580 <__aeabi_dmul>
 80090ca:	4602      	mov	r2, r0
 80090cc:	460b      	mov	r3, r1
 80090ce:	4610      	mov	r0, r2
 80090d0:	4619      	mov	r1, r3
 80090d2:	f04f 0200 	mov.w	r2, #0
 80090d6:	4b22      	ldr	r3, [pc, #136]	@ (8009160 <notePlayDDS+0xd4>)
 80090d8:	f7f7 fb7c 	bl	80007d4 <__aeabi_ddiv>
 80090dc:	4602      	mov	r2, r0
 80090de:	460b      	mov	r3, r1
 80090e0:	e9c7 2304 	strd	r2, r3, [r7, #16]

    for(uint32_t n = 0; n < NbEchNote; n++) {
 80090e4:	2300      	movs	r3, #0
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	e02e      	b.n	8009148 <notePlayDDS+0xbc>
        int16_t sample = sinusTable[(int)phase % BUFFER_SIZE_SINUS];
 80090ea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80090ee:	f7f7 fc59 	bl	80009a4 <__aeabi_d2iz>
 80090f2:	4602      	mov	r2, r0
 80090f4:	4b1b      	ldr	r3, [pc, #108]	@ (8009164 <notePlayDDS+0xd8>)
 80090f6:	fb83 1302 	smull	r1, r3, r3, r2
 80090fa:	1299      	asrs	r1, r3, #10
 80090fc:	17d3      	asrs	r3, r2, #31
 80090fe:	1acb      	subs	r3, r1, r3
 8009100:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 8009104:	fb01 f303 	mul.w	r3, r1, r3
 8009108:	1ad3      	subs	r3, r2, r3
 800910a:	4a17      	ldr	r2, [pc, #92]	@ (8009168 <notePlayDDS+0xdc>)
 800910c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8009110:	81fb      	strh	r3, [r7, #14]
        HAL_SAI_Transmit(&hsai_BlockA2, (uint8_t*)&sample, 1, SAI_WAIT); // gauche
 8009112:	f107 010e 	add.w	r1, r7, #14
 8009116:	2364      	movs	r3, #100	@ 0x64
 8009118:	2201      	movs	r2, #1
 800911a:	4814      	ldr	r0, [pc, #80]	@ (800916c <notePlayDDS+0xe0>)
 800911c:	f7fe f90e 	bl	800733c <HAL_SAI_Transmit>
        HAL_SAI_Transmit(&hsai_BlockA2, (uint8_t*)&sample, 1, SAI_WAIT); // droite
 8009120:	f107 010e 	add.w	r1, r7, #14
 8009124:	2364      	movs	r3, #100	@ 0x64
 8009126:	2201      	movs	r2, #1
 8009128:	4810      	ldr	r0, [pc, #64]	@ (800916c <notePlayDDS+0xe0>)
 800912a:	f7fe f907 	bl	800733c <HAL_SAI_Transmit>
        phase += phaseIncrement;
 800912e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009132:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009136:	f7f7 f86d 	bl	8000214 <__adddf3>
 800913a:	4602      	mov	r2, r0
 800913c:	460b      	mov	r3, r1
 800913e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    for(uint32_t n = 0; n < NbEchNote; n++) {
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	3301      	adds	r3, #1
 8009146:	61fb      	str	r3, [r7, #28]
 8009148:	69fa      	ldr	r2, [r7, #28]
 800914a:	69bb      	ldr	r3, [r7, #24]
 800914c:	429a      	cmp	r2, r3
 800914e:	d3cc      	bcc.n	80090ea <notePlayDDS+0x5e>
    }
}
 8009150:	bf00      	nop
 8009152:	bf00      	nop
 8009154:	3728      	adds	r7, #40	@ 0x28
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	467a0000 	.word	0x467a0000
 8009160:	40cf4000 	.word	0x40cf4000
 8009164:	10624dd3 	.word	0x10624dd3
 8009168:	2000031c 	.word	0x2000031c
 800916c:	20008150 	.word	0x20008150

08009170 <musicPlayDDS>:

void musicPlayDDS(Note *t) {
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < TAILLE_MUSIQUE; i++) {
 8009178:	2300      	movs	r3, #0
 800917a:	60fb      	str	r3, [r7, #12]
 800917c:	e012      	b.n	80091a4 <musicPlayDDS+0x34>
		notePlayDDS(t[i].freqNote, t[i].dureeNote);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	00db      	lsls	r3, r3, #3
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	4413      	add	r3, r2
 8009186:	6819      	ldr	r1, [r3, #0]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	00db      	lsls	r3, r3, #3
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	4413      	add	r3, r2
 8009190:	edd3 7a01 	vldr	s15, [r3, #4]
 8009194:	eeb0 0a67 	vmov.f32	s0, s15
 8009198:	4608      	mov	r0, r1
 800919a:	f7ff ff77 	bl	800908c <notePlayDDS>
	for(uint32_t i = 0; i < TAILLE_MUSIQUE; i++) {
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	3301      	adds	r3, #1
 80091a2:	60fb      	str	r3, [r7, #12]
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2b20      	cmp	r3, #32
 80091a8:	d9e9      	bls.n	800917e <musicPlayDDS+0xe>
	}
}
 80091aa:	bf00      	nop
 80091ac:	bf00      	nop
 80091ae:	3710      	adds	r7, #16
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <main>:


int main(void)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b0c2      	sub	sp, #264	@ 0x108
 80091b8:	af00      	add	r7, sp, #0
	SCB_EnableICache();
 80091ba:	f7ff feb9 	bl	8008f30 <SCB_EnableICache>
	SCB_EnableDCache();
 80091be:	f7ff fed7 	bl	8008f70 <SCB_EnableDCache>
	HAL_Init();
 80091c2:	f7fa fae9 	bl	8003798 <HAL_Init>
	BOARD_Init();
 80091c6:	f000 f815 	bl	80091f4 <BOARD_Init>

	//Note n;

	//uint32_t NbEchPeriod;

	Note musique[TAILLE_MUSIQUE]=
 80091ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091d2:	4a07      	ldr	r2, [pc, #28]	@ (80091f0 <main+0x3c>)
 80091d4:	4618      	mov	r0, r3
 80091d6:	4611      	mov	r1, r2
 80091d8:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80091dc:	461a      	mov	r2, r3
 80091de:	f001 fdcb 	bl	800ad78 <memcpy>


	//NbEchPeriod = calculNbEchPeriod(n.freqNote);
	//NbEchNote = calculNbEchNote(n.dureeNote);

	initSinusTable();
 80091e2:	f7ff ff09 	bl	8008ff8 <initSinusTable>

	while(1){

	    //passThrough();
		//musicPlay(musique);
		musicPlayDDS(musique);
 80091e6:	463b      	mov	r3, r7
 80091e8:	4618      	mov	r0, r3
 80091ea:	f7ff ffc1 	bl	8009170 <musicPlayDDS>
 80091ee:	e7fa      	b.n	80091e6 <main+0x32>
 80091f0:	0800b844 	.word	0x0800b844

080091f4 <BOARD_Init>:
SDRAM_HandleTypeDef hsdram1;

/***************************  STM32 Configuration  **********************************/
/************************************************************************************/

void BOARD_Init(void){
 80091f4:	b580      	push	{r7, lr}
 80091f6:	af00      	add	r7, sp, #0
	SystemClock_Config();
 80091f8:	f000 f840 	bl	800927c <SystemClock_Config>
	MX_GPIO_Init();
 80091fc:	f000 fd42 	bl	8009c84 <MX_GPIO_Init>
	MX_I2C3_Init();
 8009200:	f000 f922 	bl	8009448 <MX_I2C3_Init>
	MX_SAI2_Init();
 8009204:	f000 f9f0 	bl	80095e8 <MX_SAI2_Init>
	MX_TIM1_Init();
 8009208:	f000 fa9a 	bl	8009740 <MX_TIM1_Init>
	MX_TIM2_Init();
 800920c:	f000 faea 	bl	80097e4 <MX_TIM2_Init>
	MX_TIM5_Init();
 8009210:	f000 fb84 	bl	800991c <MX_TIM5_Init>
	MX_TIM8_Init();
 8009214:	f000 fbf8 	bl	8009a08 <MX_TIM8_Init>
	MX_TIM12_Init();
 8009218:	f000 fc48 	bl	8009aac <MX_TIM12_Init>
	MX_USART1_UART_Init();
 800921c:	f000 fc8a 	bl	8009b34 <MX_USART1_UART_Init>
	MX_USART6_UART_Init();
 8009220:	f000 fcb8 	bl	8009b94 <MX_USART6_UART_Init>
	MX_FMC_Init();
 8009224:	f000 fce6 	bl	8009bf4 <MX_FMC_Init>
	MX_LTDC_Init();
 8009228:	f000 f94e 	bl	80094c8 <MX_LTDC_Init>
	MX_DMA2D_Init();
 800922c:	f000 f8da 	bl	80093e4 <MX_DMA2D_Init>
	MX_TIM3_Init();
 8009230:	f000 fb26 	bl	8009880 <MX_TIM3_Init>

	__HAL_SAI_ENABLE(&hsai_BlockA2); // Must be before Initialisation of WM8994
 8009234:	4b0e      	ldr	r3, [pc, #56]	@ (8009270 <BOARD_Init+0x7c>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	4b0d      	ldr	r3, [pc, #52]	@ (8009270 <BOARD_Init+0x7c>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009242:	601a      	str	r2, [r3, #0]
	__HAL_SAI_ENABLE(&hsai_BlockB2); // Must be before Initialisation of WM8994
 8009244:	4b0b      	ldr	r3, [pc, #44]	@ (8009274 <BOARD_Init+0x80>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	681a      	ldr	r2, [r3, #0]
 800924a:	4b0a      	ldr	r3, [pc, #40]	@ (8009274 <BOARD_Init+0x80>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009252:	601a      	str	r2, [r3, #0]
	wm8994Init();
 8009254:	f001 f84a 	bl	800a2ec <wm8994Init>
	BSP_LCD_Init();
 8009258:	f7f9 faae 	bl	80027b8 <BSP_LCD_Init>
	lcd_start_page();
 800925c:	f7ff fdfa 	bl	8008e54 <lcd_start_page>
	HAL_TIM_Base_Start(&htim3);
 8009260:	4805      	ldr	r0, [pc, #20]	@ (8009278 <BOARD_Init+0x84>)
 8009262:	f7fe fa67 	bl	8007734 <HAL_TIM_Base_Start>
	initGpio();			// Toggle PA0 pour la mesure du temps de calcul
 8009266:	f001 f81b 	bl	800a2a0 <initGpio>
}
 800926a:	bf00      	nop
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	20008150 	.word	0x20008150
 8009274:	200081d4 	.word	0x200081d4
 8009278:	200082d8 	.word	0x200082d8

0800927c <SystemClock_Config>:

void SystemClock_Config(void)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b0b4      	sub	sp, #208	@ 0xd0
 8009280:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009282:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8009286:	2230      	movs	r2, #48	@ 0x30
 8009288:	2100      	movs	r1, #0
 800928a:	4618      	mov	r0, r3
 800928c:	f001 fd47 	bl	800ad1e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009290:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009294:	2200      	movs	r2, #0
 8009296:	601a      	str	r2, [r3, #0]
 8009298:	605a      	str	r2, [r3, #4]
 800929a:	609a      	str	r2, [r3, #8]
 800929c:	60da      	str	r2, [r3, #12]
 800929e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80092a0:	f107 0308 	add.w	r3, r7, #8
 80092a4:	2284      	movs	r2, #132	@ 0x84
 80092a6:	2100      	movs	r1, #0
 80092a8:	4618      	mov	r0, r3
 80092aa:	f001 fd38 	bl	800ad1e <memset>


	HAL_PWR_EnableBkUpAccess();
 80092ae:	f7fc fced 	bl	8005c8c <HAL_PWR_EnableBkUpAccess>

	__HAL_RCC_PWR_CLK_ENABLE();
 80092b2:	4b49      	ldr	r3, [pc, #292]	@ (80093d8 <SystemClock_Config+0x15c>)
 80092b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b6:	4a48      	ldr	r2, [pc, #288]	@ (80093d8 <SystemClock_Config+0x15c>)
 80092b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80092be:	4b46      	ldr	r3, [pc, #280]	@ (80093d8 <SystemClock_Config+0x15c>)
 80092c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092c6:	607b      	str	r3, [r7, #4]
 80092c8:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80092ca:	4b44      	ldr	r3, [pc, #272]	@ (80093dc <SystemClock_Config+0x160>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a43      	ldr	r2, [pc, #268]	@ (80093dc <SystemClock_Config+0x160>)
 80092d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	4b41      	ldr	r3, [pc, #260]	@ (80093dc <SystemClock_Config+0x160>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80092de:	603b      	str	r3, [r7, #0]
 80092e0:	683b      	ldr	r3, [r7, #0]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80092e2:	2301      	movs	r3, #1
 80092e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80092e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80092ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80092f0:	2302      	movs	r3, #2
 80092f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80092f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80092fa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	RCC_OscInitStruct.PLL.PLLM = 25;
 80092fe:	2319      	movs	r3, #25
 8009300:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	RCC_OscInitStruct.PLL.PLLN = 400;
 8009304:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8009308:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800930c:	2302      	movs	r3, #2
 800930e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	RCC_OscInitStruct.PLL.PLLQ = 9;
 8009312:	2309      	movs	r3, #9
 8009314:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009318:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800931c:	4618      	mov	r0, r3
 800931e:	f7fc fd15 	bl	8005d4c <HAL_RCC_OscConfig>
 8009322:	4603      	mov	r3, r0
 8009324:	2b00      	cmp	r3, #0
 8009326:	d001      	beq.n	800932c <SystemClock_Config+0xb0>
	{
		Error_Handler();
 8009328:	f000 ffdc 	bl	800a2e4 <Error_Handler>
	}

	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800932c:	f7fc fcbe 	bl	8005cac <HAL_PWREx_EnableOverDrive>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d001      	beq.n	800933a <SystemClock_Config+0xbe>
	{
		Error_Handler();
 8009336:	f000 ffd5 	bl	800a2e4 <Error_Handler>
	}

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800933a:	230f      	movs	r3, #15
 800933c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009340:	2302      	movs	r3, #2
 8009342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009346:	2300      	movs	r3, #0
 8009348:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800934c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8009350:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8009354:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009358:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800935c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009360:	2106      	movs	r1, #6
 8009362:	4618      	mov	r0, r3
 8009364:	f7fc ff62 	bl	800622c <HAL_RCC_ClockConfig>
 8009368:	4603      	mov	r3, r0
 800936a:	2b00      	cmp	r3, #0
 800936c:	d001      	beq.n	8009372 <SystemClock_Config+0xf6>
	{
		Error_Handler();
 800936e:	f000 ffb9 	bl	800a2e4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
 8009372:	4b1b      	ldr	r3, [pc, #108]	@ (80093e0 <SystemClock_Config+0x164>)
 8009374:	60bb      	str	r3, [r7, #8]
			|RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_SAI2
			|RCC_PERIPHCLK_I2C3;
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 344;
 8009376:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 800937a:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800937c:	2302      	movs	r3, #2
 800937e:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8009380:	2302      	movs	r3, #2
 8009382:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SQ = 7;
 8009384:	2307      	movs	r3, #7
 8009386:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8009388:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800938c:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800938e:	2305      	movs	r3, #5
 8009390:	627b      	str	r3, [r7, #36]	@ 0x24
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8009392:	2302      	movs	r3, #2
 8009394:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8009396:	2303      	movs	r3, #3
 8009398:	62bb      	str	r3, [r7, #40]	@ 0x28
	PeriphClkInitStruct.PLLI2SDivQ = 1;
 800939a:	2301      	movs	r3, #1
 800939c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 800939e:	2301      	movs	r3, #1
 80093a0:	633b      	str	r3, [r7, #48]	@ 0x30
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80093a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80093a6:	637b      	str	r3, [r7, #52]	@ 0x34
	PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80093a8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80093ac:	64bb      	str	r3, [r7, #72]	@ 0x48
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80093ae:	2300      	movs	r3, #0
 80093b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80093b2:	2300      	movs	r3, #0
 80093b4:	663b      	str	r3, [r7, #96]	@ 0x60
	PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80093b6:	2300      	movs	r3, #0
 80093b8:	677b      	str	r3, [r7, #116]	@ 0x74
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80093ba:	f107 0308 	add.w	r3, r7, #8
 80093be:	4618      	mov	r0, r3
 80093c0:	f7fd f916 	bl	80065f0 <HAL_RCCEx_PeriphCLKConfig>
 80093c4:	4603      	mov	r3, r0
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d001      	beq.n	80093ce <SystemClock_Config+0x152>
	{
		Error_Handler();
 80093ca:	f000 ff8b 	bl	800a2e4 <Error_Handler>
	}
}
 80093ce:	bf00      	nop
 80093d0:	37d0      	adds	r7, #208	@ 0xd0
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	40023800 	.word	0x40023800
 80093dc:	40007000 	.word	0x40007000
 80093e0:	00110848 	.word	0x00110848

080093e4 <MX_DMA2D_Init>:


void MX_DMA2D_Init(void)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	af00      	add	r7, sp, #0

	hdma2d.Instance = DMA2D;
 80093e8:	4b15      	ldr	r3, [pc, #84]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 80093ea:	4a16      	ldr	r2, [pc, #88]	@ (8009444 <MX_DMA2D_Init+0x60>)
 80093ec:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 80093ee:	4b14      	ldr	r3, [pc, #80]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 80093f0:	2200      	movs	r2, #0
 80093f2:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80093f4:	4b12      	ldr	r3, [pc, #72]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 80093f6:	2200      	movs	r2, #0
 80093f8:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 80093fa:	4b11      	ldr	r3, [pc, #68]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 80093fc:	2200      	movs	r2, #0
 80093fe:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 8009400:	4b0f      	ldr	r3, [pc, #60]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 8009402:	2200      	movs	r2, #0
 8009404:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8009406:	4b0e      	ldr	r3, [pc, #56]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 8009408:	2200      	movs	r2, #0
 800940a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800940c:	4b0c      	ldr	r3, [pc, #48]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 800940e:	2200      	movs	r2, #0
 8009410:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 8009412:	4b0b      	ldr	r3, [pc, #44]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 8009414:	2200      	movs	r2, #0
 8009416:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8009418:	4809      	ldr	r0, [pc, #36]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 800941a:	f7fa fd19 	bl	8003e50 <HAL_DMA2D_Init>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d001      	beq.n	8009428 <MX_DMA2D_Init+0x44>
	{
		Error_Handler();
 8009424:	f000 ff5e 	bl	800a2e4 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8009428:	2101      	movs	r1, #1
 800942a:	4805      	ldr	r0, [pc, #20]	@ (8009440 <MX_DMA2D_Init+0x5c>)
 800942c:	f7fa ff7e 	bl	800432c <HAL_DMA2D_ConfigLayer>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d001      	beq.n	800943a <MX_DMA2D_Init+0x56>
	{
		Error_Handler();
 8009436:	f000 ff55 	bl	800a2e4 <Error_Handler>
	}
}
 800943a:	bf00      	nop
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	2000801c 	.word	0x2000801c
 8009444:	4002b000 	.word	0x4002b000

08009448 <MX_I2C3_Init>:


void MX_I2C3_Init(void)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	af00      	add	r7, sp, #0

	hi2c3.Instance = I2C3;
 800944c:	4b1b      	ldr	r3, [pc, #108]	@ (80094bc <MX_I2C3_Init+0x74>)
 800944e:	4a1c      	ldr	r2, [pc, #112]	@ (80094c0 <MX_I2C3_Init+0x78>)
 8009450:	601a      	str	r2, [r3, #0]
	hi2c3.Init.Timing = 0x00C0EAFF;
 8009452:	4b1a      	ldr	r3, [pc, #104]	@ (80094bc <MX_I2C3_Init+0x74>)
 8009454:	4a1b      	ldr	r2, [pc, #108]	@ (80094c4 <MX_I2C3_Init+0x7c>)
 8009456:	605a      	str	r2, [r3, #4]
	hi2c3.Init.OwnAddress1 = 0;
 8009458:	4b18      	ldr	r3, [pc, #96]	@ (80094bc <MX_I2C3_Init+0x74>)
 800945a:	2200      	movs	r2, #0
 800945c:	609a      	str	r2, [r3, #8]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800945e:	4b17      	ldr	r3, [pc, #92]	@ (80094bc <MX_I2C3_Init+0x74>)
 8009460:	2201      	movs	r2, #1
 8009462:	60da      	str	r2, [r3, #12]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009464:	4b15      	ldr	r3, [pc, #84]	@ (80094bc <MX_I2C3_Init+0x74>)
 8009466:	2200      	movs	r2, #0
 8009468:	611a      	str	r2, [r3, #16]
	hi2c3.Init.OwnAddress2 = 0;
 800946a:	4b14      	ldr	r3, [pc, #80]	@ (80094bc <MX_I2C3_Init+0x74>)
 800946c:	2200      	movs	r2, #0
 800946e:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009470:	4b12      	ldr	r3, [pc, #72]	@ (80094bc <MX_I2C3_Init+0x74>)
 8009472:	2200      	movs	r2, #0
 8009474:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009476:	4b11      	ldr	r3, [pc, #68]	@ (80094bc <MX_I2C3_Init+0x74>)
 8009478:	2200      	movs	r2, #0
 800947a:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800947c:	4b0f      	ldr	r3, [pc, #60]	@ (80094bc <MX_I2C3_Init+0x74>)
 800947e:	2200      	movs	r2, #0
 8009480:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8009482:	480e      	ldr	r0, [pc, #56]	@ (80094bc <MX_I2C3_Init+0x74>)
 8009484:	f7fb fb60 	bl	8004b48 <HAL_I2C_Init>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d001      	beq.n	8009492 <MX_I2C3_Init+0x4a>
	{
		Error_Handler();
 800948e:	f000 ff29 	bl	800a2e4 <Error_Handler>
	}

	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009492:	2100      	movs	r1, #0
 8009494:	4809      	ldr	r0, [pc, #36]	@ (80094bc <MX_I2C3_Init+0x74>)
 8009496:	f7fc f897 	bl	80055c8 <HAL_I2CEx_ConfigAnalogFilter>
 800949a:	4603      	mov	r3, r0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d001      	beq.n	80094a4 <MX_I2C3_Init+0x5c>
	{
		Error_Handler();
 80094a0:	f000 ff20 	bl	800a2e4 <Error_Handler>
	}

	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80094a4:	2100      	movs	r1, #0
 80094a6:	4805      	ldr	r0, [pc, #20]	@ (80094bc <MX_I2C3_Init+0x74>)
 80094a8:	f7fc f8d9 	bl	800565e <HAL_I2CEx_ConfigDigitalFilter>
 80094ac:	4603      	mov	r3, r0
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <MX_I2C3_Init+0x6e>
	{
		Error_Handler();
 80094b2:	f000 ff17 	bl	800a2e4 <Error_Handler>
	}

}
 80094b6:	bf00      	nop
 80094b8:	bd80      	pop	{r7, pc}
 80094ba:	bf00      	nop
 80094bc:	2000805c 	.word	0x2000805c
 80094c0:	40005c00 	.word	0x40005c00
 80094c4:	00c0eaff 	.word	0x00c0eaff

080094c8 <MX_LTDC_Init>:


void MX_LTDC_Init(void)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b08e      	sub	sp, #56	@ 0x38
 80094cc:	af00      	add	r7, sp, #0

	LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80094ce:	1d3b      	adds	r3, r7, #4
 80094d0:	2234      	movs	r2, #52	@ 0x34
 80094d2:	2100      	movs	r1, #0
 80094d4:	4618      	mov	r0, r3
 80094d6:	f001 fc22 	bl	800ad1e <memset>

	hltdc.Instance = LTDC;
 80094da:	4b40      	ldr	r3, [pc, #256]	@ (80095dc <MX_LTDC_Init+0x114>)
 80094dc:	4a40      	ldr	r2, [pc, #256]	@ (80095e0 <MX_LTDC_Init+0x118>)
 80094de:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80094e0:	4b3e      	ldr	r3, [pc, #248]	@ (80095dc <MX_LTDC_Init+0x114>)
 80094e2:	2200      	movs	r2, #0
 80094e4:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80094e6:	4b3d      	ldr	r3, [pc, #244]	@ (80095dc <MX_LTDC_Init+0x114>)
 80094e8:	2200      	movs	r2, #0
 80094ea:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80094ec:	4b3b      	ldr	r3, [pc, #236]	@ (80095dc <MX_LTDC_Init+0x114>)
 80094ee:	2200      	movs	r2, #0
 80094f0:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80094f2:	4b3a      	ldr	r3, [pc, #232]	@ (80095dc <MX_LTDC_Init+0x114>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 40;
 80094f8:	4b38      	ldr	r3, [pc, #224]	@ (80095dc <MX_LTDC_Init+0x114>)
 80094fa:	2228      	movs	r2, #40	@ 0x28
 80094fc:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 9;
 80094fe:	4b37      	ldr	r3, [pc, #220]	@ (80095dc <MX_LTDC_Init+0x114>)
 8009500:	2209      	movs	r2, #9
 8009502:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 53;
 8009504:	4b35      	ldr	r3, [pc, #212]	@ (80095dc <MX_LTDC_Init+0x114>)
 8009506:	2235      	movs	r2, #53	@ 0x35
 8009508:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 11;
 800950a:	4b34      	ldr	r3, [pc, #208]	@ (80095dc <MX_LTDC_Init+0x114>)
 800950c:	220b      	movs	r2, #11
 800950e:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 533;
 8009510:	4b32      	ldr	r3, [pc, #200]	@ (80095dc <MX_LTDC_Init+0x114>)
 8009512:	f240 2215 	movw	r2, #533	@ 0x215
 8009516:	625a      	str	r2, [r3, #36]	@ 0x24
	hltdc.Init.AccumulatedActiveH = 283;
 8009518:	4b30      	ldr	r3, [pc, #192]	@ (80095dc <MX_LTDC_Init+0x114>)
 800951a:	f240 121b 	movw	r2, #283	@ 0x11b
 800951e:	629a      	str	r2, [r3, #40]	@ 0x28
	hltdc.Init.TotalWidth = 565;
 8009520:	4b2e      	ldr	r3, [pc, #184]	@ (80095dc <MX_LTDC_Init+0x114>)
 8009522:	f240 2235 	movw	r2, #565	@ 0x235
 8009526:	62da      	str	r2, [r3, #44]	@ 0x2c
	hltdc.Init.TotalHeigh = 285;
 8009528:	4b2c      	ldr	r3, [pc, #176]	@ (80095dc <MX_LTDC_Init+0x114>)
 800952a:	f240 121d 	movw	r2, #285	@ 0x11d
 800952e:	631a      	str	r2, [r3, #48]	@ 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8009530:	4b2a      	ldr	r3, [pc, #168]	@ (80095dc <MX_LTDC_Init+0x114>)
 8009532:	2200      	movs	r2, #0
 8009534:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8009538:	4b28      	ldr	r3, [pc, #160]	@ (80095dc <MX_LTDC_Init+0x114>)
 800953a:	2200      	movs	r2, #0
 800953c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	hltdc.Init.Backcolor.Red = 0;
 8009540:	4b26      	ldr	r3, [pc, #152]	@ (80095dc <MX_LTDC_Init+0x114>)
 8009542:	2200      	movs	r2, #0
 8009544:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8009548:	4824      	ldr	r0, [pc, #144]	@ (80095dc <MX_LTDC_Init+0x114>)
 800954a:	f7fc f8d7 	bl	80056fc <HAL_LTDC_Init>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d001      	beq.n	8009558 <MX_LTDC_Init+0x90>
	{
		Error_Handler();
 8009554:	f000 fec6 	bl	800a2e4 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8009558:	2300      	movs	r3, #0
 800955a:	607b      	str	r3, [r7, #4]
	pLayerCfg.WindowX1 = 480;
 800955c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8009560:	60bb      	str	r3, [r7, #8]
	pLayerCfg.WindowY0 = 0;
 8009562:	2300      	movs	r3, #0
 8009564:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowY1 = 272;
 8009566:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800956a:	613b      	str	r3, [r7, #16]
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800956c:	2302      	movs	r3, #2
 800956e:	617b      	str	r3, [r7, #20]
	pLayerCfg.Alpha = 255;
 8009570:	23ff      	movs	r3, #255	@ 0xff
 8009572:	61bb      	str	r3, [r7, #24]
	pLayerCfg.Alpha0 = 0;
 8009574:	2300      	movs	r3, #0
 8009576:	61fb      	str	r3, [r7, #28]
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8009578:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800957c:	623b      	str	r3, [r7, #32]
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800957e:	2307      	movs	r3, #7
 8009580:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.FBStartAdress = 0xC0000000;
 8009582:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8009586:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.ImageWidth = 480;
 8009588:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800958c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pLayerCfg.ImageHeight = 272;
 800958e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009592:	633b      	str	r3, [r7, #48]	@ 0x30
	pLayerCfg.Backcolor.Blue = 0;
 8009594:	2300      	movs	r3, #0
 8009596:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	pLayerCfg.Backcolor.Green = 0;
 800959a:	2300      	movs	r3, #0
 800959c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	pLayerCfg.Backcolor.Red = 0;
 80095a0:	2300      	movs	r3, #0
 80095a2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80095a6:	1d3b      	adds	r3, r7, #4
 80095a8:	2200      	movs	r2, #0
 80095aa:	4619      	mov	r1, r3
 80095ac:	480b      	ldr	r0, [pc, #44]	@ (80095dc <MX_LTDC_Init+0x114>)
 80095ae:	f7fc f981 	bl	80058b4 <HAL_LTDC_ConfigLayer>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d001      	beq.n	80095bc <MX_LTDC_Init+0xf4>
	{
		Error_Handler();
 80095b8:	f000 fe94 	bl	800a2e4 <Error_Handler>
	}

	__HAL_RCC_LTDC_CLK_ENABLE();
 80095bc:	4b09      	ldr	r3, [pc, #36]	@ (80095e4 <MX_LTDC_Init+0x11c>)
 80095be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095c0:	4a08      	ldr	r2, [pc, #32]	@ (80095e4 <MX_LTDC_Init+0x11c>)
 80095c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80095c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80095c8:	4b06      	ldr	r3, [pc, #24]	@ (80095e4 <MX_LTDC_Init+0x11c>)
 80095ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80095d0:	603b      	str	r3, [r7, #0]
 80095d2:	683b      	ldr	r3, [r7, #0]


}
 80095d4:	bf00      	nop
 80095d6:	3738      	adds	r7, #56	@ 0x38
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}
 80095dc:	200080a8 	.word	0x200080a8
 80095e0:	40016800 	.word	0x40016800
 80095e4:	40023800 	.word	0x40023800

080095e8 <MX_SAI2_Init>:


void MX_SAI2_Init(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0

	hsai_BlockA2.Instance = SAI2_Block_A;
 80095ec:	4b50      	ldr	r3, [pc, #320]	@ (8009730 <MX_SAI2_Init+0x148>)
 80095ee:	4a51      	ldr	r2, [pc, #324]	@ (8009734 <MX_SAI2_Init+0x14c>)
 80095f0:	601a      	str	r2, [r3, #0]
	hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80095f2:	4b4f      	ldr	r3, [pc, #316]	@ (8009730 <MX_SAI2_Init+0x148>)
 80095f4:	2200      	movs	r2, #0
 80095f6:	631a      	str	r2, [r3, #48]	@ 0x30
	hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80095f8:	4b4d      	ldr	r3, [pc, #308]	@ (8009730 <MX_SAI2_Init+0x148>)
 80095fa:	2200      	movs	r2, #0
 80095fc:	605a      	str	r2, [r3, #4]
	hsai_BlockA2.Init.DataSize = SAI_DATASIZE_16;
 80095fe:	4b4c      	ldr	r3, [pc, #304]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009600:	2280      	movs	r2, #128	@ 0x80
 8009602:	635a      	str	r2, [r3, #52]	@ 0x34
	hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8009604:	4b4a      	ldr	r3, [pc, #296]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009606:	2200      	movs	r2, #0
 8009608:	639a      	str	r2, [r3, #56]	@ 0x38
	hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800960a:	4b49      	ldr	r3, [pc, #292]	@ (8009730 <MX_SAI2_Init+0x148>)
 800960c:	2201      	movs	r2, #1
 800960e:	63da      	str	r2, [r3, #60]	@ 0x3c
	hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8009610:	4b47      	ldr	r3, [pc, #284]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009612:	2200      	movs	r2, #0
 8009614:	609a      	str	r2, [r3, #8]
	hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8009616:	4b46      	ldr	r3, [pc, #280]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009618:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800961c:	611a      	str	r2, [r3, #16]
	hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800961e:	4b44      	ldr	r3, [pc, #272]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009620:	2200      	movs	r2, #0
 8009622:	615a      	str	r2, [r3, #20]
	hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8009624:	4b42      	ldr	r3, [pc, #264]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009626:	2201      	movs	r2, #1
 8009628:	619a      	str	r2, [r3, #24]
	hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 800962a:	4b41      	ldr	r3, [pc, #260]	@ (8009730 <MX_SAI2_Init+0x148>)
 800962c:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8009630:	61da      	str	r2, [r3, #28]
	hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8009632:	4b3f      	ldr	r3, [pc, #252]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009634:	2200      	movs	r2, #0
 8009636:	60da      	str	r2, [r3, #12]
	hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8009638:	4b3d      	ldr	r3, [pc, #244]	@ (8009730 <MX_SAI2_Init+0x148>)
 800963a:	2200      	movs	r2, #0
 800963c:	625a      	str	r2, [r3, #36]	@ 0x24
	hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 800963e:	4b3c      	ldr	r3, [pc, #240]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009640:	2200      	movs	r2, #0
 8009642:	629a      	str	r2, [r3, #40]	@ 0x28
	hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8009644:	4b3a      	ldr	r3, [pc, #232]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009646:	2200      	movs	r2, #0
 8009648:	62da      	str	r2, [r3, #44]	@ 0x2c
	hsai_BlockA2.FrameInit.FrameLength = 64;
 800964a:	4b39      	ldr	r3, [pc, #228]	@ (8009730 <MX_SAI2_Init+0x148>)
 800964c:	2240      	movs	r2, #64	@ 0x40
 800964e:	641a      	str	r2, [r3, #64]	@ 0x40
	hsai_BlockA2.FrameInit.ActiveFrameLength = 32;
 8009650:	4b37      	ldr	r3, [pc, #220]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009652:	2220      	movs	r2, #32
 8009654:	645a      	str	r2, [r3, #68]	@ 0x44
	hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8009656:	4b36      	ldr	r3, [pc, #216]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009658:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800965c:	649a      	str	r2, [r3, #72]	@ 0x48
	hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800965e:	4b34      	ldr	r3, [pc, #208]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009660:	2200      	movs	r2, #0
 8009662:	64da      	str	r2, [r3, #76]	@ 0x4c
	hsai_BlockA2.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8009664:	4b32      	ldr	r3, [pc, #200]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009666:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800966a:	651a      	str	r2, [r3, #80]	@ 0x50
	hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 800966c:	4b30      	ldr	r3, [pc, #192]	@ (8009730 <MX_SAI2_Init+0x148>)
 800966e:	2200      	movs	r2, #0
 8009670:	655a      	str	r2, [r3, #84]	@ 0x54
	hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8009672:	4b2f      	ldr	r3, [pc, #188]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009674:	2200      	movs	r2, #0
 8009676:	659a      	str	r2, [r3, #88]	@ 0x58
	hsai_BlockA2.SlotInit.SlotNumber = 4;
 8009678:	4b2d      	ldr	r3, [pc, #180]	@ (8009730 <MX_SAI2_Init+0x148>)
 800967a:	2204      	movs	r2, #4
 800967c:	65da      	str	r2, [r3, #92]	@ 0x5c
	hsai_BlockA2.SlotInit.SlotActive = 0x00000005;
 800967e:	4b2c      	ldr	r3, [pc, #176]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009680:	2205      	movs	r2, #5
 8009682:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8009684:	482a      	ldr	r0, [pc, #168]	@ (8009730 <MX_SAI2_Init+0x148>)
 8009686:	f7fd fce3 	bl	8007050 <HAL_SAI_Init>
 800968a:	4603      	mov	r3, r0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d001      	beq.n	8009694 <MX_SAI2_Init+0xac>
	{
		Error_Handler();
 8009690:	f000 fe28 	bl	800a2e4 <Error_Handler>
	}
	hsai_BlockB2.Instance = SAI2_Block_B;
 8009694:	4b28      	ldr	r3, [pc, #160]	@ (8009738 <MX_SAI2_Init+0x150>)
 8009696:	4a29      	ldr	r2, [pc, #164]	@ (800973c <MX_SAI2_Init+0x154>)
 8009698:	601a      	str	r2, [r3, #0]
	hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 800969a:	4b27      	ldr	r3, [pc, #156]	@ (8009738 <MX_SAI2_Init+0x150>)
 800969c:	2200      	movs	r2, #0
 800969e:	631a      	str	r2, [r3, #48]	@ 0x30
	hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80096a0:	4b25      	ldr	r3, [pc, #148]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096a2:	2203      	movs	r2, #3
 80096a4:	605a      	str	r2, [r3, #4]
	hsai_BlockB2.Init.DataSize = SAI_DATASIZE_16;
 80096a6:	4b24      	ldr	r3, [pc, #144]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096a8:	2280      	movs	r2, #128	@ 0x80
 80096aa:	635a      	str	r2, [r3, #52]	@ 0x34
	hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80096ac:	4b22      	ldr	r3, [pc, #136]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096ae:	2200      	movs	r2, #0
 80096b0:	639a      	str	r2, [r3, #56]	@ 0x38
	hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80096b2:	4b21      	ldr	r3, [pc, #132]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096b4:	2201      	movs	r2, #1
 80096b6:	63da      	str	r2, [r3, #60]	@ 0x3c
	hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 80096b8:	4b1f      	ldr	r3, [pc, #124]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096ba:	2201      	movs	r2, #1
 80096bc:	609a      	str	r2, [r3, #8]
	hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80096be:	4b1e      	ldr	r3, [pc, #120]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096c0:	2200      	movs	r2, #0
 80096c2:	611a      	str	r2, [r3, #16]
	hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80096c4:	4b1c      	ldr	r3, [pc, #112]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096c6:	2201      	movs	r2, #1
 80096c8:	619a      	str	r2, [r3, #24]
	hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80096ca:	4b1b      	ldr	r3, [pc, #108]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096cc:	2200      	movs	r2, #0
 80096ce:	60da      	str	r2, [r3, #12]
	hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80096d0:	4b19      	ldr	r3, [pc, #100]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096d2:	2200      	movs	r2, #0
 80096d4:	625a      	str	r2, [r3, #36]	@ 0x24
	hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80096d6:	4b18      	ldr	r3, [pc, #96]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096d8:	2200      	movs	r2, #0
 80096da:	629a      	str	r2, [r3, #40]	@ 0x28
	hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80096dc:	4b16      	ldr	r3, [pc, #88]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096de:	2200      	movs	r2, #0
 80096e0:	62da      	str	r2, [r3, #44]	@ 0x2c
	hsai_BlockB2.FrameInit.FrameLength = 64;
 80096e2:	4b15      	ldr	r3, [pc, #84]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096e4:	2240      	movs	r2, #64	@ 0x40
 80096e6:	641a      	str	r2, [r3, #64]	@ 0x40
	hsai_BlockB2.FrameInit.ActiveFrameLength = 32;
 80096e8:	4b13      	ldr	r3, [pc, #76]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096ea:	2220      	movs	r2, #32
 80096ec:	645a      	str	r2, [r3, #68]	@ 0x44
	hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80096ee:	4b12      	ldr	r3, [pc, #72]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096f0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80096f4:	649a      	str	r2, [r3, #72]	@ 0x48
	hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80096f6:	4b10      	ldr	r3, [pc, #64]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096f8:	2200      	movs	r2, #0
 80096fa:	64da      	str	r2, [r3, #76]	@ 0x4c
	hsai_BlockB2.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80096fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009738 <MX_SAI2_Init+0x150>)
 80096fe:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009702:	651a      	str	r2, [r3, #80]	@ 0x50
	hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8009704:	4b0c      	ldr	r3, [pc, #48]	@ (8009738 <MX_SAI2_Init+0x150>)
 8009706:	2200      	movs	r2, #0
 8009708:	655a      	str	r2, [r3, #84]	@ 0x54
	hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800970a:	4b0b      	ldr	r3, [pc, #44]	@ (8009738 <MX_SAI2_Init+0x150>)
 800970c:	2200      	movs	r2, #0
 800970e:	659a      	str	r2, [r3, #88]	@ 0x58
	hsai_BlockB2.SlotInit.SlotNumber = 4;
 8009710:	4b09      	ldr	r3, [pc, #36]	@ (8009738 <MX_SAI2_Init+0x150>)
 8009712:	2204      	movs	r2, #4
 8009714:	65da      	str	r2, [r3, #92]	@ 0x5c
	hsai_BlockB2.SlotInit.SlotActive = 0x0000000A;
 8009716:	4b08      	ldr	r3, [pc, #32]	@ (8009738 <MX_SAI2_Init+0x150>)
 8009718:	220a      	movs	r2, #10
 800971a:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 800971c:	4806      	ldr	r0, [pc, #24]	@ (8009738 <MX_SAI2_Init+0x150>)
 800971e:	f7fd fc97 	bl	8007050 <HAL_SAI_Init>
 8009722:	4603      	mov	r3, r0
 8009724:	2b00      	cmp	r3, #0
 8009726:	d001      	beq.n	800972c <MX_SAI2_Init+0x144>
	{
		Error_Handler();
 8009728:	f000 fddc 	bl	800a2e4 <Error_Handler>
	}

}
 800972c:	bf00      	nop
 800972e:	bd80      	pop	{r7, pc}
 8009730:	20008150 	.word	0x20008150
 8009734:	40015c04 	.word	0x40015c04
 8009738:	200081d4 	.word	0x200081d4
 800973c:	40015c24 	.word	0x40015c24

08009740 <MX_TIM1_Init>:


void MX_TIM1_Init(void)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b088      	sub	sp, #32
 8009744:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009746:	f107 0310 	add.w	r3, r7, #16
 800974a:	2200      	movs	r2, #0
 800974c:	601a      	str	r2, [r3, #0]
 800974e:	605a      	str	r2, [r3, #4]
 8009750:	609a      	str	r2, [r3, #8]
 8009752:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009754:	1d3b      	adds	r3, r7, #4
 8009756:	2200      	movs	r2, #0
 8009758:	601a      	str	r2, [r3, #0]
 800975a:	605a      	str	r2, [r3, #4]
 800975c:	609a      	str	r2, [r3, #8]

	htim1.Instance = TIM1;
 800975e:	4b1f      	ldr	r3, [pc, #124]	@ (80097dc <MX_TIM1_Init+0x9c>)
 8009760:	4a1f      	ldr	r2, [pc, #124]	@ (80097e0 <MX_TIM1_Init+0xa0>)
 8009762:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8009764:	4b1d      	ldr	r3, [pc, #116]	@ (80097dc <MX_TIM1_Init+0x9c>)
 8009766:	2200      	movs	r2, #0
 8009768:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800976a:	4b1c      	ldr	r3, [pc, #112]	@ (80097dc <MX_TIM1_Init+0x9c>)
 800976c:	2200      	movs	r2, #0
 800976e:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 0;
 8009770:	4b1a      	ldr	r3, [pc, #104]	@ (80097dc <MX_TIM1_Init+0x9c>)
 8009772:	2200      	movs	r2, #0
 8009774:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009776:	4b19      	ldr	r3, [pc, #100]	@ (80097dc <MX_TIM1_Init+0x9c>)
 8009778:	2200      	movs	r2, #0
 800977a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800977c:	4b17      	ldr	r3, [pc, #92]	@ (80097dc <MX_TIM1_Init+0x9c>)
 800977e:	2200      	movs	r2, #0
 8009780:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009782:	4b16      	ldr	r3, [pc, #88]	@ (80097dc <MX_TIM1_Init+0x9c>)
 8009784:	2200      	movs	r2, #0
 8009786:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8009788:	4814      	ldr	r0, [pc, #80]	@ (80097dc <MX_TIM1_Init+0x9c>)
 800978a:	f7fd ffa8 	bl	80076de <HAL_TIM_Base_Init>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d001      	beq.n	8009798 <MX_TIM1_Init+0x58>
	{
		Error_Handler();
 8009794:	f000 fda6 	bl	800a2e4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009798:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800979c:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800979e:	f107 0310 	add.w	r3, r7, #16
 80097a2:	4619      	mov	r1, r3
 80097a4:	480d      	ldr	r0, [pc, #52]	@ (80097dc <MX_TIM1_Init+0x9c>)
 80097a6:	f7fe f80b 	bl	80077c0 <HAL_TIM_ConfigClockSource>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d001      	beq.n	80097b4 <MX_TIM1_Init+0x74>
	{
		Error_Handler();
 80097b0:	f000 fd98 	bl	800a2e4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80097b4:	2300      	movs	r3, #0
 80097b6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80097b8:	2300      	movs	r3, #0
 80097ba:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80097bc:	2300      	movs	r3, #0
 80097be:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80097c0:	1d3b      	adds	r3, r7, #4
 80097c2:	4619      	mov	r1, r3
 80097c4:	4805      	ldr	r0, [pc, #20]	@ (80097dc <MX_TIM1_Init+0x9c>)
 80097c6:	f7fe fc11 	bl	8007fec <HAL_TIMEx_MasterConfigSynchronization>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d001      	beq.n	80097d4 <MX_TIM1_Init+0x94>
	{
		Error_Handler();
 80097d0:	f000 fd88 	bl	800a2e4 <Error_Handler>
	}
}
 80097d4:	bf00      	nop
 80097d6:	3720      	adds	r7, #32
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}
 80097dc:	20008258 	.word	0x20008258
 80097e0:	40010000 	.word	0x40010000

080097e4 <MX_TIM2_Init>:


void MX_TIM2_Init(void)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b088      	sub	sp, #32
 80097e8:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80097ea:	f107 0310 	add.w	r3, r7, #16
 80097ee:	2200      	movs	r2, #0
 80097f0:	601a      	str	r2, [r3, #0]
 80097f2:	605a      	str	r2, [r3, #4]
 80097f4:	609a      	str	r2, [r3, #8]
 80097f6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80097f8:	1d3b      	adds	r3, r7, #4
 80097fa:	2200      	movs	r2, #0
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	605a      	str	r2, [r3, #4]
 8009800:	609a      	str	r2, [r3, #8]

	htim2.Instance = TIM2;
 8009802:	4b1e      	ldr	r3, [pc, #120]	@ (800987c <MX_TIM2_Init+0x98>)
 8009804:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009808:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 32000;
 800980a:	4b1c      	ldr	r3, [pc, #112]	@ (800987c <MX_TIM2_Init+0x98>)
 800980c:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8009810:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009812:	4b1a      	ldr	r3, [pc, #104]	@ (800987c <MX_TIM2_Init+0x98>)
 8009814:	2200      	movs	r2, #0
 8009816:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0;
 8009818:	4b18      	ldr	r3, [pc, #96]	@ (800987c <MX_TIM2_Init+0x98>)
 800981a:	2200      	movs	r2, #0
 800981c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800981e:	4b17      	ldr	r3, [pc, #92]	@ (800987c <MX_TIM2_Init+0x98>)
 8009820:	2200      	movs	r2, #0
 8009822:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8009824:	4b15      	ldr	r3, [pc, #84]	@ (800987c <MX_TIM2_Init+0x98>)
 8009826:	2280      	movs	r2, #128	@ 0x80
 8009828:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800982a:	4814      	ldr	r0, [pc, #80]	@ (800987c <MX_TIM2_Init+0x98>)
 800982c:	f7fd ff57 	bl	80076de <HAL_TIM_Base_Init>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d001      	beq.n	800983a <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 8009836:	f000 fd55 	bl	800a2e4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800983a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800983e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009840:	f107 0310 	add.w	r3, r7, #16
 8009844:	4619      	mov	r1, r3
 8009846:	480d      	ldr	r0, [pc, #52]	@ (800987c <MX_TIM2_Init+0x98>)
 8009848:	f7fd ffba 	bl	80077c0 <HAL_TIM_ConfigClockSource>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d001      	beq.n	8009856 <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 8009852:	f000 fd47 	bl	800a2e4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009856:	2300      	movs	r3, #0
 8009858:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800985a:	2300      	movs	r3, #0
 800985c:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800985e:	1d3b      	adds	r3, r7, #4
 8009860:	4619      	mov	r1, r3
 8009862:	4806      	ldr	r0, [pc, #24]	@ (800987c <MX_TIM2_Init+0x98>)
 8009864:	f7fe fbc2 	bl	8007fec <HAL_TIMEx_MasterConfigSynchronization>
 8009868:	4603      	mov	r3, r0
 800986a:	2b00      	cmp	r3, #0
 800986c:	d001      	beq.n	8009872 <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 800986e:	f000 fd39 	bl	800a2e4 <Error_Handler>
	}

}
 8009872:	bf00      	nop
 8009874:	3720      	adds	r7, #32
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	20008298 	.word	0x20008298

08009880 <MX_TIM3_Init>:


void MX_TIM3_Init(void)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b088      	sub	sp, #32
 8009884:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009886:	f107 0310 	add.w	r3, r7, #16
 800988a:	2200      	movs	r2, #0
 800988c:	601a      	str	r2, [r3, #0]
 800988e:	605a      	str	r2, [r3, #4]
 8009890:	609a      	str	r2, [r3, #8]
 8009892:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009894:	1d3b      	adds	r3, r7, #4
 8009896:	2200      	movs	r2, #0
 8009898:	601a      	str	r2, [r3, #0]
 800989a:	605a      	str	r2, [r3, #4]
 800989c:	609a      	str	r2, [r3, #8]

	htim3.Instance = TIM3;
 800989e:	4b1d      	ldr	r3, [pc, #116]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009918 <MX_TIM3_Init+0x98>)
 80098a2:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 99;
 80098a4:	4b1b      	ldr	r3, [pc, #108]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098a6:	2263      	movs	r2, #99	@ 0x63
 80098a8:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80098aa:	4b1a      	ldr	r3, [pc, #104]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098ac:	2200      	movs	r2, #0
 80098ae:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 80098b0:	4b18      	ldr	r3, [pc, #96]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80098b6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80098b8:	4b16      	ldr	r3, [pc, #88]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80098be:	4b15      	ldr	r3, [pc, #84]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80098c4:	4813      	ldr	r0, [pc, #76]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098c6:	f7fd ff0a 	bl	80076de <HAL_TIM_Base_Init>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d001      	beq.n	80098d4 <MX_TIM3_Init+0x54>
	{
		Error_Handler();
 80098d0:	f000 fd08 	bl	800a2e4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80098d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80098d8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80098da:	f107 0310 	add.w	r3, r7, #16
 80098de:	4619      	mov	r1, r3
 80098e0:	480c      	ldr	r0, [pc, #48]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098e2:	f7fd ff6d 	bl	80077c0 <HAL_TIM_ConfigClockSource>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d001      	beq.n	80098f0 <MX_TIM3_Init+0x70>
	{
		Error_Handler();
 80098ec:	f000 fcfa 	bl	800a2e4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80098f0:	2300      	movs	r3, #0
 80098f2:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80098f4:	2300      	movs	r3, #0
 80098f6:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80098f8:	1d3b      	adds	r3, r7, #4
 80098fa:	4619      	mov	r1, r3
 80098fc:	4805      	ldr	r0, [pc, #20]	@ (8009914 <MX_TIM3_Init+0x94>)
 80098fe:	f7fe fb75 	bl	8007fec <HAL_TIMEx_MasterConfigSynchronization>
 8009902:	4603      	mov	r3, r0
 8009904:	2b00      	cmp	r3, #0
 8009906:	d001      	beq.n	800990c <MX_TIM3_Init+0x8c>
	{
		Error_Handler();
 8009908:	f000 fcec 	bl	800a2e4 <Error_Handler>
	}

}
 800990c:	bf00      	nop
 800990e:	3720      	adds	r7, #32
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}
 8009914:	200082d8 	.word	0x200082d8
 8009918:	40000400 	.word	0x40000400

0800991c <MX_TIM5_Init>:


void MX_TIM5_Init(void)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b08e      	sub	sp, #56	@ 0x38
 8009920:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009922:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009926:	2200      	movs	r2, #0
 8009928:	601a      	str	r2, [r3, #0]
 800992a:	605a      	str	r2, [r3, #4]
 800992c:	609a      	str	r2, [r3, #8]
 800992e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009930:	f107 031c 	add.w	r3, r7, #28
 8009934:	2200      	movs	r2, #0
 8009936:	601a      	str	r2, [r3, #0]
 8009938:	605a      	str	r2, [r3, #4]
 800993a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 800993c:	463b      	mov	r3, r7
 800993e:	2200      	movs	r2, #0
 8009940:	601a      	str	r2, [r3, #0]
 8009942:	605a      	str	r2, [r3, #4]
 8009944:	609a      	str	r2, [r3, #8]
 8009946:	60da      	str	r2, [r3, #12]
 8009948:	611a      	str	r2, [r3, #16]
 800994a:	615a      	str	r2, [r3, #20]
 800994c:	619a      	str	r2, [r3, #24]


	htim5.Instance = TIM5;
 800994e:	4b2c      	ldr	r3, [pc, #176]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 8009950:	4a2c      	ldr	r2, [pc, #176]	@ (8009a04 <MX_TIM5_Init+0xe8>)
 8009952:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8009954:	4b2a      	ldr	r3, [pc, #168]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 8009956:	2200      	movs	r2, #0
 8009958:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800995a:	4b29      	ldr	r3, [pc, #164]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 800995c:	2200      	movs	r2, #0
 800995e:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 0;
 8009960:	4b27      	ldr	r3, [pc, #156]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 8009962:	2200      	movs	r2, #0
 8009964:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009966:	4b26      	ldr	r3, [pc, #152]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 8009968:	2200      	movs	r2, #0
 800996a:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800996c:	4b24      	ldr	r3, [pc, #144]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 800996e:	2200      	movs	r2, #0
 8009970:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8009972:	4823      	ldr	r0, [pc, #140]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 8009974:	f7fd feb3 	bl	80076de <HAL_TIM_Base_Init>
 8009978:	4603      	mov	r3, r0
 800997a:	2b00      	cmp	r3, #0
 800997c:	d001      	beq.n	8009982 <MX_TIM5_Init+0x66>
	{
		Error_Handler();
 800997e:	f000 fcb1 	bl	800a2e4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009982:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009986:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8009988:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800998c:	4619      	mov	r1, r3
 800998e:	481c      	ldr	r0, [pc, #112]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 8009990:	f7fd ff16 	bl	80077c0 <HAL_TIM_ConfigClockSource>
 8009994:	4603      	mov	r3, r0
 8009996:	2b00      	cmp	r3, #0
 8009998:	d001      	beq.n	800999e <MX_TIM5_Init+0x82>
	{
		Error_Handler();
 800999a:	f000 fca3 	bl	800a2e4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800999e:	4818      	ldr	r0, [pc, #96]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 80099a0:	f7fd fee3 	bl	800776a <HAL_TIM_PWM_Init>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d001      	beq.n	80099ae <MX_TIM5_Init+0x92>
	{
		Error_Handler();
 80099aa:	f000 fc9b 	bl	800a2e4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80099ae:	2300      	movs	r3, #0
 80099b0:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80099b2:	2300      	movs	r3, #0
 80099b4:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80099b6:	f107 031c 	add.w	r3, r7, #28
 80099ba:	4619      	mov	r1, r3
 80099bc:	4810      	ldr	r0, [pc, #64]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 80099be:	f7fe fb15 	bl	8007fec <HAL_TIMEx_MasterConfigSynchronization>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d001      	beq.n	80099cc <MX_TIM5_Init+0xb0>
	{
		Error_Handler();
 80099c8:	f000 fc8c 	bl	800a2e4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80099cc:	2360      	movs	r3, #96	@ 0x60
 80099ce:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80099d0:	2300      	movs	r3, #0
 80099d2:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80099d4:	2300      	movs	r3, #0
 80099d6:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80099d8:	2300      	movs	r3, #0
 80099da:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80099dc:	463b      	mov	r3, r7
 80099de:	220c      	movs	r2, #12
 80099e0:	4619      	mov	r1, r3
 80099e2:	4807      	ldr	r0, [pc, #28]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 80099e4:	f7fe fb56 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 80099e8:	4603      	mov	r3, r0
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d001      	beq.n	80099f2 <MX_TIM5_Init+0xd6>
	{
		Error_Handler();
 80099ee:	f000 fc79 	bl	800a2e4 <Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim5);
 80099f2:	4803      	ldr	r0, [pc, #12]	@ (8009a00 <MX_TIM5_Init+0xe4>)
 80099f4:	f000 ff08 	bl	800a808 <HAL_TIM_MspPostInit>

}
 80099f8:	bf00      	nop
 80099fa:	3738      	adds	r7, #56	@ 0x38
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	20008318 	.word	0x20008318
 8009a04:	40000c00 	.word	0x40000c00

08009a08 <MX_TIM8_Init>:


void MX_TIM8_Init(void)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009a0e:	f107 0310 	add.w	r3, r7, #16
 8009a12:	2200      	movs	r2, #0
 8009a14:	601a      	str	r2, [r3, #0]
 8009a16:	605a      	str	r2, [r3, #4]
 8009a18:	609a      	str	r2, [r3, #8]
 8009a1a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a1c:	1d3b      	adds	r3, r7, #4
 8009a1e:	2200      	movs	r2, #0
 8009a20:	601a      	str	r2, [r3, #0]
 8009a22:	605a      	str	r2, [r3, #4]
 8009a24:	609a      	str	r2, [r3, #8]

	htim8.Instance = TIM8;
 8009a26:	4b1f      	ldr	r3, [pc, #124]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a28:	4a1f      	ldr	r2, [pc, #124]	@ (8009aa8 <MX_TIM8_Init+0xa0>)
 8009a2a:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8009a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a2e:	2200      	movs	r2, #0
 8009a30:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009a32:	4b1c      	ldr	r3, [pc, #112]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a34:	2200      	movs	r2, #0
 8009a36:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 0;
 8009a38:	4b1a      	ldr	r3, [pc, #104]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009a3e:	4b19      	ldr	r3, [pc, #100]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a40:	2200      	movs	r2, #0
 8009a42:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8009a44:	4b17      	ldr	r3, [pc, #92]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a46:	2200      	movs	r2, #0
 8009a48:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009a4a:	4b16      	ldr	r3, [pc, #88]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8009a50:	4814      	ldr	r0, [pc, #80]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a52:	f7fd fe44 	bl	80076de <HAL_TIM_Base_Init>
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d001      	beq.n	8009a60 <MX_TIM8_Init+0x58>
	{
		Error_Handler();
 8009a5c:	f000 fc42 	bl	800a2e4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009a60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009a64:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8009a66:	f107 0310 	add.w	r3, r7, #16
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	480d      	ldr	r0, [pc, #52]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a6e:	f7fd fea7 	bl	80077c0 <HAL_TIM_ConfigClockSource>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d001      	beq.n	8009a7c <MX_TIM8_Init+0x74>
	{
		Error_Handler();
 8009a78:	f000 fc34 	bl	800a2e4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009a80:	2300      	movs	r3, #0
 8009a82:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009a84:	2300      	movs	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009a88:	1d3b      	adds	r3, r7, #4
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	4805      	ldr	r0, [pc, #20]	@ (8009aa4 <MX_TIM8_Init+0x9c>)
 8009a8e:	f7fe faad 	bl	8007fec <HAL_TIMEx_MasterConfigSynchronization>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d001      	beq.n	8009a9c <MX_TIM8_Init+0x94>
	{
		Error_Handler();
 8009a98:	f000 fc24 	bl	800a2e4 <Error_Handler>
	}

}
 8009a9c:	bf00      	nop
 8009a9e:	3720      	adds	r7, #32
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}
 8009aa4:	20008358 	.word	0x20008358
 8009aa8:	40010400 	.word	0x40010400

08009aac <MX_TIM12_Init>:


void MX_TIM12_Init(void)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b088      	sub	sp, #32
 8009ab0:	af00      	add	r7, sp, #0

	TIM_OC_InitTypeDef sConfigOC = {0};
 8009ab2:	1d3b      	adds	r3, r7, #4
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	601a      	str	r2, [r3, #0]
 8009ab8:	605a      	str	r2, [r3, #4]
 8009aba:	609a      	str	r2, [r3, #8]
 8009abc:	60da      	str	r2, [r3, #12]
 8009abe:	611a      	str	r2, [r3, #16]
 8009ac0:	615a      	str	r2, [r3, #20]
 8009ac2:	619a      	str	r2, [r3, #24]

	htim12.Instance = TIM12;
 8009ac4:	4b19      	ldr	r3, [pc, #100]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009ac6:	4a1a      	ldr	r2, [pc, #104]	@ (8009b30 <MX_TIM12_Init+0x84>)
 8009ac8:	601a      	str	r2, [r3, #0]
	htim12.Init.Prescaler = 0;
 8009aca:	4b18      	ldr	r3, [pc, #96]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009acc:	2200      	movs	r2, #0
 8009ace:	605a      	str	r2, [r3, #4]
	htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009ad0:	4b16      	ldr	r3, [pc, #88]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	609a      	str	r2, [r3, #8]
	htim12.Init.Period = 0;
 8009ad6:	4b15      	ldr	r3, [pc, #84]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009ad8:	2200      	movs	r2, #0
 8009ada:	60da      	str	r2, [r3, #12]
	htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009adc:	4b13      	ldr	r3, [pc, #76]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009ade:	2200      	movs	r2, #0
 8009ae0:	611a      	str	r2, [r3, #16]
	htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009ae2:	4b12      	ldr	r3, [pc, #72]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8009ae8:	4810      	ldr	r0, [pc, #64]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009aea:	f7fd fe3e 	bl	800776a <HAL_TIM_PWM_Init>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <MX_TIM12_Init+0x4c>
	{
		Error_Handler();
 8009af4:	f000 fbf6 	bl	800a2e4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009af8:	2360      	movs	r3, #96	@ 0x60
 8009afa:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8009afc:	2300      	movs	r3, #0
 8009afe:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009b00:	2300      	movs	r3, #0
 8009b02:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009b04:	2300      	movs	r3, #0
 8009b06:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009b08:	1d3b      	adds	r3, r7, #4
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	4807      	ldr	r0, [pc, #28]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009b10:	f7fe fac0 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 8009b14:	4603      	mov	r3, r0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d001      	beq.n	8009b1e <MX_TIM12_Init+0x72>
	{
		Error_Handler();
 8009b1a:	f000 fbe3 	bl	800a2e4 <Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim12);
 8009b1e:	4803      	ldr	r0, [pc, #12]	@ (8009b2c <MX_TIM12_Init+0x80>)
 8009b20:	f000 fe72 	bl	800a808 <HAL_TIM_MspPostInit>

}
 8009b24:	bf00      	nop
 8009b26:	3720      	adds	r7, #32
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	20008398 	.word	0x20008398
 8009b30:	40001800 	.word	0x40001800

08009b34 <MX_USART1_UART_Init>:


void MX_USART1_UART_Init(void)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 8009b38:	4b14      	ldr	r3, [pc, #80]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b3a:	4a15      	ldr	r2, [pc, #84]	@ (8009b90 <MX_USART1_UART_Init+0x5c>)
 8009b3c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8009b3e:	4b13      	ldr	r3, [pc, #76]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009b44:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009b46:	4b11      	ldr	r3, [pc, #68]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b48:	2200      	movs	r2, #0
 8009b4a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8009b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b4e:	2200      	movs	r2, #0
 8009b50:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8009b52:	4b0e      	ldr	r3, [pc, #56]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b54:	2200      	movs	r2, #0
 8009b56:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8009b58:	4b0c      	ldr	r3, [pc, #48]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b5a:	220c      	movs	r2, #12
 8009b5c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b60:	2200      	movs	r2, #0
 8009b62:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009b64:	4b09      	ldr	r3, [pc, #36]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b66:	2200      	movs	r2, #0
 8009b68:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009b6a:	4b08      	ldr	r3, [pc, #32]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009b70:	4b06      	ldr	r3, [pc, #24]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b72:	2200      	movs	r2, #0
 8009b74:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8009b76:	4805      	ldr	r0, [pc, #20]	@ (8009b8c <MX_USART1_UART_Init+0x58>)
 8009b78:	f7fe fc56 	bl	8008428 <HAL_UART_Init>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d001      	beq.n	8009b86 <MX_USART1_UART_Init+0x52>
	{
		Error_Handler();
 8009b82:	f000 fbaf 	bl	800a2e4 <Error_Handler>
	}


}
 8009b86:	bf00      	nop
 8009b88:	bd80      	pop	{r7, pc}
 8009b8a:	bf00      	nop
 8009b8c:	200083d8 	.word	0x200083d8
 8009b90:	40011000 	.word	0x40011000

08009b94 <MX_USART6_UART_Init>:


void MX_USART6_UART_Init(void)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	af00      	add	r7, sp, #0

	huart6.Instance = USART6;
 8009b98:	4b14      	ldr	r3, [pc, #80]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009b9a:	4a15      	ldr	r2, [pc, #84]	@ (8009bf0 <MX_USART6_UART_Init+0x5c>)
 8009b9c:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8009b9e:	4b13      	ldr	r3, [pc, #76]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009ba0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009ba4:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8009ba6:	4b11      	ldr	r3, [pc, #68]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009ba8:	2200      	movs	r2, #0
 8009baa:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8009bac:	4b0f      	ldr	r3, [pc, #60]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bae:	2200      	movs	r2, #0
 8009bb0:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8009bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8009bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bba:	220c      	movs	r2, #12
 8009bbc:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8009bc4:	4b09      	ldr	r3, [pc, #36]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009bca:	4b08      	ldr	r3, [pc, #32]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bcc:	2200      	movs	r2, #0
 8009bce:	621a      	str	r2, [r3, #32]
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009bd0:	4b06      	ldr	r3, [pc, #24]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart6) != HAL_OK)
 8009bd6:	4805      	ldr	r0, [pc, #20]	@ (8009bec <MX_USART6_UART_Init+0x58>)
 8009bd8:	f7fe fc26 	bl	8008428 <HAL_UART_Init>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d001      	beq.n	8009be6 <MX_USART6_UART_Init+0x52>
	{
		Error_Handler();
 8009be2:	f000 fb7f 	bl	800a2e4 <Error_Handler>
	}


}
 8009be6:	bf00      	nop
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	20008448 	.word	0x20008448
 8009bf0:	40011400 	.word	0x40011400

08009bf4 <MX_FMC_Init>:

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b088      	sub	sp, #32
 8009bf8:	af00      	add	r7, sp, #0
	FMC_SDRAM_TimingTypeDef SdramTiming;

	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8009bfa:	4b20      	ldr	r3, [pc, #128]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009bfc:	4a20      	ldr	r2, [pc, #128]	@ (8009c80 <MX_FMC_Init+0x8c>)
 8009bfe:	601a      	str	r2, [r3, #0]

	hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8009c00:	4b1e      	ldr	r3, [pc, #120]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c02:	2200      	movs	r2, #0
 8009c04:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8009c06:	4b1d      	ldr	r3, [pc, #116]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c08:	2200      	movs	r2, #0
 8009c0a:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8009c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c0e:	2204      	movs	r2, #4
 8009c10:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8009c12:	4b1a      	ldr	r3, [pc, #104]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c14:	2210      	movs	r2, #16
 8009c16:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8009c18:	4b18      	ldr	r3, [pc, #96]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c1a:	2240      	movs	r2, #64	@ 0x40
 8009c1c:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8009c1e:	4b17      	ldr	r3, [pc, #92]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c20:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8009c24:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8009c26:	4b15      	ldr	r3, [pc, #84]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c28:	2200      	movs	r2, #0
 8009c2a:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8009c2c:	4b13      	ldr	r3, [pc, #76]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c32:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8009c34:	4b11      	ldr	r3, [pc, #68]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c36:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009c3a:	625a      	str	r2, [r3, #36]	@ 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8009c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	629a      	str	r2, [r3, #40]	@ 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 2;
 8009c42:	2302      	movs	r3, #2
 8009c44:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 7;
 8009c46:	2307      	movs	r3, #7
 8009c48:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 4;
 8009c4a:	2304      	movs	r3, #4
 8009c4c:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 7;
 8009c4e:	2307      	movs	r3, #7
 8009c50:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 3;
 8009c52:	2303      	movs	r3, #3
 8009c54:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 2;
 8009c56:	2302      	movs	r3, #2
 8009c58:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 2;
 8009c5a:	2302      	movs	r3, #2
 8009c5c:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8009c5e:	1d3b      	adds	r3, r7, #4
 8009c60:	4619      	mov	r1, r3
 8009c62:	4806      	ldr	r0, [pc, #24]	@ (8009c7c <MX_FMC_Init+0x88>)
 8009c64:	f7fd fcbc 	bl	80075e0 <HAL_SDRAM_Init>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d001      	beq.n	8009c72 <MX_FMC_Init+0x7e>
	{
		Error_Handler( );
 8009c6e:	f000 fb39 	bl	800a2e4 <Error_Handler>
	}

}
 8009c72:	bf00      	nop
 8009c74:	3720      	adds	r7, #32
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	bf00      	nop
 8009c7c:	200084b8 	.word	0x200084b8
 8009c80:	a0000140 	.word	0xa0000140

08009c84 <MX_GPIO_Init>:


void MX_GPIO_Init(void)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b090      	sub	sp, #64	@ 0x40
 8009c88:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009c8e:	2200      	movs	r2, #0
 8009c90:	601a      	str	r2, [r3, #0]
 8009c92:	605a      	str	r2, [r3, #4]
 8009c94:	609a      	str	r2, [r3, #8]
 8009c96:	60da      	str	r2, [r3, #12]
 8009c98:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8009c9a:	4bae      	ldr	r3, [pc, #696]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c9e:	4aad      	ldr	r2, [pc, #692]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009ca0:	f043 0310 	orr.w	r3, r3, #16
 8009ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ca6:	4bab      	ldr	r3, [pc, #684]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009caa:	f003 0310 	and.w	r3, r3, #16
 8009cae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8009cb2:	4ba8      	ldr	r3, [pc, #672]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cb6:	4aa7      	ldr	r2, [pc, #668]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009cb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8009cbe:	4ba5      	ldr	r3, [pc, #660]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8009cca:	4ba2      	ldr	r3, [pc, #648]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cce:	4aa1      	ldr	r2, [pc, #644]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009cd0:	f043 0302 	orr.w	r3, r3, #2
 8009cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009cd6:	4b9f      	ldr	r3, [pc, #636]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cda:	f003 0302 	and.w	r3, r3, #2
 8009cde:	623b      	str	r3, [r7, #32]
 8009ce0:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8009ce2:	4b9c      	ldr	r3, [pc, #624]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ce6:	4a9b      	ldr	r2, [pc, #620]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009ce8:	f043 0308 	orr.w	r3, r3, #8
 8009cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8009cee:	4b99      	ldr	r3, [pc, #612]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cf2:	f003 0308 	and.w	r3, r3, #8
 8009cf6:	61fb      	str	r3, [r7, #28]
 8009cf8:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8009cfa:	4b96      	ldr	r3, [pc, #600]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cfe:	4a95      	ldr	r2, [pc, #596]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d00:	f043 0304 	orr.w	r3, r3, #4
 8009d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d06:	4b93      	ldr	r3, [pc, #588]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d0a:	f003 0304 	and.w	r3, r3, #4
 8009d0e:	61bb      	str	r3, [r7, #24]
 8009d10:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8009d12:	4b90      	ldr	r3, [pc, #576]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d16:	4a8f      	ldr	r2, [pc, #572]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d18:	f043 0301 	orr.w	r3, r3, #1
 8009d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d1e:	4b8d      	ldr	r3, [pc, #564]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d22:	f003 0301 	and.w	r3, r3, #1
 8009d26:	617b      	str	r3, [r7, #20]
 8009d28:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 8009d2a:	4b8a      	ldr	r3, [pc, #552]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d2e:	4a89      	ldr	r2, [pc, #548]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d30:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d34:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d36:	4b87      	ldr	r3, [pc, #540]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d3e:	613b      	str	r3, [r7, #16]
 8009d40:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 8009d42:	4b84      	ldr	r3, [pc, #528]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d46:	4a83      	ldr	r2, [pc, #524]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d4e:	4b81      	ldr	r3, [pc, #516]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d56:	60fb      	str	r3, [r7, #12]
 8009d58:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOK_CLK_ENABLE();
 8009d5a:	4b7e      	ldr	r3, [pc, #504]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d5e:	4a7d      	ldr	r2, [pc, #500]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d60:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d66:	4b7b      	ldr	r3, [pc, #492]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d6e:	60bb      	str	r3, [r7, #8]
 8009d70:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8009d72:	4b78      	ldr	r3, [pc, #480]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d76:	4a77      	ldr	r2, [pc, #476]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d78:	f043 0320 	orr.w	r3, r3, #32
 8009d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d7e:	4b75      	ldr	r3, [pc, #468]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d82:	f003 0320 	and.w	r3, r3, #32
 8009d86:	607b      	str	r3, [r7, #4]
 8009d88:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8009d8a:	4b72      	ldr	r3, [pc, #456]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d8e:	4a71      	ldr	r2, [pc, #452]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d96:	4b6f      	ldr	r3, [pc, #444]	@ (8009f54 <MX_GPIO_Init+0x2d0>)
 8009d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d9e:	603b      	str	r3, [r7, #0]
 8009da0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8009da2:	2201      	movs	r2, #1
 8009da4:	2120      	movs	r1, #32
 8009da6:	486c      	ldr	r0, [pc, #432]	@ (8009f58 <MX_GPIO_Init+0x2d4>)
 8009da8:	f7fa feb4 	bl	8004b14 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1, GPIO_PIN_RESET);
 8009dac:	2200      	movs	r2, #0
 8009dae:	210e      	movs	r1, #14
 8009db0:	486a      	ldr	r0, [pc, #424]	@ (8009f5c <MX_GPIO_Init+0x2d8>)
 8009db2:	f7fa feaf 	bl	8004b14 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8009db6:	2201      	movs	r2, #1
 8009db8:	2108      	movs	r1, #8
 8009dba:	4869      	ldr	r0, [pc, #420]	@ (8009f60 <MX_GPIO_Init+0x2dc>)
 8009dbc:	f7fa feaa 	bl	8004b14 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009dc6:	4865      	ldr	r0, [pc, #404]	@ (8009f5c <MX_GPIO_Init+0x2d8>)
 8009dc8:	f7fa fea4 	bl	8004b14 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009dd2:	4864      	ldr	r0, [pc, #400]	@ (8009f64 <MX_GPIO_Init+0x2e0>)
 8009dd4:	f7fa fe9e 	bl	8004b14 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8009dd8:	2200      	movs	r2, #0
 8009dda:	21c8      	movs	r1, #200	@ 0xc8
 8009ddc:	4862      	ldr	r0, [pc, #392]	@ (8009f68 <MX_GPIO_Init+0x2e4>)
 8009dde:	f7fa fe99 	bl	8004b14 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8009de2:	2308      	movs	r3, #8
 8009de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009de6:	2300      	movs	r3, #0
 8009de8:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009dea:	2300      	movs	r3, #0
 8009dec:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8009dee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009df2:	4619      	mov	r1, r3
 8009df4:	485d      	ldr	r0, [pc, #372]	@ (8009f6c <MX_GPIO_Init+0x2e8>)
 8009df6:	f7fa fbd5 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_D2_Pin */
	GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8009dfa:	2304      	movs	r3, #4
 8009dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009dfe:	2302      	movs	r3, #2
 8009e00:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e02:	2300      	movs	r3, #0
 8009e04:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e06:	2303      	movs	r3, #3
 8009e08:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8009e0a:	2309      	movs	r3, #9
 8009e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8009e0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e12:	4619      	mov	r1, r3
 8009e14:	4855      	ldr	r0, [pc, #340]	@ (8009f6c <MX_GPIO_Init+0x2e8>)
 8009e16:	f7fa fbc5 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8009e1a:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8009e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e20:	2302      	movs	r3, #2
 8009e22:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e24:	2300      	movs	r3, #0
 8009e26:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e28:	2303      	movs	r3, #3
 8009e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009e2c:	230b      	movs	r3, #11
 8009e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009e30:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e34:	4619      	mov	r1, r3
 8009e36:	484c      	ldr	r0, [pc, #304]	@ (8009f68 <MX_GPIO_Init+0x2e4>)
 8009e38:	f7fa fbb4 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
	GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8009e3c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009e42:	2312      	movs	r3, #18
 8009e44:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e46:	2301      	movs	r3, #1
 8009e48:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009e4e:	2304      	movs	r3, #4
 8009e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009e52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e56:	4619      	mov	r1, r3
 8009e58:	4845      	ldr	r0, [pc, #276]	@ (8009f70 <MX_GPIO_Init+0x2ec>)
 8009e5a:	f7fa fba3 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
	GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8009e5e:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8009e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
			|ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e64:	2302      	movs	r3, #2
 8009e66:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e6c:	2303      	movs	r3, #3
 8009e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8009e70:	230a      	movs	r3, #10
 8009e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009e74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e78:	4619      	mov	r1, r3
 8009e7a:	483d      	ldr	r0, [pc, #244]	@ (8009f70 <MX_GPIO_Init+0x2ec>)
 8009e7c:	f7fa fb92 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPDIF_RX0_Pin */
	GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8009e80:	2380      	movs	r3, #128	@ 0x80
 8009e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e84:	2302      	movs	r3, #2
 8009e86:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8009e90:	2308      	movs	r3, #8
 8009e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8009e94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e98:	4619      	mov	r1, r3
 8009e9a:	482f      	ldr	r0, [pc, #188]	@ (8009f58 <MX_GPIO_Init+0x2d4>)
 8009e9c:	f7fa fb82 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
	GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8009ea0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8009ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			|GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8009eb2:	230c      	movs	r3, #12
 8009eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009eb6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009eba:	4619      	mov	r1, r3
 8009ebc:	482d      	ldr	r0, [pc, #180]	@ (8009f74 <MX_GPIO_Init+0x2f0>)
 8009ebe:	f7fa fb71 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
	GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8009ec2:	2360      	movs	r3, #96	@ 0x60
 8009ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ec6:	2302      	movs	r3, #2
 8009ec8:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009ed2:	230d      	movs	r3, #13
 8009ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009ed6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009eda:	4619      	mov	r1, r3
 8009edc:	4823      	ldr	r0, [pc, #140]	@ (8009f6c <MX_GPIO_Init+0x2e8>)
 8009ede:	f7fa fb61 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_NCS_Pin */
	GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8009ee2:	2340      	movs	r3, #64	@ 0x40
 8009ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ee6:	2302      	movs	r3, #2
 8009ee8:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eea:	2300      	movs	r3, #0
 8009eec:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009eee:	2303      	movs	r3, #3
 8009ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8009ef2:	230a      	movs	r3, #10
 8009ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8009ef6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009efa:	4619      	mov	r1, r3
 8009efc:	481c      	ldr	r0, [pc, #112]	@ (8009f70 <MX_GPIO_Init+0x2ec>)
 8009efe:	f7fa fb51 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8009f02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8009f10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009f14:	4619      	mov	r1, r3
 8009f16:	4818      	ldr	r0, [pc, #96]	@ (8009f78 <MX_GPIO_Init+0x2f4>)
 8009f18:	f7fa fb44 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : Audio_INT_Pin */
	GPIO_InitStruct.Pin = Audio_INT_Pin;
 8009f1c:	2340      	movs	r3, #64	@ 0x40
 8009f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8009f20:	4b16      	ldr	r3, [pc, #88]	@ (8009f7c <MX_GPIO_Init+0x2f8>)
 8009f22:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f24:	2300      	movs	r3, #0
 8009f26:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8009f28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	480a      	ldr	r0, [pc, #40]	@ (8009f58 <MX_GPIO_Init+0x2d4>)
 8009f30:	f7fa fb38 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
	GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8009f34:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f3a:	2302      	movs	r3, #2
 8009f3c:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f42:	2303      	movs	r3, #3
 8009f44:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009f46:	230a      	movs	r3, #10
 8009f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009f4e:	4619      	mov	r1, r3
 8009f50:	e016      	b.n	8009f80 <MX_GPIO_Init+0x2fc>
 8009f52:	bf00      	nop
 8009f54:	40023800 	.word	0x40023800
 8009f58:	40020c00 	.word	0x40020c00
 8009f5c:	40022000 	.word	0x40022000
 8009f60:	40022800 	.word	0x40022800
 8009f64:	40021c00 	.word	0x40021c00
 8009f68:	40021800 	.word	0x40021800
 8009f6c:	40021000 	.word	0x40021000
 8009f70:	40020400 	.word	0x40020400
 8009f74:	40020800 	.word	0x40020800
 8009f78:	40022400 	.word	0x40022400
 8009f7c:	10120000 	.word	0x10120000
 8009f80:	48bb      	ldr	r0, [pc, #748]	@ (800a270 <MX_GPIO_Init+0x5ec>)
 8009f82:	f7fa fb0f 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8009f86:	2320      	movs	r3, #32
 8009f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f92:	2300      	movs	r3, #0
 8009f94:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8009f96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	48b5      	ldr	r0, [pc, #724]	@ (800a274 <MX_GPIO_Init+0x5f0>)
 8009f9e:	f7fa fb01 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_D5_Pin */
	GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8009fa2:	2308      	movs	r3, #8
 8009fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fa6:	2302      	movs	r3, #2
 8009fa8:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009faa:	2300      	movs	r3, #0
 8009fac:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009fb2:	230d      	movs	r3, #13
 8009fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8009fb6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009fba:	4619      	mov	r1, r3
 8009fbc:	48ad      	ldr	r0, [pc, #692]	@ (800a274 <MX_GPIO_Init+0x5f0>)
 8009fbe:	f7fa faf1 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin PI1 LCD_DISP_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin;
 8009fc2:	f241 030e 	movw	r3, #4110	@ 0x100e
 8009fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8009fd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009fd8:	4619      	mov	r1, r3
 8009fda:	48a7      	ldr	r0, [pc, #668]	@ (800a278 <MX_GPIO_Init+0x5f4>)
 8009fdc:	f7fa fae2 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : uSD_Detect_Pin */
	GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8009fe0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fea:	2300      	movs	r3, #0
 8009fec:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8009fee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	48a1      	ldr	r0, [pc, #644]	@ (800a27c <MX_GPIO_Init+0x5f8>)
 8009ff6:	f7fa fad5 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_BL_CTRL_Pin */
	GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8009ffa:	2308      	movs	r3, #8
 8009ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009ffe:	2301      	movs	r3, #1
 800a000:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a002:	2300      	movs	r3, #0
 800a004:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a006:	2300      	movs	r3, #0
 800a008:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800a00a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a00e:	4619      	mov	r1, r3
 800a010:	489b      	ldr	r0, [pc, #620]	@ (800a280 <MX_GPIO_Init+0x5fc>)
 800a012:	f7fa fac7 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_VSYNC_Pin */
	GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800a016:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a01a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a01c:	2302      	movs	r3, #2
 800a01e:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a020:	2300      	movs	r3, #0
 800a022:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a024:	2300      	movs	r3, #0
 800a026:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a028:	230d      	movs	r3, #13
 800a02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800a02c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a030:	4619      	mov	r1, r3
 800a032:	4894      	ldr	r0, [pc, #592]	@ (800a284 <MX_GPIO_Init+0x600>)
 800a034:	f7fa fab6 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800a038:	2310      	movs	r3, #16
 800a03a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a03c:	2300      	movs	r3, #0
 800a03e:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a040:	2300      	movs	r3, #0
 800a042:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800a044:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a048:	4619      	mov	r1, r3
 800a04a:	488a      	ldr	r0, [pc, #552]	@ (800a274 <MX_GPIO_Init+0x5f0>)
 800a04c:	f7fa faaa 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : SDMMC_CMD_Pin */
	GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800a050:	2304      	movs	r3, #4
 800a052:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a054:	2302      	movs	r3, #2
 800a056:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a058:	2300      	movs	r3, #0
 800a05a:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a05c:	2303      	movs	r3, #3
 800a05e:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800a060:	230c      	movs	r3, #12
 800a062:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 800a064:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a068:	4619      	mov	r1, r3
 800a06a:	4882      	ldr	r0, [pc, #520]	@ (800a274 <MX_GPIO_Init+0x5f0>)
 800a06c:	f7fa fa9a 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : TP3_Pin NC2_Pin */
	GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 800a070:	f248 0304 	movw	r3, #32772	@ 0x8004
 800a074:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a076:	2300      	movs	r3, #0
 800a078:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a07a:	2300      	movs	r3, #0
 800a07c:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800a07e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a082:	4619      	mov	r1, r3
 800a084:	4880      	ldr	r0, [pc, #512]	@ (800a288 <MX_GPIO_Init+0x604>)
 800a086:	f7fa fa8d 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_PWR_EN_Pin */
	GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800a08a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a08e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a090:	2301      	movs	r3, #1
 800a092:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a094:	2300      	movs	r3, #0
 800a096:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a098:	2300      	movs	r3, #0
 800a09a:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800a09c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	4879      	ldr	r0, [pc, #484]	@ (800a288 <MX_GPIO_Init+0x604>)
 800a0a4:	f7fa fa7e 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
	GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 800a0a8:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 800a0ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			|DCMI_D1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0ae:	2302      	movs	r3, #2
 800a0b0:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a0ba:	230d      	movs	r3, #13
 800a0bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800a0be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	4870      	ldr	r0, [pc, #448]	@ (800a288 <MX_GPIO_Init+0x604>)
 800a0c6:	f7fa fa6d 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_INT_Pin */
	GPIO_InitStruct.Pin = LCD_INT_Pin;
 800a0ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a0ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800a0d0:	4b6e      	ldr	r3, [pc, #440]	@ (800a28c <MX_GPIO_Init+0x608>)
 800a0d2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800a0d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a0dc:	4619      	mov	r1, r3
 800a0de:	4866      	ldr	r0, [pc, #408]	@ (800a278 <MX_GPIO_Init+0x5f4>)
 800a0e0:	f7fa fa60 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : ULPI_NXT_Pin */
	GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800a0e4:	2310      	movs	r3, #16
 800a0e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0e8:	2302      	movs	r3, #2
 800a0ea:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a0f0:	2303      	movs	r3, #3
 800a0f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800a0f4:	230a      	movs	r3, #10
 800a0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800a0f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	4862      	ldr	r0, [pc, #392]	@ (800a288 <MX_GPIO_Init+0x604>)
 800a100:	f7fa fa50 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 800a104:	23c8      	movs	r3, #200	@ 0xc8
 800a106:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a108:	2301      	movs	r3, #1
 800a10a:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a10c:	2300      	movs	r3, #0
 800a10e:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a110:	2300      	movs	r3, #0
 800a112:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a114:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a118:	4619      	mov	r1, r3
 800a11a:	485a      	ldr	r0, [pc, #360]	@ (800a284 <MX_GPIO_Init+0x600>)
 800a11c:	f7fa fa42 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
	GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 800a120:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 800a124:	62fb      	str	r3, [r7, #44]	@ 0x2c
			|ARDUINO_A3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a126:	2303      	movs	r3, #3
 800a128:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a12a:	2300      	movs	r3, #0
 800a12c:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800a12e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a132:	4619      	mov	r1, r3
 800a134:	4856      	ldr	r0, [pc, #344]	@ (800a290 <MX_GPIO_Init+0x60c>)
 800a136:	f7fa fa35 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
	GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800a13a:	2305      	movs	r3, #5
 800a13c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a13e:	2302      	movs	r3, #2
 800a140:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a142:	2300      	movs	r3, #0
 800a144:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a146:	2303      	movs	r3, #3
 800a148:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800a14a:	230a      	movs	r3, #10
 800a14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a14e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a152:	4619      	mov	r1, r3
 800a154:	4849      	ldr	r0, [pc, #292]	@ (800a27c <MX_GPIO_Init+0x5f8>)
 800a156:	f7fa fa25 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a15a:	2332      	movs	r3, #50	@ 0x32
 800a15c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a15e:	2302      	movs	r3, #2
 800a160:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a162:	2300      	movs	r3, #0
 800a164:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a166:	2303      	movs	r3, #3
 800a168:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a16a:	230b      	movs	r3, #11
 800a16c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a16e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a172:	4619      	mov	r1, r3
 800a174:	4841      	ldr	r0, [pc, #260]	@ (800a27c <MX_GPIO_Init+0x5f8>)
 800a176:	f7fa fa15 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a17a:	2304      	movs	r3, #4
 800a17c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a17e:	2302      	movs	r3, #2
 800a180:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a182:	2300      	movs	r3, #0
 800a184:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a186:	2303      	movs	r3, #3
 800a188:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800a18a:	2309      	movs	r3, #9
 800a18c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a18e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a192:	4619      	mov	r1, r3
 800a194:	483f      	ldr	r0, [pc, #252]	@ (800a294 <MX_GPIO_Init+0x610>)
 800a196:	f7fa fa05 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
	GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 800a19a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800a19e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1a0:	2302      	movs	r3, #2
 800a1a2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800a1ac:	2309      	movs	r3, #9
 800a1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a1b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	482f      	ldr	r0, [pc, #188]	@ (800a274 <MX_GPIO_Init+0x5f0>)
 800a1b8:	f7fa f9f4 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_RXER_Pin */
	GPIO_InitStruct.Pin = RMII_RXER_Pin;
 800a1bc:	2304      	movs	r3, #4
 800a1be:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 800a1c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	482d      	ldr	r0, [pc, #180]	@ (800a284 <MX_GPIO_Init+0x600>)
 800a1d0:	f7fa f9e8 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a1d4:	2386      	movs	r3, #134	@ 0x86
 800a1d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1d8:	2302      	movs	r3, #2
 800a1da:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a1e0:	2303      	movs	r3, #3
 800a1e2:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a1e4:	230b      	movs	r3, #11
 800a1e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a1e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	4820      	ldr	r0, [pc, #128]	@ (800a270 <MX_GPIO_Init+0x5ec>)
 800a1f0:	f7fa f9d8 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_A0_Pin */
	GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 800a200:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a204:	4619      	mov	r1, r3
 800a206:	481a      	ldr	r0, [pc, #104]	@ (800a270 <MX_GPIO_Init+0x5ec>)
 800a208:	f7fa f9cc 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
	GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 800a20c:	2350      	movs	r3, #80	@ 0x50
 800a20e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a210:	2302      	movs	r3, #2
 800a212:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a214:	2300      	movs	r3, #0
 800a216:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a218:	2300      	movs	r3, #0
 800a21a:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800a21c:	230d      	movs	r3, #13
 800a21e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a220:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a224:	4619      	mov	r1, r3
 800a226:	4812      	ldr	r0, [pc, #72]	@ (800a270 <MX_GPIO_Init+0x5ec>)
 800a228:	f7fa f9bc 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
	GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 800a22c:	2328      	movs	r3, #40	@ 0x28
 800a22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a230:	2302      	movs	r3, #2
 800a232:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a234:	2300      	movs	r3, #0
 800a236:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a238:	2303      	movs	r3, #3
 800a23a:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800a23c:	230a      	movs	r3, #10
 800a23e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a240:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a244:	4619      	mov	r1, r3
 800a246:	480a      	ldr	r0, [pc, #40]	@ (800a270 <MX_GPIO_Init+0x5ec>)
 800a248:	f7fa f9ac 	bl	80045a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
	GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800a24c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800a250:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a252:	2302      	movs	r3, #2
 800a254:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a256:	2300      	movs	r3, #0
 800a258:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a25a:	2300      	movs	r3, #0
 800a25c:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800a25e:	2305      	movs	r3, #5
 800a260:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a262:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a266:	4619      	mov	r1, r3
 800a268:	480a      	ldr	r0, [pc, #40]	@ (800a294 <MX_GPIO_Init+0x610>)
 800a26a:	f7fa f99b 	bl	80045a4 <HAL_GPIO_Init>
 800a26e:	e013      	b.n	800a298 <MX_GPIO_Init+0x614>
 800a270:	40020000 	.word	0x40020000
 800a274:	40020c00 	.word	0x40020c00
 800a278:	40022000 	.word	0x40022000
 800a27c:	40020800 	.word	0x40020800
 800a280:	40022800 	.word	0x40022800
 800a284:	40021800 	.word	0x40021800
 800a288:	40021c00 	.word	0x40021c00
 800a28c:	10120000 	.word	0x10120000
 800a290:	40021400 	.word	0x40021400
 800a294:	40020400 	.word	0x40020400

}
 800a298:	bf00      	nop
 800a29a:	3740      	adds	r7, #64	@ 0x40
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <initGpio>:

void initGpio(void){
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b086      	sub	sp, #24
 800a2a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a2a6:	1d3b      	adds	r3, r7, #4
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	601a      	str	r2, [r3, #0]
 800a2ac:	605a      	str	r2, [r3, #4]
 800a2ae:	609a      	str	r2, [r3, #8]
 800a2b0:	60da      	str	r2, [r3, #12]
 800a2b2:	611a      	str	r2, [r3, #16]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	2101      	movs	r1, #1
 800a2b8:	4809      	ldr	r0, [pc, #36]	@ (800a2e0 <initGpio+0x40>)
 800a2ba:	f7fa fc2b 	bl	8004b14 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2ca:	2303      	movs	r3, #3
 800a2cc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a2ce:	1d3b      	adds	r3, r7, #4
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	4803      	ldr	r0, [pc, #12]	@ (800a2e0 <initGpio+0x40>)
 800a2d4:	f7fa f966 	bl	80045a4 <HAL_GPIO_Init>
}
 800a2d8:	bf00      	nop
 800a2da:	3718      	adds	r7, #24
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}
 800a2e0:	40020000 	.word	0x40020000

0800a2e4 <Error_Handler>:

void Error_Handler(void)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	af00      	add	r7, sp, #0
	while(1);
 800a2e8:	bf00      	nop
 800a2ea:	e7fd      	b.n	800a2e8 <Error_Handler+0x4>

0800a2ec <wm8994Init>:
#include "stm32746g_discovery_audio.h"

extern AUDIO_DrvTypeDef  *audio_drv;

uint8_t wm8994Init(void){
 800a2ec:	b590      	push	{r4, r7, lr}
 800a2ee:	b083      	sub	sp, #12
 800a2f0:	af00      	add	r7, sp, #0
	uint32_t deviceid = 0x00;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	607b      	str	r3, [r7, #4]

	deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 800a2f6:	4b11      	ldr	r3, [pc, #68]	@ (800a33c <wm8994Init+0x50>)
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	2034      	movs	r0, #52	@ 0x34
 800a2fc:	4798      	blx	r3
 800a2fe:	6078      	str	r0, [r7, #4]
	if((deviceid) == WM8994_ID){
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f648 1294 	movw	r2, #35220	@ 0x8994
 800a306:	4293      	cmp	r3, r2
 800a308:	d112      	bne.n	800a330 <wm8994Init+0x44>
		wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 800a30a:	4b0c      	ldr	r3, [pc, #48]	@ (800a33c <wm8994Init+0x50>)
 800a30c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a30e:	2034      	movs	r0, #52	@ 0x34
 800a310:	4798      	blx	r3
	 	audio_drv = &wm8994_drv;
 800a312:	4b0b      	ldr	r3, [pc, #44]	@ (800a340 <wm8994Init+0x54>)
 800a314:	4a09      	ldr	r2, [pc, #36]	@ (800a33c <wm8994Init+0x50>)
 800a316:	601a      	str	r2, [r3, #0]
	 	//audio_drv->Init(AUDIO_I2C_ADDRESS, INPUT_DEVICE_DIGITAL_MICROPHONE_2 | OUTPUT_DEVICE_HEADPHONE, DEFAULT_VOLUME_MIDDLE, AUDIO_FREQUENCY_16K);
	 	  audio_drv->Init(AUDIO_I2C_ADDRESS, INPUT_DEVICE_DIGITAL_MICROPHONE_2 | OUTPUT_DEVICE_HEADPHONE, DEFAULT_VOLUME_MIDDLE, AUDIO_FREQUENCY_16K);
 800a318:	4b09      	ldr	r3, [pc, #36]	@ (800a340 <wm8994Init+0x54>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	681c      	ldr	r4, [r3, #0]
 800a31e:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 800a322:	2264      	movs	r2, #100	@ 0x64
 800a324:	f240 2102 	movw	r1, #514	@ 0x202
 800a328:	2034      	movs	r0, #52	@ 0x34
 800a32a:	47a0      	blx	r4
	 	return AUDIO_OK;
 800a32c:	2300      	movs	r3, #0
 800a32e:	e000      	b.n	800a332 <wm8994Init+0x46>
	 }
	 else{
	 	return AUDIO_ERROR;
 800a330:	2301      	movs	r3, #1
	 }
}
 800a332:	4618      	mov	r0, r3
 800a334:	370c      	adds	r7, #12
 800a336:	46bd      	mov	sp, r7
 800a338:	bd90      	pop	{r4, r7, pc}
 800a33a:	bf00      	nop
 800a33c:	20000000 	.word	0x20000000
 800a340:	200000cc 	.word	0x200000cc

0800a344 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800a34a:	4b0f      	ldr	r3, [pc, #60]	@ (800a388 <HAL_MspInit+0x44>)
 800a34c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a34e:	4a0e      	ldr	r2, [pc, #56]	@ (800a388 <HAL_MspInit+0x44>)
 800a350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a354:	6413      	str	r3, [r2, #64]	@ 0x40
 800a356:	4b0c      	ldr	r3, [pc, #48]	@ (800a388 <HAL_MspInit+0x44>)
 800a358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a35a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a35e:	607b      	str	r3, [r7, #4]
 800a360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a362:	4b09      	ldr	r3, [pc, #36]	@ (800a388 <HAL_MspInit+0x44>)
 800a364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a366:	4a08      	ldr	r2, [pc, #32]	@ (800a388 <HAL_MspInit+0x44>)
 800a368:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a36c:	6453      	str	r3, [r2, #68]	@ 0x44
 800a36e:	4b06      	ldr	r3, [pc, #24]	@ (800a388 <HAL_MspInit+0x44>)
 800a370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a376:	603b      	str	r3, [r7, #0]
 800a378:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a37a:	bf00      	nop
 800a37c:	370c      	adds	r7, #12
 800a37e:	46bd      	mov	sp, r7
 800a380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a384:	4770      	bx	lr
 800a386:	bf00      	nop
 800a388:	40023800 	.word	0x40023800

0800a38c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b084      	sub	sp, #16
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]

  if(hdma2d->Instance==DMA2D)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a0d      	ldr	r2, [pc, #52]	@ (800a3d0 <HAL_DMA2D_MspInit+0x44>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d113      	bne.n	800a3c6 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800a39e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d4 <HAL_DMA2D_MspInit+0x48>)
 800a3a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3a2:	4a0c      	ldr	r2, [pc, #48]	@ (800a3d4 <HAL_DMA2D_MspInit+0x48>)
 800a3a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a3a8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a3aa:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d4 <HAL_DMA2D_MspInit+0x48>)
 800a3ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3b2:	60fb      	str	r3, [r7, #12]
 800a3b4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	2105      	movs	r1, #5
 800a3ba:	205a      	movs	r0, #90	@ 0x5a
 800a3bc:	f7f9 fb53 	bl	8003a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800a3c0:	205a      	movs	r0, #90	@ 0x5a
 800a3c2:	f7f9 fb6c 	bl	8003a9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800a3c6:	bf00      	nop
 800a3c8:	3710      	adds	r7, #16
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	4002b000 	.word	0x4002b000
 800a3d4:	40023800 	.word	0x40023800

0800a3d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b08a      	sub	sp, #40	@ 0x28
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3e0:	f107 0314 	add.w	r3, r7, #20
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	601a      	str	r2, [r3, #0]
 800a3e8:	605a      	str	r2, [r3, #4]
 800a3ea:	609a      	str	r2, [r3, #8]
 800a3ec:	60da      	str	r2, [r3, #12]
 800a3ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4a17      	ldr	r2, [pc, #92]	@ (800a454 <HAL_I2C_MspInit+0x7c>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d128      	bne.n	800a44c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800a3fa:	4b17      	ldr	r3, [pc, #92]	@ (800a458 <HAL_I2C_MspInit+0x80>)
 800a3fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3fe:	4a16      	ldr	r2, [pc, #88]	@ (800a458 <HAL_I2C_MspInit+0x80>)
 800a400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a404:	6313      	str	r3, [r2, #48]	@ 0x30
 800a406:	4b14      	ldr	r3, [pc, #80]	@ (800a458 <HAL_I2C_MspInit+0x80>)
 800a408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a40a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a40e:	613b      	str	r3, [r7, #16]
 800a410:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration    
    PH7     ------> I2C3_SCL
    PH8     ------> I2C3_SDA 
    */
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800a412:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800a416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a418:	2312      	movs	r3, #18
 800a41a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a41c:	2301      	movs	r3, #1
 800a41e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a420:	2303      	movs	r3, #3
 800a422:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800a424:	2304      	movs	r3, #4
 800a426:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800a428:	f107 0314 	add.w	r3, r7, #20
 800a42c:	4619      	mov	r1, r3
 800a42e:	480b      	ldr	r0, [pc, #44]	@ (800a45c <HAL_I2C_MspInit+0x84>)
 800a430:	f7fa f8b8 	bl	80045a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800a434:	4b08      	ldr	r3, [pc, #32]	@ (800a458 <HAL_I2C_MspInit+0x80>)
 800a436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a438:	4a07      	ldr	r2, [pc, #28]	@ (800a458 <HAL_I2C_MspInit+0x80>)
 800a43a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a43e:	6413      	str	r3, [r2, #64]	@ 0x40
 800a440:	4b05      	ldr	r3, [pc, #20]	@ (800a458 <HAL_I2C_MspInit+0x80>)
 800a442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a444:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a448:	60fb      	str	r3, [r7, #12]
 800a44a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800a44c:	bf00      	nop
 800a44e:	3728      	adds	r7, #40	@ 0x28
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	40005c00 	.word	0x40005c00
 800a458:	40023800 	.word	0x40023800
 800a45c:	40021c00 	.word	0x40021c00

0800a460 <HAL_I2C_MspDeInit>:
* @param hi2c: I2C handle pointer
* @retval None
*/

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]

  if(hi2c->Instance==I2C3)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a08      	ldr	r2, [pc, #32]	@ (800a490 <HAL_I2C_MspDeInit+0x30>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d10a      	bne.n	800a488 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 800a472:	4b08      	ldr	r3, [pc, #32]	@ (800a494 <HAL_I2C_MspDeInit+0x34>)
 800a474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a476:	4a07      	ldr	r2, [pc, #28]	@ (800a494 <HAL_I2C_MspDeInit+0x34>)
 800a478:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a47c:	6413      	str	r3, [r2, #64]	@ 0x40
  
    /**I2C3 GPIO Configuration    
    PH7     ------> I2C3_SCL
    PH8     ------> I2C3_SDA 
    */
    HAL_GPIO_DeInit(GPIOH, LCD_SCL_Pin|LCD_SDA_Pin);
 800a47e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800a482:	4805      	ldr	r0, [pc, #20]	@ (800a498 <HAL_I2C_MspDeInit+0x38>)
 800a484:	f7fa fa3a 	bl	80048fc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800a488:	bf00      	nop
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	40005c00 	.word	0x40005c00
 800a494:	40023800 	.word	0x40023800
 800a498:	40021c00 	.word	0x40021c00

0800a49c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b08e      	sub	sp, #56	@ 0x38
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]
 800a4ac:	605a      	str	r2, [r3, #4]
 800a4ae:	609a      	str	r2, [r3, #8]
 800a4b0:	60da      	str	r2, [r3, #12]
 800a4b2:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a55      	ldr	r2, [pc, #340]	@ (800a610 <HAL_LTDC_MspInit+0x174>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	f040 80a3 	bne.w	800a606 <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800a4c0:	4b54      	ldr	r3, [pc, #336]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4c4:	4a53      	ldr	r2, [pc, #332]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a4ca:	6453      	str	r3, [r2, #68]	@ 0x44
 800a4cc:	4b51      	ldr	r3, [pc, #324]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a4d4:	623b      	str	r3, [r7, #32]
 800a4d6:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a4d8:	4b4e      	ldr	r3, [pc, #312]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4dc:	4a4d      	ldr	r2, [pc, #308]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4de:	f043 0310 	orr.w	r3, r3, #16
 800a4e2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4e4:	4b4b      	ldr	r3, [pc, #300]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4e8:	f003 0310 	and.w	r3, r3, #16
 800a4ec:	61fb      	str	r3, [r7, #28]
 800a4ee:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800a4f0:	4b48      	ldr	r3, [pc, #288]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4f4:	4a47      	ldr	r2, [pc, #284]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a4fa:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4fc:	4b45      	ldr	r3, [pc, #276]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a4fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a500:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a504:	61bb      	str	r3, [r7, #24]
 800a506:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800a508:	4b42      	ldr	r3, [pc, #264]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a50a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a50c:	4a41      	ldr	r2, [pc, #260]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a50e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a512:	6313      	str	r3, [r2, #48]	@ 0x30
 800a514:	4b3f      	ldr	r3, [pc, #252]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a51c:	617b      	str	r3, [r7, #20]
 800a51e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a520:	4b3c      	ldr	r3, [pc, #240]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a524:	4a3b      	ldr	r2, [pc, #236]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a52a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a52c:	4b39      	ldr	r3, [pc, #228]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a52e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a534:	613b      	str	r3, [r7, #16]
 800a536:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800a538:	4b36      	ldr	r3, [pc, #216]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a53a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a53c:	4a35      	ldr	r2, [pc, #212]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a53e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a542:	6313      	str	r3, [r2, #48]	@ 0x30
 800a544:	4b33      	ldr	r3, [pc, #204]	@ (800a614 <HAL_LTDC_MspInit+0x178>)
 800a546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a54c:	60fb      	str	r3, [r7, #12]
 800a54e:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2 
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 800a550:	2310      	movs	r3, #16
 800a552:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a554:	2302      	movs	r3, #2
 800a556:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a558:	2300      	movs	r3, #0
 800a55a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a55c:	2300      	movs	r3, #0
 800a55e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800a560:	230e      	movs	r3, #14
 800a562:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800a564:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a568:	4619      	mov	r1, r3
 800a56a:	482b      	ldr	r0, [pc, #172]	@ (800a618 <HAL_LTDC_MspInit+0x17c>)
 800a56c:	f7fa f81a 	bl	80045a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin 
 800a570:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800a574:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin 
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin 
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a576:	2302      	movs	r3, #2
 800a578:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a57a:	2300      	movs	r3, #0
 800a57c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a57e:	2300      	movs	r3, #0
 800a580:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800a582:	230e      	movs	r3, #14
 800a584:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800a586:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a58a:	4619      	mov	r1, r3
 800a58c:	4823      	ldr	r0, [pc, #140]	@ (800a61c <HAL_LTDC_MspInit+0x180>)
 800a58e:	f7fa f809 	bl	80045a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin 
 800a592:	23f7      	movs	r3, #247	@ 0xf7
 800a594:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a596:	2302      	movs	r3, #2
 800a598:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a59a:	2300      	movs	r3, #0
 800a59c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800a5a2:	230e      	movs	r3, #14
 800a5a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800a5a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	481c      	ldr	r0, [pc, #112]	@ (800a620 <HAL_LTDC_MspInit+0x184>)
 800a5ae:	f7f9 fff9 	bl	80045a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800a5b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a5b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5b8:	2302      	movs	r3, #2
 800a5ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800a5c4:	2309      	movs	r3, #9
 800a5c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800a5c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	4815      	ldr	r0, [pc, #84]	@ (800a624 <HAL_LTDC_MspInit+0x188>)
 800a5d0:	f7f9 ffe8 	bl	80045a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800a5d4:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800a5d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5da:	2302      	movs	r3, #2
 800a5dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800a5e6:	230e      	movs	r3, #14
 800a5e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800a5ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5ee:	4619      	mov	r1, r3
 800a5f0:	480d      	ldr	r0, [pc, #52]	@ (800a628 <HAL_LTDC_MspInit+0x18c>)
 800a5f2:	f7f9 ffd7 	bl	80045a4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	2105      	movs	r1, #5
 800a5fa:	2058      	movs	r0, #88	@ 0x58
 800a5fc:	f7f9 fa33 	bl	8003a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800a600:	2058      	movs	r0, #88	@ 0x58
 800a602:	f7f9 fa4c 	bl	8003a9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800a606:	bf00      	nop
 800a608:	3738      	adds	r7, #56	@ 0x38
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	40016800 	.word	0x40016800
 800a614:	40023800 	.word	0x40023800
 800a618:	40021000 	.word	0x40021000
 800a61c:	40022400 	.word	0x40022400
 800a620:	40022800 	.word	0x40022800
 800a624:	40021800 	.word	0x40021800
 800a628:	40022000 	.word	0x40022000

0800a62c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b090      	sub	sp, #64	@ 0x40
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a634:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a638:	2200      	movs	r2, #0
 800a63a:	601a      	str	r2, [r3, #0]
 800a63c:	605a      	str	r2, [r3, #4]
 800a63e:	609a      	str	r2, [r3, #8]
 800a640:	60da      	str	r2, [r3, #12]
 800a642:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a58      	ldr	r2, [pc, #352]	@ (800a7ac <HAL_TIM_Base_MspInit+0x180>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d129      	bne.n	800a6a2 <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a64e:	4b58      	ldr	r3, [pc, #352]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a652:	4a57      	ldr	r2, [pc, #348]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a654:	f043 0301 	orr.w	r3, r3, #1
 800a658:	6453      	str	r3, [r2, #68]	@ 0x44
 800a65a:	4b55      	ldr	r3, [pc, #340]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a65c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a65e:	f003 0301 	and.w	r3, r3, #1
 800a662:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a666:	4b52      	ldr	r3, [pc, #328]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a66a:	4a51      	ldr	r2, [pc, #324]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a66c:	f043 0301 	orr.w	r3, r3, #1
 800a670:	6313      	str	r3, [r2, #48]	@ 0x30
 800a672:	4b4f      	ldr	r3, [pc, #316]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a676:	f003 0301 	and.w	r3, r3, #1
 800a67a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 800a67e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a682:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a684:	2302      	movs	r3, #2
 800a686:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a688:	2300      	movs	r3, #0
 800a68a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a68c:	2300      	movs	r3, #0
 800a68e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800a690:	2301      	movs	r3, #1
 800a692:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 800a694:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a698:	4619      	mov	r1, r3
 800a69a:	4846      	ldr	r0, [pc, #280]	@ (800a7b4 <HAL_TIM_Base_MspInit+0x188>)
 800a69c:	f7f9 ff82 	bl	80045a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800a6a0:	e07f      	b.n	800a7a2 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6aa:	d129      	bne.n	800a700 <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a6ac:	4b40      	ldr	r3, [pc, #256]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a6ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6b0:	4a3f      	ldr	r2, [pc, #252]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a6b2:	f043 0301 	orr.w	r3, r3, #1
 800a6b6:	6413      	str	r3, [r2, #64]	@ 0x40
 800a6b8:	4b3d      	ldr	r3, [pc, #244]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a6ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6bc:	f003 0301 	and.w	r3, r3, #1
 800a6c0:	623b      	str	r3, [r7, #32]
 800a6c2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6c4:	4b3a      	ldr	r3, [pc, #232]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a6c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6c8:	4a39      	ldr	r2, [pc, #228]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a6ca:	f043 0301 	orr.w	r3, r3, #1
 800a6ce:	6313      	str	r3, [r2, #48]	@ 0x30
 800a6d0:	4b37      	ldr	r3, [pc, #220]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a6d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6d4:	f003 0301 	and.w	r3, r3, #1
 800a6d8:	61fb      	str	r3, [r7, #28]
 800a6da:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800a6dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6e2:	2302      	movs	r3, #2
 800a6e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800a6f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	482e      	ldr	r0, [pc, #184]	@ (800a7b4 <HAL_TIM_Base_MspInit+0x188>)
 800a6fa:	f7f9 ff53 	bl	80045a4 <HAL_GPIO_Init>
}
 800a6fe:	e050      	b.n	800a7a2 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM3)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a2c      	ldr	r2, [pc, #176]	@ (800a7b8 <HAL_TIM_Base_MspInit+0x18c>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d128      	bne.n	800a75c <HAL_TIM_Base_MspInit+0x130>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a70a:	4b29      	ldr	r3, [pc, #164]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a70c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a70e:	4a28      	ldr	r2, [pc, #160]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a710:	f043 0302 	orr.w	r3, r3, #2
 800a714:	6413      	str	r3, [r2, #64]	@ 0x40
 800a716:	4b26      	ldr	r3, [pc, #152]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a71a:	f003 0302 	and.w	r3, r3, #2
 800a71e:	61bb      	str	r3, [r7, #24]
 800a720:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a722:	4b23      	ldr	r3, [pc, #140]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a726:	4a22      	ldr	r2, [pc, #136]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a728:	f043 0302 	orr.w	r3, r3, #2
 800a72c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a72e:	4b20      	ldr	r3, [pc, #128]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a732:	f003 0302 	and.w	r3, r3, #2
 800a736:	617b      	str	r3, [r7, #20]
 800a738:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800a73a:	2310      	movs	r3, #16
 800a73c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a73e:	2302      	movs	r3, #2
 800a740:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a742:	2300      	movs	r3, #0
 800a744:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a746:	2300      	movs	r3, #0
 800a748:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a74a:	2302      	movs	r3, #2
 800a74c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800a74e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a752:	4619      	mov	r1, r3
 800a754:	4819      	ldr	r0, [pc, #100]	@ (800a7bc <HAL_TIM_Base_MspInit+0x190>)
 800a756:	f7f9 ff25 	bl	80045a4 <HAL_GPIO_Init>
}
 800a75a:	e022      	b.n	800a7a2 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM5)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a17      	ldr	r2, [pc, #92]	@ (800a7c0 <HAL_TIM_Base_MspInit+0x194>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d10c      	bne.n	800a780 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800a766:	4b12      	ldr	r3, [pc, #72]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a76a:	4a11      	ldr	r2, [pc, #68]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a76c:	f043 0308 	orr.w	r3, r3, #8
 800a770:	6413      	str	r3, [r2, #64]	@ 0x40
 800a772:	4b0f      	ldr	r3, [pc, #60]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a776:	f003 0308 	and.w	r3, r3, #8
 800a77a:	613b      	str	r3, [r7, #16]
 800a77c:	693b      	ldr	r3, [r7, #16]
}
 800a77e:	e010      	b.n	800a7a2 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM8)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	4a0f      	ldr	r2, [pc, #60]	@ (800a7c4 <HAL_TIM_Base_MspInit+0x198>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d10b      	bne.n	800a7a2 <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a78a:	4b09      	ldr	r3, [pc, #36]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a78c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a78e:	4a08      	ldr	r2, [pc, #32]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a790:	f043 0302 	orr.w	r3, r3, #2
 800a794:	6453      	str	r3, [r2, #68]	@ 0x44
 800a796:	4b06      	ldr	r3, [pc, #24]	@ (800a7b0 <HAL_TIM_Base_MspInit+0x184>)
 800a798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a79a:	f003 0302 	and.w	r3, r3, #2
 800a79e:	60fb      	str	r3, [r7, #12]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
}
 800a7a2:	bf00      	nop
 800a7a4:	3740      	adds	r7, #64	@ 0x40
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}
 800a7aa:	bf00      	nop
 800a7ac:	40010000 	.word	0x40010000
 800a7b0:	40023800 	.word	0x40023800
 800a7b4:	40020000 	.word	0x40020000
 800a7b8:	40000400 	.word	0x40000400
 800a7bc:	40020400 	.word	0x40020400
 800a7c0:	40000c00 	.word	0x40000c00
 800a7c4:	40010400 	.word	0x40010400

0800a7c8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM12)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4a0a      	ldr	r2, [pc, #40]	@ (800a800 <HAL_TIM_PWM_MspInit+0x38>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d10b      	bne.n	800a7f2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800a7da:	4b0a      	ldr	r3, [pc, #40]	@ (800a804 <HAL_TIM_PWM_MspInit+0x3c>)
 800a7dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7de:	4a09      	ldr	r2, [pc, #36]	@ (800a804 <HAL_TIM_PWM_MspInit+0x3c>)
 800a7e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7e4:	6413      	str	r3, [r2, #64]	@ 0x40
 800a7e6:	4b07      	ldr	r3, [pc, #28]	@ (800a804 <HAL_TIM_PWM_MspInit+0x3c>)
 800a7e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ee:	60fb      	str	r3, [r7, #12]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800a7f2:	bf00      	nop
 800a7f4:	3714      	adds	r7, #20
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr
 800a7fe:	bf00      	nop
 800a800:	40001800 	.word	0x40001800
 800a804:	40023800 	.word	0x40023800

0800a808 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b08a      	sub	sp, #40	@ 0x28
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a810:	f107 0314 	add.w	r3, r7, #20
 800a814:	2200      	movs	r2, #0
 800a816:	601a      	str	r2, [r3, #0]
 800a818:	605a      	str	r2, [r3, #4]
 800a81a:	609a      	str	r2, [r3, #8]
 800a81c:	60da      	str	r2, [r3, #12]
 800a81e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4a22      	ldr	r2, [pc, #136]	@ (800a8b0 <HAL_TIM_MspPostInit+0xa8>)
 800a826:	4293      	cmp	r3, r2
 800a828:	d11c      	bne.n	800a864 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800a82a:	4b22      	ldr	r3, [pc, #136]	@ (800a8b4 <HAL_TIM_MspPostInit+0xac>)
 800a82c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a82e:	4a21      	ldr	r2, [pc, #132]	@ (800a8b4 <HAL_TIM_MspPostInit+0xac>)
 800a830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a834:	6313      	str	r3, [r2, #48]	@ 0x30
 800a836:	4b1f      	ldr	r3, [pc, #124]	@ (800a8b4 <HAL_TIM_MspPostInit+0xac>)
 800a838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a83a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a83e:	613b      	str	r3, [r7, #16]
 800a840:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration    
    PI0     ------> TIM5_CH4 
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 800a842:	2301      	movs	r3, #1
 800a844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a846:	2302      	movs	r3, #2
 800a848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a84a:	2300      	movs	r3, #0
 800a84c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a84e:	2300      	movs	r3, #0
 800a850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800a852:	2302      	movs	r3, #2
 800a854:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 800a856:	f107 0314 	add.w	r3, r7, #20
 800a85a:	4619      	mov	r1, r3
 800a85c:	4816      	ldr	r0, [pc, #88]	@ (800a8b8 <HAL_TIM_MspPostInit+0xb0>)
 800a85e:	f7f9 fea1 	bl	80045a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800a862:	e020      	b.n	800a8a6 <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM12)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	4a14      	ldr	r2, [pc, #80]	@ (800a8bc <HAL_TIM_MspPostInit+0xb4>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d11b      	bne.n	800a8a6 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800a86e:	4b11      	ldr	r3, [pc, #68]	@ (800a8b4 <HAL_TIM_MspPostInit+0xac>)
 800a870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a872:	4a10      	ldr	r2, [pc, #64]	@ (800a8b4 <HAL_TIM_MspPostInit+0xac>)
 800a874:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a878:	6313      	str	r3, [r2, #48]	@ 0x30
 800a87a:	4b0e      	ldr	r3, [pc, #56]	@ (800a8b4 <HAL_TIM_MspPostInit+0xac>)
 800a87c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a87e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a882:	60fb      	str	r3, [r7, #12]
 800a884:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 800a886:	2340      	movs	r3, #64	@ 0x40
 800a888:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a88a:	2302      	movs	r3, #2
 800a88c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a88e:	2300      	movs	r3, #0
 800a890:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a892:	2300      	movs	r3, #0
 800a894:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800a896:	2309      	movs	r3, #9
 800a898:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 800a89a:	f107 0314 	add.w	r3, r7, #20
 800a89e:	4619      	mov	r1, r3
 800a8a0:	4807      	ldr	r0, [pc, #28]	@ (800a8c0 <HAL_TIM_MspPostInit+0xb8>)
 800a8a2:	f7f9 fe7f 	bl	80045a4 <HAL_GPIO_Init>
}
 800a8a6:	bf00      	nop
 800a8a8:	3728      	adds	r7, #40	@ 0x28
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	40000c00 	.word	0x40000c00
 800a8b4:	40023800 	.word	0x40023800
 800a8b8:	40022000 	.word	0x40022000
 800a8bc:	40001800 	.word	0x40001800
 800a8c0:	40021c00 	.word	0x40021c00

0800a8c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b08c      	sub	sp, #48	@ 0x30
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8cc:	f107 031c 	add.w	r3, r7, #28
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	601a      	str	r2, [r3, #0]
 800a8d4:	605a      	str	r2, [r3, #4]
 800a8d6:	609a      	str	r2, [r3, #8]
 800a8d8:	60da      	str	r2, [r3, #12]
 800a8da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a3c      	ldr	r2, [pc, #240]	@ (800a9d4 <HAL_UART_MspInit+0x110>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d145      	bne.n	800a972 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a8e6:	4b3c      	ldr	r3, [pc, #240]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a8e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8ea:	4a3b      	ldr	r2, [pc, #236]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a8ec:	f043 0310 	orr.w	r3, r3, #16
 800a8f0:	6453      	str	r3, [r2, #68]	@ 0x44
 800a8f2:	4b39      	ldr	r3, [pc, #228]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a8f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8f6:	f003 0310 	and.w	r3, r3, #16
 800a8fa:	61bb      	str	r3, [r7, #24]
 800a8fc:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a8fe:	4b36      	ldr	r3, [pc, #216]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a902:	4a35      	ldr	r2, [pc, #212]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a904:	f043 0302 	orr.w	r3, r3, #2
 800a908:	6313      	str	r3, [r2, #48]	@ 0x30
 800a90a:	4b33      	ldr	r3, [pc, #204]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a90c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a90e:	f003 0302 	and.w	r3, r3, #2
 800a912:	617b      	str	r3, [r7, #20]
 800a914:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a916:	4b30      	ldr	r3, [pc, #192]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a91a:	4a2f      	ldr	r2, [pc, #188]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a91c:	f043 0301 	orr.w	r3, r3, #1
 800a920:	6313      	str	r3, [r2, #48]	@ 0x30
 800a922:	4b2d      	ldr	r3, [pc, #180]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a926:	f003 0301 	and.w	r3, r3, #1
 800a92a:	613b      	str	r3, [r7, #16]
 800a92c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800a92e:	2380      	movs	r3, #128	@ 0x80
 800a930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a932:	2302      	movs	r3, #2
 800a934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a936:	2300      	movs	r3, #0
 800a938:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a93a:	2300      	movs	r3, #0
 800a93c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a93e:	2307      	movs	r3, #7
 800a940:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800a942:	f107 031c 	add.w	r3, r7, #28
 800a946:	4619      	mov	r1, r3
 800a948:	4824      	ldr	r0, [pc, #144]	@ (800a9dc <HAL_UART_MspInit+0x118>)
 800a94a:	f7f9 fe2b 	bl	80045a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800a94e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a952:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a954:	2302      	movs	r3, #2
 800a956:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a958:	2300      	movs	r3, #0
 800a95a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a95c:	2300      	movs	r3, #0
 800a95e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a960:	2307      	movs	r3, #7
 800a962:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800a964:	f107 031c 	add.w	r3, r7, #28
 800a968:	4619      	mov	r1, r3
 800a96a:	481d      	ldr	r0, [pc, #116]	@ (800a9e0 <HAL_UART_MspInit+0x11c>)
 800a96c:	f7f9 fe1a 	bl	80045a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800a970:	e02c      	b.n	800a9cc <HAL_UART_MspInit+0x108>
  else if(huart->Instance==USART6)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4a1b      	ldr	r2, [pc, #108]	@ (800a9e4 <HAL_UART_MspInit+0x120>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d127      	bne.n	800a9cc <HAL_UART_MspInit+0x108>
    __HAL_RCC_USART6_CLK_ENABLE();
 800a97c:	4b16      	ldr	r3, [pc, #88]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a97e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a980:	4a15      	ldr	r2, [pc, #84]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a982:	f043 0320 	orr.w	r3, r3, #32
 800a986:	6453      	str	r3, [r2, #68]	@ 0x44
 800a988:	4b13      	ldr	r3, [pc, #76]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a98a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a98c:	f003 0320 	and.w	r3, r3, #32
 800a990:	60fb      	str	r3, [r7, #12]
 800a992:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a994:	4b10      	ldr	r3, [pc, #64]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a998:	4a0f      	ldr	r2, [pc, #60]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a99a:	f043 0304 	orr.w	r3, r3, #4
 800a99e:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9a0:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d8 <HAL_UART_MspInit+0x114>)
 800a9a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a4:	f003 0304 	and.w	r3, r3, #4
 800a9a8:	60bb      	str	r3, [r7, #8]
 800a9aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 800a9ac:	23c0      	movs	r3, #192	@ 0xc0
 800a9ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9b0:	2302      	movs	r3, #2
 800a9b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9b8:	2303      	movs	r3, #3
 800a9ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800a9bc:	2308      	movs	r3, #8
 800a9be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a9c0:	f107 031c 	add.w	r3, r7, #28
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	4808      	ldr	r0, [pc, #32]	@ (800a9e8 <HAL_UART_MspInit+0x124>)
 800a9c8:	f7f9 fdec 	bl	80045a4 <HAL_GPIO_Init>
}
 800a9cc:	bf00      	nop
 800a9ce:	3730      	adds	r7, #48	@ 0x30
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}
 800a9d4:	40011000 	.word	0x40011000
 800a9d8:	40023800 	.word	0x40023800
 800a9dc:	40020400 	.word	0x40020400
 800a9e0:	40020000 	.word	0x40020000
 800a9e4:	40011400 	.word	0x40011400
 800a9e8:	40020800 	.word	0x40020800

0800a9ec <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b086      	sub	sp, #24
 800a9f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FMC_Initialized) {
 800a9f2:	4b3b      	ldr	r3, [pc, #236]	@ (800aae0 <HAL_FMC_MspInit+0xf4>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d16d      	bne.n	800aad6 <HAL_FMC_MspInit+0xea>
    return;
  }
  FMC_Initialized = 1;
 800a9fa:	4b39      	ldr	r3, [pc, #228]	@ (800aae0 <HAL_FMC_MspInit+0xf4>)
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800aa00:	4b38      	ldr	r3, [pc, #224]	@ (800aae4 <HAL_FMC_MspInit+0xf8>)
 800aa02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa04:	4a37      	ldr	r2, [pc, #220]	@ (800aae4 <HAL_FMC_MspInit+0xf8>)
 800aa06:	f043 0301 	orr.w	r3, r3, #1
 800aa0a:	6393      	str	r3, [r2, #56]	@ 0x38
 800aa0c:	4b35      	ldr	r3, [pc, #212]	@ (800aae4 <HAL_FMC_MspInit+0xf8>)
 800aa0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa10:	f003 0301 	and.w	r3, r3, #1
 800aa14:	603b      	str	r3, [r7, #0]
 800aa16:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin 
 800aa18:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800aa1c:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin 
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa1e:	2302      	movs	r3, #2
 800aa20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa22:	2300      	movs	r3, #0
 800aa24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa26:	2303      	movs	r3, #3
 800aa28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800aa2a:	230c      	movs	r3, #12
 800aa2c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800aa2e:	1d3b      	adds	r3, r7, #4
 800aa30:	4619      	mov	r1, r3
 800aa32:	482d      	ldr	r0, [pc, #180]	@ (800aae8 <HAL_FMC_MspInit+0xfc>)
 800aa34:	f7f9 fdb6 	bl	80045a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin 
 800aa38:	f248 1333 	movw	r3, #33075	@ 0x8133
 800aa3c:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa3e:	2302      	movs	r3, #2
 800aa40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa42:	2300      	movs	r3, #0
 800aa44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa46:	2303      	movs	r3, #3
 800aa48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800aa4a:	230c      	movs	r3, #12
 800aa4c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800aa4e:	1d3b      	adds	r3, r7, #4
 800aa50:	4619      	mov	r1, r3
 800aa52:	4826      	ldr	r0, [pc, #152]	@ (800aaec <HAL_FMC_MspInit+0x100>)
 800aa54:	f7f9 fda6 	bl	80045a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin 
 800aa58:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800aa5c:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa5e:	2302      	movs	r3, #2
 800aa60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa62:	2300      	movs	r3, #0
 800aa64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa66:	2303      	movs	r3, #3
 800aa68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800aa6a:	230c      	movs	r3, #12
 800aa6c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800aa6e:	1d3b      	adds	r3, r7, #4
 800aa70:	4619      	mov	r1, r3
 800aa72:	481f      	ldr	r0, [pc, #124]	@ (800aaf0 <HAL_FMC_MspInit+0x104>)
 800aa74:	f7f9 fd96 	bl	80045a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin 
 800aa78:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800aa7c:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin 
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa7e:	2302      	movs	r3, #2
 800aa80:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa86:	2303      	movs	r3, #3
 800aa88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800aa8a:	230c      	movs	r3, #12
 800aa8c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800aa8e:	1d3b      	adds	r3, r7, #4
 800aa90:	4619      	mov	r1, r3
 800aa92:	4818      	ldr	r0, [pc, #96]	@ (800aaf4 <HAL_FMC_MspInit+0x108>)
 800aa94:	f7f9 fd86 	bl	80045a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 800aa98:	2328      	movs	r3, #40	@ 0x28
 800aa9a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa9c:	2302      	movs	r3, #2
 800aa9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aaa4:	2303      	movs	r3, #3
 800aaa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800aaa8:	230c      	movs	r3, #12
 800aaaa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800aaac:	1d3b      	adds	r3, r7, #4
 800aaae:	4619      	mov	r1, r3
 800aab0:	4811      	ldr	r0, [pc, #68]	@ (800aaf8 <HAL_FMC_MspInit+0x10c>)
 800aab2:	f7f9 fd77 	bl	80045a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800aab6:	2308      	movs	r3, #8
 800aab8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aaba:	2302      	movs	r3, #2
 800aabc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aabe:	2300      	movs	r3, #0
 800aac0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aac2:	2303      	movs	r3, #3
 800aac4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800aac6:	230c      	movs	r3, #12
 800aac8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 800aaca:	1d3b      	adds	r3, r7, #4
 800aacc:	4619      	mov	r1, r3
 800aace:	480b      	ldr	r0, [pc, #44]	@ (800aafc <HAL_FMC_MspInit+0x110>)
 800aad0:	f7f9 fd68 	bl	80045a4 <HAL_GPIO_Init>
 800aad4:	e000      	b.n	800aad8 <HAL_FMC_MspInit+0xec>
    return;
 800aad6:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800aad8:	3718      	adds	r7, #24
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	200084ec 	.word	0x200084ec
 800aae4:	40023800 	.word	0x40023800
 800aae8:	40021000 	.word	0x40021000
 800aaec:	40021800 	.word	0x40021800
 800aaf0:	40020c00 	.word	0x40020c00
 800aaf4:	40021400 	.word	0x40021400
 800aaf8:	40021c00 	.word	0x40021c00
 800aafc:	40020800 	.word	0x40020800

0800ab00 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b082      	sub	sp, #8
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800ab08:	f7ff ff70 	bl	800a9ec <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800ab0c:	bf00      	nop
 800ab0e:	3708      	adds	r7, #8
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b08a      	sub	sp, #40	@ 0x28
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a2b      	ldr	r2, [pc, #172]	@ (800abd0 <HAL_SAI_MspInit+0xbc>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d124      	bne.n	800ab70 <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 800ab26:	4b2b      	ldr	r3, [pc, #172]	@ (800abd4 <HAL_SAI_MspInit+0xc0>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d10b      	bne.n	800ab46 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800ab2e:	4b2a      	ldr	r3, [pc, #168]	@ (800abd8 <HAL_SAI_MspInit+0xc4>)
 800ab30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab32:	4a29      	ldr	r2, [pc, #164]	@ (800abd8 <HAL_SAI_MspInit+0xc4>)
 800ab34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ab38:	6453      	str	r3, [r2, #68]	@ 0x44
 800ab3a:	4b27      	ldr	r3, [pc, #156]	@ (800abd8 <HAL_SAI_MspInit+0xc4>)
 800ab3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab42:	613b      	str	r3, [r7, #16]
 800ab44:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 800ab46:	4b23      	ldr	r3, [pc, #140]	@ (800abd4 <HAL_SAI_MspInit+0xc0>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	4a21      	ldr	r2, [pc, #132]	@ (800abd4 <HAL_SAI_MspInit+0xc0>)
 800ab4e:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A 
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 800ab50:	23f0      	movs	r3, #240	@ 0xf0
 800ab52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab54:	2302      	movs	r3, #2
 800ab56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab5c:	2303      	movs	r3, #3
 800ab5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800ab60:	230a      	movs	r3, #10
 800ab62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800ab64:	f107 0314 	add.w	r3, r7, #20
 800ab68:	4619      	mov	r1, r3
 800ab6a:	481c      	ldr	r0, [pc, #112]	@ (800abdc <HAL_SAI_MspInit+0xc8>)
 800ab6c:	f7f9 fd1a 	bl	80045a4 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI2_Block_B)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	4a1a      	ldr	r2, [pc, #104]	@ (800abe0 <HAL_SAI_MspInit+0xcc>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d125      	bne.n	800abc6 <HAL_SAI_MspInit+0xb2>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 800ab7a:	4b16      	ldr	r3, [pc, #88]	@ (800abd4 <HAL_SAI_MspInit+0xc0>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d10b      	bne.n	800ab9a <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800ab82:	4b15      	ldr	r3, [pc, #84]	@ (800abd8 <HAL_SAI_MspInit+0xc4>)
 800ab84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab86:	4a14      	ldr	r2, [pc, #80]	@ (800abd8 <HAL_SAI_MspInit+0xc4>)
 800ab88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ab8c:	6453      	str	r3, [r2, #68]	@ 0x44
 800ab8e:	4b12      	ldr	r3, [pc, #72]	@ (800abd8 <HAL_SAI_MspInit+0xc4>)
 800ab90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab96:	60fb      	str	r3, [r7, #12]
 800ab98:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 800ab9a:	4b0e      	ldr	r3, [pc, #56]	@ (800abd4 <HAL_SAI_MspInit+0xc0>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	3301      	adds	r3, #1
 800aba0:	4a0c      	ldr	r2, [pc, #48]	@ (800abd4 <HAL_SAI_MspInit+0xc0>)
 800aba2:	6013      	str	r3, [r2, #0]
    
    /**SAI2_B_Block_B GPIO Configuration    
    PG10     ------> SAI2_SD_B 
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800aba4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abaa:	2302      	movs	r3, #2
 800abac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abae:	2300      	movs	r3, #0
 800abb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abb2:	2303      	movs	r3, #3
 800abb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800abb6:	230a      	movs	r3, #10
 800abb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 800abba:	f107 0314 	add.w	r3, r7, #20
 800abbe:	4619      	mov	r1, r3
 800abc0:	4808      	ldr	r0, [pc, #32]	@ (800abe4 <HAL_SAI_MspInit+0xd0>)
 800abc2:	f7f9 fcef 	bl	80045a4 <HAL_GPIO_Init>

    }
}
 800abc6:	bf00      	nop
 800abc8:	3728      	adds	r7, #40	@ 0x28
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}
 800abce:	bf00      	nop
 800abd0:	40015c04 	.word	0x40015c04
 800abd4:	200084f0 	.word	0x200084f0
 800abd8:	40023800 	.word	0x40023800
 800abdc:	40022000 	.word	0x40022000
 800abe0:	40015c24 	.word	0x40015c24
 800abe4:	40021800 	.word	0x40021800

0800abe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800abe8:	b480      	push	{r7}
 800abea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800abec:	bf00      	nop
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr

0800abf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800abf6:	b480      	push	{r7}
 800abf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800abfa:	bf00      	nop
 800abfc:	e7fd      	b.n	800abfa <HardFault_Handler+0x4>

0800abfe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800abfe:	b480      	push	{r7}
 800ac00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ac02:	bf00      	nop
 800ac04:	e7fd      	b.n	800ac02 <MemManage_Handler+0x4>

0800ac06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ac06:	b480      	push	{r7}
 800ac08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ac0a:	bf00      	nop
 800ac0c:	e7fd      	b.n	800ac0a <BusFault_Handler+0x4>

0800ac0e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ac0e:	b480      	push	{r7}
 800ac10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ac12:	bf00      	nop
 800ac14:	e7fd      	b.n	800ac12 <UsageFault_Handler+0x4>

0800ac16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ac16:	b480      	push	{r7}
 800ac18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ac1a:	bf00      	nop
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr

0800ac24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ac24:	b480      	push	{r7}
 800ac26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ac28:	bf00      	nop
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac30:	4770      	bx	lr

0800ac32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ac32:	b480      	push	{r7}
 800ac34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ac36:	bf00      	nop
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr

0800ac40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ac44:	f7f8 fdf4 	bl	8003830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ac48:	bf00      	nop
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800ac50:	4802      	ldr	r0, [pc, #8]	@ (800ac5c <DMA2D_IRQHandler+0x10>)
 800ac52:	f7f9 fa5a 	bl	800410a <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800ac56:	bf00      	nop
 800ac58:	bd80      	pop	{r7, pc}
 800ac5a:	bf00      	nop
 800ac5c:	2000801c 	.word	0x2000801c

0800ac60 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ac60:	b480      	push	{r7}
 800ac62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ac64:	4b15      	ldr	r3, [pc, #84]	@ (800acbc <SystemInit+0x5c>)
 800ac66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac6a:	4a14      	ldr	r2, [pc, #80]	@ (800acbc <SystemInit+0x5c>)
 800ac6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ac70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800ac74:	4b12      	ldr	r3, [pc, #72]	@ (800acc0 <SystemInit+0x60>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4a11      	ldr	r2, [pc, #68]	@ (800acc0 <SystemInit+0x60>)
 800ac7a:	f043 0301 	orr.w	r3, r3, #1
 800ac7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800ac80:	4b0f      	ldr	r3, [pc, #60]	@ (800acc0 <SystemInit+0x60>)
 800ac82:	2200      	movs	r2, #0
 800ac84:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800ac86:	4b0e      	ldr	r3, [pc, #56]	@ (800acc0 <SystemInit+0x60>)
 800ac88:	681a      	ldr	r2, [r3, #0]
 800ac8a:	490d      	ldr	r1, [pc, #52]	@ (800acc0 <SystemInit+0x60>)
 800ac8c:	4b0d      	ldr	r3, [pc, #52]	@ (800acc4 <SystemInit+0x64>)
 800ac8e:	4013      	ands	r3, r2
 800ac90:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800ac92:	4b0b      	ldr	r3, [pc, #44]	@ (800acc0 <SystemInit+0x60>)
 800ac94:	4a0c      	ldr	r2, [pc, #48]	@ (800acc8 <SystemInit+0x68>)
 800ac96:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800ac98:	4b09      	ldr	r3, [pc, #36]	@ (800acc0 <SystemInit+0x60>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	4a08      	ldr	r2, [pc, #32]	@ (800acc0 <SystemInit+0x60>)
 800ac9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aca2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800aca4:	4b06      	ldr	r3, [pc, #24]	@ (800acc0 <SystemInit+0x60>)
 800aca6:	2200      	movs	r2, #0
 800aca8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800acaa:	4b04      	ldr	r3, [pc, #16]	@ (800acbc <SystemInit+0x5c>)
 800acac:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800acb0:	609a      	str	r2, [r3, #8]
#endif
}
 800acb2:	bf00      	nop
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr
 800acbc:	e000ed00 	.word	0xe000ed00
 800acc0:	40023800 	.word	0x40023800
 800acc4:	fef6ffff 	.word	0xfef6ffff
 800acc8:	24003010 	.word	0x24003010

0800accc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800accc:	480d      	ldr	r0, [pc, #52]	@ (800ad04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800acce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800acd0:	f7ff ffc6 	bl	800ac60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800acd4:	480c      	ldr	r0, [pc, #48]	@ (800ad08 <LoopForever+0x6>)
  ldr r1, =_edata
 800acd6:	490d      	ldr	r1, [pc, #52]	@ (800ad0c <LoopForever+0xa>)
  ldr r2, =_sidata
 800acd8:	4a0d      	ldr	r2, [pc, #52]	@ (800ad10 <LoopForever+0xe>)
  movs r3, #0
 800acda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800acdc:	e002      	b.n	800ace4 <LoopCopyDataInit>

0800acde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800acde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ace0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ace2:	3304      	adds	r3, #4

0800ace4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ace4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ace6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ace8:	d3f9      	bcc.n	800acde <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800acea:	4a0a      	ldr	r2, [pc, #40]	@ (800ad14 <LoopForever+0x12>)
  ldr r4, =_ebss
 800acec:	4c0a      	ldr	r4, [pc, #40]	@ (800ad18 <LoopForever+0x16>)
  movs r3, #0
 800acee:	2300      	movs	r3, #0
  b LoopFillZerobss
 800acf0:	e001      	b.n	800acf6 <LoopFillZerobss>

0800acf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800acf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800acf4:	3204      	adds	r2, #4

0800acf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800acf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800acf8:	d3fb      	bcc.n	800acf2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800acfa:	f000 f819 	bl	800ad30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800acfe:	f7fe fa59 	bl	80091b4 <main>

0800ad02 <LoopForever>:

LoopForever:
  b LoopForever
 800ad02:	e7fe      	b.n	800ad02 <LoopForever>
  ldr   r0, =_estack
 800ad04:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800ad08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800ad0c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800ad10:	08010c30 	.word	0x08010c30
  ldr r2, =_sbss
 800ad14:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800ad18:	200084f4 	.word	0x200084f4

0800ad1c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800ad1c:	e7fe      	b.n	800ad1c <ADC_IRQHandler>

0800ad1e <memset>:
 800ad1e:	4402      	add	r2, r0
 800ad20:	4603      	mov	r3, r0
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d100      	bne.n	800ad28 <memset+0xa>
 800ad26:	4770      	bx	lr
 800ad28:	f803 1b01 	strb.w	r1, [r3], #1
 800ad2c:	e7f9      	b.n	800ad22 <memset+0x4>
	...

0800ad30 <__libc_init_array>:
 800ad30:	b570      	push	{r4, r5, r6, lr}
 800ad32:	4d0d      	ldr	r5, [pc, #52]	@ (800ad68 <__libc_init_array+0x38>)
 800ad34:	4c0d      	ldr	r4, [pc, #52]	@ (800ad6c <__libc_init_array+0x3c>)
 800ad36:	1b64      	subs	r4, r4, r5
 800ad38:	10a4      	asrs	r4, r4, #2
 800ad3a:	2600      	movs	r6, #0
 800ad3c:	42a6      	cmp	r6, r4
 800ad3e:	d109      	bne.n	800ad54 <__libc_init_array+0x24>
 800ad40:	4d0b      	ldr	r5, [pc, #44]	@ (800ad70 <__libc_init_array+0x40>)
 800ad42:	4c0c      	ldr	r4, [pc, #48]	@ (800ad74 <__libc_init_array+0x44>)
 800ad44:	f000 fd56 	bl	800b7f4 <_init>
 800ad48:	1b64      	subs	r4, r4, r5
 800ad4a:	10a4      	asrs	r4, r4, #2
 800ad4c:	2600      	movs	r6, #0
 800ad4e:	42a6      	cmp	r6, r4
 800ad50:	d105      	bne.n	800ad5e <__libc_init_array+0x2e>
 800ad52:	bd70      	pop	{r4, r5, r6, pc}
 800ad54:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad58:	4798      	blx	r3
 800ad5a:	3601      	adds	r6, #1
 800ad5c:	e7ee      	b.n	800ad3c <__libc_init_array+0xc>
 800ad5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad62:	4798      	blx	r3
 800ad64:	3601      	adds	r6, #1
 800ad66:	e7f2      	b.n	800ad4e <__libc_init_array+0x1e>
 800ad68:	08010c28 	.word	0x08010c28
 800ad6c:	08010c28 	.word	0x08010c28
 800ad70:	08010c28 	.word	0x08010c28
 800ad74:	08010c2c 	.word	0x08010c2c

0800ad78 <memcpy>:
 800ad78:	440a      	add	r2, r1
 800ad7a:	4291      	cmp	r1, r2
 800ad7c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad80:	d100      	bne.n	800ad84 <memcpy+0xc>
 800ad82:	4770      	bx	lr
 800ad84:	b510      	push	{r4, lr}
 800ad86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad8e:	4291      	cmp	r1, r2
 800ad90:	d1f9      	bne.n	800ad86 <memcpy+0xe>
 800ad92:	bd10      	pop	{r4, pc}

0800ad94 <sinf>:
 800ad94:	ee10 3a10 	vmov	r3, s0
 800ad98:	b507      	push	{r0, r1, r2, lr}
 800ad9a:	4a1f      	ldr	r2, [pc, #124]	@ (800ae18 <sinf+0x84>)
 800ad9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d807      	bhi.n	800adb4 <sinf+0x20>
 800ada4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800ae1c <sinf+0x88>
 800ada8:	2000      	movs	r0, #0
 800adaa:	b003      	add	sp, #12
 800adac:	f85d eb04 	ldr.w	lr, [sp], #4
 800adb0:	f000 b88e 	b.w	800aed0 <__kernel_sinf>
 800adb4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800adb8:	d304      	bcc.n	800adc4 <sinf+0x30>
 800adba:	ee30 0a40 	vsub.f32	s0, s0, s0
 800adbe:	b003      	add	sp, #12
 800adc0:	f85d fb04 	ldr.w	pc, [sp], #4
 800adc4:	4668      	mov	r0, sp
 800adc6:	f000 f8cb 	bl	800af60 <__ieee754_rem_pio2f>
 800adca:	f000 0003 	and.w	r0, r0, #3
 800adce:	2801      	cmp	r0, #1
 800add0:	d00a      	beq.n	800ade8 <sinf+0x54>
 800add2:	2802      	cmp	r0, #2
 800add4:	d00f      	beq.n	800adf6 <sinf+0x62>
 800add6:	b9c0      	cbnz	r0, 800ae0a <sinf+0x76>
 800add8:	eddd 0a01 	vldr	s1, [sp, #4]
 800addc:	ed9d 0a00 	vldr	s0, [sp]
 800ade0:	2001      	movs	r0, #1
 800ade2:	f000 f875 	bl	800aed0 <__kernel_sinf>
 800ade6:	e7ea      	b.n	800adbe <sinf+0x2a>
 800ade8:	eddd 0a01 	vldr	s1, [sp, #4]
 800adec:	ed9d 0a00 	vldr	s0, [sp]
 800adf0:	f000 f816 	bl	800ae20 <__kernel_cosf>
 800adf4:	e7e3      	b.n	800adbe <sinf+0x2a>
 800adf6:	eddd 0a01 	vldr	s1, [sp, #4]
 800adfa:	ed9d 0a00 	vldr	s0, [sp]
 800adfe:	2001      	movs	r0, #1
 800ae00:	f000 f866 	bl	800aed0 <__kernel_sinf>
 800ae04:	eeb1 0a40 	vneg.f32	s0, s0
 800ae08:	e7d9      	b.n	800adbe <sinf+0x2a>
 800ae0a:	eddd 0a01 	vldr	s1, [sp, #4]
 800ae0e:	ed9d 0a00 	vldr	s0, [sp]
 800ae12:	f000 f805 	bl	800ae20 <__kernel_cosf>
 800ae16:	e7f5      	b.n	800ae04 <sinf+0x70>
 800ae18:	3f490fd8 	.word	0x3f490fd8
 800ae1c:	00000000 	.word	0x00000000

0800ae20 <__kernel_cosf>:
 800ae20:	ee10 3a10 	vmov	r3, s0
 800ae24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae28:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ae2c:	eef0 6a40 	vmov.f32	s13, s0
 800ae30:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ae34:	d204      	bcs.n	800ae40 <__kernel_cosf+0x20>
 800ae36:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800ae3a:	ee17 2a90 	vmov	r2, s15
 800ae3e:	b342      	cbz	r2, 800ae92 <__kernel_cosf+0x72>
 800ae40:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ae44:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800aeb0 <__kernel_cosf+0x90>
 800ae48:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800aeb4 <__kernel_cosf+0x94>
 800ae4c:	4a1a      	ldr	r2, [pc, #104]	@ (800aeb8 <__kernel_cosf+0x98>)
 800ae4e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ae52:	4293      	cmp	r3, r2
 800ae54:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800aebc <__kernel_cosf+0x9c>
 800ae58:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ae5c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800aec0 <__kernel_cosf+0xa0>
 800ae60:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ae64:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800aec4 <__kernel_cosf+0xa4>
 800ae68:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ae6c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800aec8 <__kernel_cosf+0xa8>
 800ae70:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ae74:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ae78:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ae7c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ae80:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ae84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae88:	d804      	bhi.n	800ae94 <__kernel_cosf+0x74>
 800ae8a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ae8e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ae92:	4770      	bx	lr
 800ae94:	4a0d      	ldr	r2, [pc, #52]	@ (800aecc <__kernel_cosf+0xac>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	bf9a      	itte	ls
 800ae9a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ae9e:	ee07 3a10 	vmovls	s14, r3
 800aea2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800aea6:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aeaa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aeae:	e7ec      	b.n	800ae8a <__kernel_cosf+0x6a>
 800aeb0:	ad47d74e 	.word	0xad47d74e
 800aeb4:	310f74f6 	.word	0x310f74f6
 800aeb8:	3e999999 	.word	0x3e999999
 800aebc:	b493f27c 	.word	0xb493f27c
 800aec0:	37d00d01 	.word	0x37d00d01
 800aec4:	bab60b61 	.word	0xbab60b61
 800aec8:	3d2aaaab 	.word	0x3d2aaaab
 800aecc:	3f480000 	.word	0x3f480000

0800aed0 <__kernel_sinf>:
 800aed0:	ee10 3a10 	vmov	r3, s0
 800aed4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aed8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800aedc:	d204      	bcs.n	800aee8 <__kernel_sinf+0x18>
 800aede:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800aee2:	ee17 3a90 	vmov	r3, s15
 800aee6:	b35b      	cbz	r3, 800af40 <__kernel_sinf+0x70>
 800aee8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800aeec:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800af44 <__kernel_sinf+0x74>
 800aef0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800af48 <__kernel_sinf+0x78>
 800aef4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aef8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800af4c <__kernel_sinf+0x7c>
 800aefc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800af00:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800af50 <__kernel_sinf+0x80>
 800af04:	eea7 6a87 	vfma.f32	s12, s15, s14
 800af08:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800af54 <__kernel_sinf+0x84>
 800af0c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800af10:	eee6 7a07 	vfma.f32	s15, s12, s14
 800af14:	b930      	cbnz	r0, 800af24 <__kernel_sinf+0x54>
 800af16:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800af58 <__kernel_sinf+0x88>
 800af1a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800af1e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800af22:	4770      	bx	lr
 800af24:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800af28:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800af2c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800af30:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800af34:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800af5c <__kernel_sinf+0x8c>
 800af38:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800af3c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800af40:	4770      	bx	lr
 800af42:	bf00      	nop
 800af44:	2f2ec9d3 	.word	0x2f2ec9d3
 800af48:	b2d72f34 	.word	0xb2d72f34
 800af4c:	3638ef1b 	.word	0x3638ef1b
 800af50:	b9500d01 	.word	0xb9500d01
 800af54:	3c088889 	.word	0x3c088889
 800af58:	be2aaaab 	.word	0xbe2aaaab
 800af5c:	3e2aaaab 	.word	0x3e2aaaab

0800af60 <__ieee754_rem_pio2f>:
 800af60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af62:	ee10 6a10 	vmov	r6, s0
 800af66:	4b88      	ldr	r3, [pc, #544]	@ (800b188 <__ieee754_rem_pio2f+0x228>)
 800af68:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800af6c:	429d      	cmp	r5, r3
 800af6e:	b087      	sub	sp, #28
 800af70:	4604      	mov	r4, r0
 800af72:	d805      	bhi.n	800af80 <__ieee754_rem_pio2f+0x20>
 800af74:	2300      	movs	r3, #0
 800af76:	ed80 0a00 	vstr	s0, [r0]
 800af7a:	6043      	str	r3, [r0, #4]
 800af7c:	2000      	movs	r0, #0
 800af7e:	e022      	b.n	800afc6 <__ieee754_rem_pio2f+0x66>
 800af80:	4b82      	ldr	r3, [pc, #520]	@ (800b18c <__ieee754_rem_pio2f+0x22c>)
 800af82:	429d      	cmp	r5, r3
 800af84:	d83a      	bhi.n	800affc <__ieee754_rem_pio2f+0x9c>
 800af86:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800af8a:	2e00      	cmp	r6, #0
 800af8c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800b190 <__ieee754_rem_pio2f+0x230>
 800af90:	4a80      	ldr	r2, [pc, #512]	@ (800b194 <__ieee754_rem_pio2f+0x234>)
 800af92:	f023 030f 	bic.w	r3, r3, #15
 800af96:	dd18      	ble.n	800afca <__ieee754_rem_pio2f+0x6a>
 800af98:	4293      	cmp	r3, r2
 800af9a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800af9e:	bf09      	itett	eq
 800afa0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800b198 <__ieee754_rem_pio2f+0x238>
 800afa4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800b19c <__ieee754_rem_pio2f+0x23c>
 800afa8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800b1a0 <__ieee754_rem_pio2f+0x240>
 800afac:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800afb0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800afb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800afb8:	ed80 7a00 	vstr	s14, [r0]
 800afbc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800afc0:	edc0 7a01 	vstr	s15, [r0, #4]
 800afc4:	2001      	movs	r0, #1
 800afc6:	b007      	add	sp, #28
 800afc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afca:	4293      	cmp	r3, r2
 800afcc:	ee70 7a07 	vadd.f32	s15, s0, s14
 800afd0:	bf09      	itett	eq
 800afd2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800b198 <__ieee754_rem_pio2f+0x238>
 800afd6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800b19c <__ieee754_rem_pio2f+0x23c>
 800afda:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800b1a0 <__ieee754_rem_pio2f+0x240>
 800afde:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800afe2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800afe6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800afea:	ed80 7a00 	vstr	s14, [r0]
 800afee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aff2:	edc0 7a01 	vstr	s15, [r0, #4]
 800aff6:	f04f 30ff 	mov.w	r0, #4294967295
 800affa:	e7e4      	b.n	800afc6 <__ieee754_rem_pio2f+0x66>
 800affc:	4b69      	ldr	r3, [pc, #420]	@ (800b1a4 <__ieee754_rem_pio2f+0x244>)
 800affe:	429d      	cmp	r5, r3
 800b000:	d873      	bhi.n	800b0ea <__ieee754_rem_pio2f+0x18a>
 800b002:	f000 f8dd 	bl	800b1c0 <fabsf>
 800b006:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800b1a8 <__ieee754_rem_pio2f+0x248>
 800b00a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b00e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b012:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b016:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b01a:	ee17 0a90 	vmov	r0, s15
 800b01e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b190 <__ieee754_rem_pio2f+0x230>
 800b022:	eea7 0a67 	vfms.f32	s0, s14, s15
 800b026:	281f      	cmp	r0, #31
 800b028:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b19c <__ieee754_rem_pio2f+0x23c>
 800b02c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b030:	eeb1 6a47 	vneg.f32	s12, s14
 800b034:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b038:	ee16 1a90 	vmov	r1, s13
 800b03c:	dc09      	bgt.n	800b052 <__ieee754_rem_pio2f+0xf2>
 800b03e:	4a5b      	ldr	r2, [pc, #364]	@ (800b1ac <__ieee754_rem_pio2f+0x24c>)
 800b040:	1e47      	subs	r7, r0, #1
 800b042:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b046:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800b04a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b04e:	4293      	cmp	r3, r2
 800b050:	d107      	bne.n	800b062 <__ieee754_rem_pio2f+0x102>
 800b052:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800b056:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800b05a:	2a08      	cmp	r2, #8
 800b05c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800b060:	dc14      	bgt.n	800b08c <__ieee754_rem_pio2f+0x12c>
 800b062:	6021      	str	r1, [r4, #0]
 800b064:	ed94 7a00 	vldr	s14, [r4]
 800b068:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b06c:	2e00      	cmp	r6, #0
 800b06e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b072:	ed84 0a01 	vstr	s0, [r4, #4]
 800b076:	daa6      	bge.n	800afc6 <__ieee754_rem_pio2f+0x66>
 800b078:	eeb1 7a47 	vneg.f32	s14, s14
 800b07c:	eeb1 0a40 	vneg.f32	s0, s0
 800b080:	ed84 7a00 	vstr	s14, [r4]
 800b084:	ed84 0a01 	vstr	s0, [r4, #4]
 800b088:	4240      	negs	r0, r0
 800b08a:	e79c      	b.n	800afc6 <__ieee754_rem_pio2f+0x66>
 800b08c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800b198 <__ieee754_rem_pio2f+0x238>
 800b090:	eef0 6a40 	vmov.f32	s13, s0
 800b094:	eee6 6a25 	vfma.f32	s13, s12, s11
 800b098:	ee70 7a66 	vsub.f32	s15, s0, s13
 800b09c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b0a0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b1a0 <__ieee754_rem_pio2f+0x240>
 800b0a4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800b0a8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800b0ac:	ee15 2a90 	vmov	r2, s11
 800b0b0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b0b4:	1a5b      	subs	r3, r3, r1
 800b0b6:	2b19      	cmp	r3, #25
 800b0b8:	dc04      	bgt.n	800b0c4 <__ieee754_rem_pio2f+0x164>
 800b0ba:	edc4 5a00 	vstr	s11, [r4]
 800b0be:	eeb0 0a66 	vmov.f32	s0, s13
 800b0c2:	e7cf      	b.n	800b064 <__ieee754_rem_pio2f+0x104>
 800b0c4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800b1b0 <__ieee754_rem_pio2f+0x250>
 800b0c8:	eeb0 0a66 	vmov.f32	s0, s13
 800b0cc:	eea6 0a25 	vfma.f32	s0, s12, s11
 800b0d0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b0d4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800b1b4 <__ieee754_rem_pio2f+0x254>
 800b0d8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b0dc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800b0e0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b0e4:	ed84 7a00 	vstr	s14, [r4]
 800b0e8:	e7bc      	b.n	800b064 <__ieee754_rem_pio2f+0x104>
 800b0ea:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800b0ee:	d306      	bcc.n	800b0fe <__ieee754_rem_pio2f+0x19e>
 800b0f0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b0f4:	edc0 7a01 	vstr	s15, [r0, #4]
 800b0f8:	edc0 7a00 	vstr	s15, [r0]
 800b0fc:	e73e      	b.n	800af7c <__ieee754_rem_pio2f+0x1c>
 800b0fe:	15ea      	asrs	r2, r5, #23
 800b100:	3a86      	subs	r2, #134	@ 0x86
 800b102:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800b106:	ee07 3a90 	vmov	s15, r3
 800b10a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b10e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800b1b8 <__ieee754_rem_pio2f+0x258>
 800b112:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b116:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b11a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b11e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b122:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b126:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b12a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b12e:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b132:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b136:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b13e:	edcd 7a05 	vstr	s15, [sp, #20]
 800b142:	d11e      	bne.n	800b182 <__ieee754_rem_pio2f+0x222>
 800b144:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b14c:	bf0c      	ite	eq
 800b14e:	2301      	moveq	r3, #1
 800b150:	2302      	movne	r3, #2
 800b152:	491a      	ldr	r1, [pc, #104]	@ (800b1bc <__ieee754_rem_pio2f+0x25c>)
 800b154:	9101      	str	r1, [sp, #4]
 800b156:	2102      	movs	r1, #2
 800b158:	9100      	str	r1, [sp, #0]
 800b15a:	a803      	add	r0, sp, #12
 800b15c:	4621      	mov	r1, r4
 800b15e:	f000 f837 	bl	800b1d0 <__kernel_rem_pio2f>
 800b162:	2e00      	cmp	r6, #0
 800b164:	f6bf af2f 	bge.w	800afc6 <__ieee754_rem_pio2f+0x66>
 800b168:	edd4 7a00 	vldr	s15, [r4]
 800b16c:	eef1 7a67 	vneg.f32	s15, s15
 800b170:	edc4 7a00 	vstr	s15, [r4]
 800b174:	edd4 7a01 	vldr	s15, [r4, #4]
 800b178:	eef1 7a67 	vneg.f32	s15, s15
 800b17c:	edc4 7a01 	vstr	s15, [r4, #4]
 800b180:	e782      	b.n	800b088 <__ieee754_rem_pio2f+0x128>
 800b182:	2303      	movs	r3, #3
 800b184:	e7e5      	b.n	800b152 <__ieee754_rem_pio2f+0x1f2>
 800b186:	bf00      	nop
 800b188:	3f490fd8 	.word	0x3f490fd8
 800b18c:	4016cbe3 	.word	0x4016cbe3
 800b190:	3fc90f80 	.word	0x3fc90f80
 800b194:	3fc90fd0 	.word	0x3fc90fd0
 800b198:	37354400 	.word	0x37354400
 800b19c:	37354443 	.word	0x37354443
 800b1a0:	2e85a308 	.word	0x2e85a308
 800b1a4:	43490f80 	.word	0x43490f80
 800b1a8:	3f22f984 	.word	0x3f22f984
 800b1ac:	08010850 	.word	0x08010850
 800b1b0:	2e85a300 	.word	0x2e85a300
 800b1b4:	248d3132 	.word	0x248d3132
 800b1b8:	43800000 	.word	0x43800000
 800b1bc:	080108d0 	.word	0x080108d0

0800b1c0 <fabsf>:
 800b1c0:	ee10 3a10 	vmov	r3, s0
 800b1c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b1c8:	ee00 3a10 	vmov	s0, r3
 800b1cc:	4770      	bx	lr
	...

0800b1d0 <__kernel_rem_pio2f>:
 800b1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1d4:	ed2d 8b04 	vpush	{d8-d9}
 800b1d8:	b0d9      	sub	sp, #356	@ 0x164
 800b1da:	4690      	mov	r8, r2
 800b1dc:	9001      	str	r0, [sp, #4]
 800b1de:	4ab6      	ldr	r2, [pc, #728]	@ (800b4b8 <__kernel_rem_pio2f+0x2e8>)
 800b1e0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800b1e2:	f118 0f04 	cmn.w	r8, #4
 800b1e6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800b1ea:	460f      	mov	r7, r1
 800b1ec:	f103 3bff 	add.w	fp, r3, #4294967295
 800b1f0:	db26      	blt.n	800b240 <__kernel_rem_pio2f+0x70>
 800b1f2:	f1b8 0203 	subs.w	r2, r8, #3
 800b1f6:	bf48      	it	mi
 800b1f8:	f108 0204 	addmi.w	r2, r8, #4
 800b1fc:	10d2      	asrs	r2, r2, #3
 800b1fe:	1c55      	adds	r5, r2, #1
 800b200:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b202:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800b4c8 <__kernel_rem_pio2f+0x2f8>
 800b206:	00e8      	lsls	r0, r5, #3
 800b208:	eba2 060b 	sub.w	r6, r2, fp
 800b20c:	9002      	str	r0, [sp, #8]
 800b20e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800b212:	eb0a 0c0b 	add.w	ip, sl, fp
 800b216:	ac1c      	add	r4, sp, #112	@ 0x70
 800b218:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800b21c:	2000      	movs	r0, #0
 800b21e:	4560      	cmp	r0, ip
 800b220:	dd10      	ble.n	800b244 <__kernel_rem_pio2f+0x74>
 800b222:	a91c      	add	r1, sp, #112	@ 0x70
 800b224:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800b228:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800b22c:	2600      	movs	r6, #0
 800b22e:	4556      	cmp	r6, sl
 800b230:	dc24      	bgt.n	800b27c <__kernel_rem_pio2f+0xac>
 800b232:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b236:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800b4c8 <__kernel_rem_pio2f+0x2f8>
 800b23a:	4684      	mov	ip, r0
 800b23c:	2400      	movs	r4, #0
 800b23e:	e016      	b.n	800b26e <__kernel_rem_pio2f+0x9e>
 800b240:	2200      	movs	r2, #0
 800b242:	e7dc      	b.n	800b1fe <__kernel_rem_pio2f+0x2e>
 800b244:	42c6      	cmn	r6, r0
 800b246:	bf5d      	ittte	pl
 800b248:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800b24c:	ee07 1a90 	vmovpl	s15, r1
 800b250:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b254:	eef0 7a47 	vmovmi.f32	s15, s14
 800b258:	ece4 7a01 	vstmia	r4!, {s15}
 800b25c:	3001      	adds	r0, #1
 800b25e:	e7de      	b.n	800b21e <__kernel_rem_pio2f+0x4e>
 800b260:	ecfe 6a01 	vldmia	lr!, {s13}
 800b264:	ed3c 7a01 	vldmdb	ip!, {s14}
 800b268:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b26c:	3401      	adds	r4, #1
 800b26e:	455c      	cmp	r4, fp
 800b270:	ddf6      	ble.n	800b260 <__kernel_rem_pio2f+0x90>
 800b272:	ece9 7a01 	vstmia	r9!, {s15}
 800b276:	3601      	adds	r6, #1
 800b278:	3004      	adds	r0, #4
 800b27a:	e7d8      	b.n	800b22e <__kernel_rem_pio2f+0x5e>
 800b27c:	a908      	add	r1, sp, #32
 800b27e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b282:	9104      	str	r1, [sp, #16]
 800b284:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b286:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800b4c4 <__kernel_rem_pio2f+0x2f4>
 800b28a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800b4c0 <__kernel_rem_pio2f+0x2f0>
 800b28e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b292:	9203      	str	r2, [sp, #12]
 800b294:	4654      	mov	r4, sl
 800b296:	00a2      	lsls	r2, r4, #2
 800b298:	9205      	str	r2, [sp, #20]
 800b29a:	aa58      	add	r2, sp, #352	@ 0x160
 800b29c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800b2a0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800b2a4:	a944      	add	r1, sp, #272	@ 0x110
 800b2a6:	aa08      	add	r2, sp, #32
 800b2a8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800b2ac:	4694      	mov	ip, r2
 800b2ae:	4626      	mov	r6, r4
 800b2b0:	2e00      	cmp	r6, #0
 800b2b2:	dc4c      	bgt.n	800b34e <__kernel_rem_pio2f+0x17e>
 800b2b4:	4628      	mov	r0, r5
 800b2b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b2ba:	f000 f9f1 	bl	800b6a0 <scalbnf>
 800b2be:	eeb0 8a40 	vmov.f32	s16, s0
 800b2c2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800b2c6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b2ca:	f000 fa4f 	bl	800b76c <floorf>
 800b2ce:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800b2d2:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b2d6:	2d00      	cmp	r5, #0
 800b2d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2dc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b2e0:	ee17 9a90 	vmov	r9, s15
 800b2e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b2e8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b2ec:	dd41      	ble.n	800b372 <__kernel_rem_pio2f+0x1a2>
 800b2ee:	f104 3cff 	add.w	ip, r4, #4294967295
 800b2f2:	a908      	add	r1, sp, #32
 800b2f4:	f1c5 0e08 	rsb	lr, r5, #8
 800b2f8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800b2fc:	fa46 f00e 	asr.w	r0, r6, lr
 800b300:	4481      	add	r9, r0
 800b302:	fa00 f00e 	lsl.w	r0, r0, lr
 800b306:	1a36      	subs	r6, r6, r0
 800b308:	f1c5 0007 	rsb	r0, r5, #7
 800b30c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800b310:	4106      	asrs	r6, r0
 800b312:	2e00      	cmp	r6, #0
 800b314:	dd3c      	ble.n	800b390 <__kernel_rem_pio2f+0x1c0>
 800b316:	f04f 0e00 	mov.w	lr, #0
 800b31a:	f109 0901 	add.w	r9, r9, #1
 800b31e:	4670      	mov	r0, lr
 800b320:	4574      	cmp	r4, lr
 800b322:	dc68      	bgt.n	800b3f6 <__kernel_rem_pio2f+0x226>
 800b324:	2d00      	cmp	r5, #0
 800b326:	dd03      	ble.n	800b330 <__kernel_rem_pio2f+0x160>
 800b328:	2d01      	cmp	r5, #1
 800b32a:	d074      	beq.n	800b416 <__kernel_rem_pio2f+0x246>
 800b32c:	2d02      	cmp	r5, #2
 800b32e:	d07d      	beq.n	800b42c <__kernel_rem_pio2f+0x25c>
 800b330:	2e02      	cmp	r6, #2
 800b332:	d12d      	bne.n	800b390 <__kernel_rem_pio2f+0x1c0>
 800b334:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b338:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b33c:	b340      	cbz	r0, 800b390 <__kernel_rem_pio2f+0x1c0>
 800b33e:	4628      	mov	r0, r5
 800b340:	9306      	str	r3, [sp, #24]
 800b342:	f000 f9ad 	bl	800b6a0 <scalbnf>
 800b346:	9b06      	ldr	r3, [sp, #24]
 800b348:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b34c:	e020      	b.n	800b390 <__kernel_rem_pio2f+0x1c0>
 800b34e:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b352:	3e01      	subs	r6, #1
 800b354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b35c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b360:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b364:	ecac 0a01 	vstmia	ip!, {s0}
 800b368:	ed30 0a01 	vldmdb	r0!, {s0}
 800b36c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b370:	e79e      	b.n	800b2b0 <__kernel_rem_pio2f+0xe0>
 800b372:	d105      	bne.n	800b380 <__kernel_rem_pio2f+0x1b0>
 800b374:	1e60      	subs	r0, r4, #1
 800b376:	a908      	add	r1, sp, #32
 800b378:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800b37c:	11f6      	asrs	r6, r6, #7
 800b37e:	e7c8      	b.n	800b312 <__kernel_rem_pio2f+0x142>
 800b380:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b384:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b38c:	da31      	bge.n	800b3f2 <__kernel_rem_pio2f+0x222>
 800b38e:	2600      	movs	r6, #0
 800b390:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b398:	f040 8098 	bne.w	800b4cc <__kernel_rem_pio2f+0x2fc>
 800b39c:	1e60      	subs	r0, r4, #1
 800b39e:	2200      	movs	r2, #0
 800b3a0:	4550      	cmp	r0, sl
 800b3a2:	da4b      	bge.n	800b43c <__kernel_rem_pio2f+0x26c>
 800b3a4:	2a00      	cmp	r2, #0
 800b3a6:	d065      	beq.n	800b474 <__kernel_rem_pio2f+0x2a4>
 800b3a8:	3c01      	subs	r4, #1
 800b3aa:	ab08      	add	r3, sp, #32
 800b3ac:	3d08      	subs	r5, #8
 800b3ae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d0f8      	beq.n	800b3a8 <__kernel_rem_pio2f+0x1d8>
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b3bc:	f000 f970 	bl	800b6a0 <scalbnf>
 800b3c0:	1c63      	adds	r3, r4, #1
 800b3c2:	aa44      	add	r2, sp, #272	@ 0x110
 800b3c4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800b4c4 <__kernel_rem_pio2f+0x2f4>
 800b3c8:	0099      	lsls	r1, r3, #2
 800b3ca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b3ce:	4623      	mov	r3, r4
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	f280 80a9 	bge.w	800b528 <__kernel_rem_pio2f+0x358>
 800b3d6:	4623      	mov	r3, r4
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	f2c0 80c7 	blt.w	800b56c <__kernel_rem_pio2f+0x39c>
 800b3de:	aa44      	add	r2, sp, #272	@ 0x110
 800b3e0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800b3e4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800b4bc <__kernel_rem_pio2f+0x2ec>
 800b3e8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800b4c8 <__kernel_rem_pio2f+0x2f8>
 800b3ec:	2000      	movs	r0, #0
 800b3ee:	1ae2      	subs	r2, r4, r3
 800b3f0:	e0b1      	b.n	800b556 <__kernel_rem_pio2f+0x386>
 800b3f2:	2602      	movs	r6, #2
 800b3f4:	e78f      	b.n	800b316 <__kernel_rem_pio2f+0x146>
 800b3f6:	f852 1b04 	ldr.w	r1, [r2], #4
 800b3fa:	b948      	cbnz	r0, 800b410 <__kernel_rem_pio2f+0x240>
 800b3fc:	b121      	cbz	r1, 800b408 <__kernel_rem_pio2f+0x238>
 800b3fe:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800b402:	f842 1c04 	str.w	r1, [r2, #-4]
 800b406:	2101      	movs	r1, #1
 800b408:	f10e 0e01 	add.w	lr, lr, #1
 800b40c:	4608      	mov	r0, r1
 800b40e:	e787      	b.n	800b320 <__kernel_rem_pio2f+0x150>
 800b410:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800b414:	e7f5      	b.n	800b402 <__kernel_rem_pio2f+0x232>
 800b416:	f104 3cff 	add.w	ip, r4, #4294967295
 800b41a:	aa08      	add	r2, sp, #32
 800b41c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b420:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b424:	a908      	add	r1, sp, #32
 800b426:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800b42a:	e781      	b.n	800b330 <__kernel_rem_pio2f+0x160>
 800b42c:	f104 3cff 	add.w	ip, r4, #4294967295
 800b430:	aa08      	add	r2, sp, #32
 800b432:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b436:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800b43a:	e7f3      	b.n	800b424 <__kernel_rem_pio2f+0x254>
 800b43c:	a908      	add	r1, sp, #32
 800b43e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b442:	3801      	subs	r0, #1
 800b444:	430a      	orrs	r2, r1
 800b446:	e7ab      	b.n	800b3a0 <__kernel_rem_pio2f+0x1d0>
 800b448:	3201      	adds	r2, #1
 800b44a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800b44e:	2e00      	cmp	r6, #0
 800b450:	d0fa      	beq.n	800b448 <__kernel_rem_pio2f+0x278>
 800b452:	9905      	ldr	r1, [sp, #20]
 800b454:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800b458:	eb0d 0001 	add.w	r0, sp, r1
 800b45c:	18e6      	adds	r6, r4, r3
 800b45e:	a91c      	add	r1, sp, #112	@ 0x70
 800b460:	f104 0c01 	add.w	ip, r4, #1
 800b464:	384c      	subs	r0, #76	@ 0x4c
 800b466:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800b46a:	4422      	add	r2, r4
 800b46c:	4562      	cmp	r2, ip
 800b46e:	da04      	bge.n	800b47a <__kernel_rem_pio2f+0x2aa>
 800b470:	4614      	mov	r4, r2
 800b472:	e710      	b.n	800b296 <__kernel_rem_pio2f+0xc6>
 800b474:	9804      	ldr	r0, [sp, #16]
 800b476:	2201      	movs	r2, #1
 800b478:	e7e7      	b.n	800b44a <__kernel_rem_pio2f+0x27a>
 800b47a:	9903      	ldr	r1, [sp, #12]
 800b47c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b480:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800b484:	9105      	str	r1, [sp, #20]
 800b486:	ee07 1a90 	vmov	s15, r1
 800b48a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b48e:	2400      	movs	r4, #0
 800b490:	ece6 7a01 	vstmia	r6!, {s15}
 800b494:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800b4c8 <__kernel_rem_pio2f+0x2f8>
 800b498:	46b1      	mov	r9, r6
 800b49a:	455c      	cmp	r4, fp
 800b49c:	dd04      	ble.n	800b4a8 <__kernel_rem_pio2f+0x2d8>
 800b49e:	ece0 7a01 	vstmia	r0!, {s15}
 800b4a2:	f10c 0c01 	add.w	ip, ip, #1
 800b4a6:	e7e1      	b.n	800b46c <__kernel_rem_pio2f+0x29c>
 800b4a8:	ecfe 6a01 	vldmia	lr!, {s13}
 800b4ac:	ed39 7a01 	vldmdb	r9!, {s14}
 800b4b0:	3401      	adds	r4, #1
 800b4b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b4b6:	e7f0      	b.n	800b49a <__kernel_rem_pio2f+0x2ca>
 800b4b8:	08010c14 	.word	0x08010c14
 800b4bc:	08010be8 	.word	0x08010be8
 800b4c0:	43800000 	.word	0x43800000
 800b4c4:	3b800000 	.word	0x3b800000
 800b4c8:	00000000 	.word	0x00000000
 800b4cc:	9b02      	ldr	r3, [sp, #8]
 800b4ce:	eeb0 0a48 	vmov.f32	s0, s16
 800b4d2:	eba3 0008 	sub.w	r0, r3, r8
 800b4d6:	f000 f8e3 	bl	800b6a0 <scalbnf>
 800b4da:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800b4c0 <__kernel_rem_pio2f+0x2f0>
 800b4de:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4e6:	db19      	blt.n	800b51c <__kernel_rem_pio2f+0x34c>
 800b4e8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800b4c4 <__kernel_rem_pio2f+0x2f4>
 800b4ec:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b4f0:	aa08      	add	r2, sp, #32
 800b4f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b4f6:	3508      	adds	r5, #8
 800b4f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b4fc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b500:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b504:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b508:	ee10 3a10 	vmov	r3, s0
 800b50c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b510:	ee17 3a90 	vmov	r3, s15
 800b514:	3401      	adds	r4, #1
 800b516:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b51a:	e74c      	b.n	800b3b6 <__kernel_rem_pio2f+0x1e6>
 800b51c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b520:	aa08      	add	r2, sp, #32
 800b522:	ee10 3a10 	vmov	r3, s0
 800b526:	e7f6      	b.n	800b516 <__kernel_rem_pio2f+0x346>
 800b528:	a808      	add	r0, sp, #32
 800b52a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800b52e:	9001      	str	r0, [sp, #4]
 800b530:	ee07 0a90 	vmov	s15, r0
 800b534:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b538:	3b01      	subs	r3, #1
 800b53a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b53e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b542:	ed62 7a01 	vstmdb	r2!, {s15}
 800b546:	e743      	b.n	800b3d0 <__kernel_rem_pio2f+0x200>
 800b548:	ecfc 6a01 	vldmia	ip!, {s13}
 800b54c:	ecb5 7a01 	vldmia	r5!, {s14}
 800b550:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b554:	3001      	adds	r0, #1
 800b556:	4550      	cmp	r0, sl
 800b558:	dc01      	bgt.n	800b55e <__kernel_rem_pio2f+0x38e>
 800b55a:	4290      	cmp	r0, r2
 800b55c:	ddf4      	ble.n	800b548 <__kernel_rem_pio2f+0x378>
 800b55e:	a858      	add	r0, sp, #352	@ 0x160
 800b560:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b564:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800b568:	3b01      	subs	r3, #1
 800b56a:	e735      	b.n	800b3d8 <__kernel_rem_pio2f+0x208>
 800b56c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b56e:	2b02      	cmp	r3, #2
 800b570:	dc09      	bgt.n	800b586 <__kernel_rem_pio2f+0x3b6>
 800b572:	2b00      	cmp	r3, #0
 800b574:	dc27      	bgt.n	800b5c6 <__kernel_rem_pio2f+0x3f6>
 800b576:	d040      	beq.n	800b5fa <__kernel_rem_pio2f+0x42a>
 800b578:	f009 0007 	and.w	r0, r9, #7
 800b57c:	b059      	add	sp, #356	@ 0x164
 800b57e:	ecbd 8b04 	vpop	{d8-d9}
 800b582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b586:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b588:	2b03      	cmp	r3, #3
 800b58a:	d1f5      	bne.n	800b578 <__kernel_rem_pio2f+0x3a8>
 800b58c:	aa30      	add	r2, sp, #192	@ 0xc0
 800b58e:	1f0b      	subs	r3, r1, #4
 800b590:	4413      	add	r3, r2
 800b592:	461a      	mov	r2, r3
 800b594:	4620      	mov	r0, r4
 800b596:	2800      	cmp	r0, #0
 800b598:	dc50      	bgt.n	800b63c <__kernel_rem_pio2f+0x46c>
 800b59a:	4622      	mov	r2, r4
 800b59c:	2a01      	cmp	r2, #1
 800b59e:	dc5d      	bgt.n	800b65c <__kernel_rem_pio2f+0x48c>
 800b5a0:	ab30      	add	r3, sp, #192	@ 0xc0
 800b5a2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800b4c8 <__kernel_rem_pio2f+0x2f8>
 800b5a6:	440b      	add	r3, r1
 800b5a8:	2c01      	cmp	r4, #1
 800b5aa:	dc67      	bgt.n	800b67c <__kernel_rem_pio2f+0x4ac>
 800b5ac:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800b5b0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800b5b4:	2e00      	cmp	r6, #0
 800b5b6:	d167      	bne.n	800b688 <__kernel_rem_pio2f+0x4b8>
 800b5b8:	edc7 6a00 	vstr	s13, [r7]
 800b5bc:	ed87 7a01 	vstr	s14, [r7, #4]
 800b5c0:	edc7 7a02 	vstr	s15, [r7, #8]
 800b5c4:	e7d8      	b.n	800b578 <__kernel_rem_pio2f+0x3a8>
 800b5c6:	ab30      	add	r3, sp, #192	@ 0xc0
 800b5c8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800b4c8 <__kernel_rem_pio2f+0x2f8>
 800b5cc:	440b      	add	r3, r1
 800b5ce:	4622      	mov	r2, r4
 800b5d0:	2a00      	cmp	r2, #0
 800b5d2:	da24      	bge.n	800b61e <__kernel_rem_pio2f+0x44e>
 800b5d4:	b34e      	cbz	r6, 800b62a <__kernel_rem_pio2f+0x45a>
 800b5d6:	eef1 7a47 	vneg.f32	s15, s14
 800b5da:	edc7 7a00 	vstr	s15, [r7]
 800b5de:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800b5e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b5e6:	aa31      	add	r2, sp, #196	@ 0xc4
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	429c      	cmp	r4, r3
 800b5ec:	da20      	bge.n	800b630 <__kernel_rem_pio2f+0x460>
 800b5ee:	b10e      	cbz	r6, 800b5f4 <__kernel_rem_pio2f+0x424>
 800b5f0:	eef1 7a67 	vneg.f32	s15, s15
 800b5f4:	edc7 7a01 	vstr	s15, [r7, #4]
 800b5f8:	e7be      	b.n	800b578 <__kernel_rem_pio2f+0x3a8>
 800b5fa:	ab30      	add	r3, sp, #192	@ 0xc0
 800b5fc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800b4c8 <__kernel_rem_pio2f+0x2f8>
 800b600:	440b      	add	r3, r1
 800b602:	2c00      	cmp	r4, #0
 800b604:	da05      	bge.n	800b612 <__kernel_rem_pio2f+0x442>
 800b606:	b10e      	cbz	r6, 800b60c <__kernel_rem_pio2f+0x43c>
 800b608:	eef1 7a67 	vneg.f32	s15, s15
 800b60c:	edc7 7a00 	vstr	s15, [r7]
 800b610:	e7b2      	b.n	800b578 <__kernel_rem_pio2f+0x3a8>
 800b612:	ed33 7a01 	vldmdb	r3!, {s14}
 800b616:	3c01      	subs	r4, #1
 800b618:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b61c:	e7f1      	b.n	800b602 <__kernel_rem_pio2f+0x432>
 800b61e:	ed73 7a01 	vldmdb	r3!, {s15}
 800b622:	3a01      	subs	r2, #1
 800b624:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b628:	e7d2      	b.n	800b5d0 <__kernel_rem_pio2f+0x400>
 800b62a:	eef0 7a47 	vmov.f32	s15, s14
 800b62e:	e7d4      	b.n	800b5da <__kernel_rem_pio2f+0x40a>
 800b630:	ecb2 7a01 	vldmia	r2!, {s14}
 800b634:	3301      	adds	r3, #1
 800b636:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b63a:	e7d6      	b.n	800b5ea <__kernel_rem_pio2f+0x41a>
 800b63c:	ed72 7a01 	vldmdb	r2!, {s15}
 800b640:	edd2 6a01 	vldr	s13, [r2, #4]
 800b644:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b648:	3801      	subs	r0, #1
 800b64a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b64e:	ed82 7a00 	vstr	s14, [r2]
 800b652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b656:	edc2 7a01 	vstr	s15, [r2, #4]
 800b65a:	e79c      	b.n	800b596 <__kernel_rem_pio2f+0x3c6>
 800b65c:	ed73 7a01 	vldmdb	r3!, {s15}
 800b660:	edd3 6a01 	vldr	s13, [r3, #4]
 800b664:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b668:	3a01      	subs	r2, #1
 800b66a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b66e:	ed83 7a00 	vstr	s14, [r3]
 800b672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b676:	edc3 7a01 	vstr	s15, [r3, #4]
 800b67a:	e78f      	b.n	800b59c <__kernel_rem_pio2f+0x3cc>
 800b67c:	ed33 7a01 	vldmdb	r3!, {s14}
 800b680:	3c01      	subs	r4, #1
 800b682:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b686:	e78f      	b.n	800b5a8 <__kernel_rem_pio2f+0x3d8>
 800b688:	eef1 6a66 	vneg.f32	s13, s13
 800b68c:	eeb1 7a47 	vneg.f32	s14, s14
 800b690:	edc7 6a00 	vstr	s13, [r7]
 800b694:	ed87 7a01 	vstr	s14, [r7, #4]
 800b698:	eef1 7a67 	vneg.f32	s15, s15
 800b69c:	e790      	b.n	800b5c0 <__kernel_rem_pio2f+0x3f0>
 800b69e:	bf00      	nop

0800b6a0 <scalbnf>:
 800b6a0:	ee10 3a10 	vmov	r3, s0
 800b6a4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b6a8:	d02b      	beq.n	800b702 <scalbnf+0x62>
 800b6aa:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b6ae:	d302      	bcc.n	800b6b6 <scalbnf+0x16>
 800b6b0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b6b4:	4770      	bx	lr
 800b6b6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b6ba:	d123      	bne.n	800b704 <scalbnf+0x64>
 800b6bc:	4b24      	ldr	r3, [pc, #144]	@ (800b750 <scalbnf+0xb0>)
 800b6be:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b754 <scalbnf+0xb4>
 800b6c2:	4298      	cmp	r0, r3
 800b6c4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b6c8:	db17      	blt.n	800b6fa <scalbnf+0x5a>
 800b6ca:	ee10 3a10 	vmov	r3, s0
 800b6ce:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b6d2:	3a19      	subs	r2, #25
 800b6d4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b6d8:	4288      	cmp	r0, r1
 800b6da:	dd15      	ble.n	800b708 <scalbnf+0x68>
 800b6dc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b758 <scalbnf+0xb8>
 800b6e0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b75c <scalbnf+0xbc>
 800b6e4:	ee10 3a10 	vmov	r3, s0
 800b6e8:	eeb0 7a67 	vmov.f32	s14, s15
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	bfb8      	it	lt
 800b6f0:	eef0 7a66 	vmovlt.f32	s15, s13
 800b6f4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800b6f8:	4770      	bx	lr
 800b6fa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b760 <scalbnf+0xc0>
 800b6fe:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b702:	4770      	bx	lr
 800b704:	0dd2      	lsrs	r2, r2, #23
 800b706:	e7e5      	b.n	800b6d4 <scalbnf+0x34>
 800b708:	4410      	add	r0, r2
 800b70a:	28fe      	cmp	r0, #254	@ 0xfe
 800b70c:	dce6      	bgt.n	800b6dc <scalbnf+0x3c>
 800b70e:	2800      	cmp	r0, #0
 800b710:	dd06      	ble.n	800b720 <scalbnf+0x80>
 800b712:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b716:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b71a:	ee00 3a10 	vmov	s0, r3
 800b71e:	4770      	bx	lr
 800b720:	f110 0f16 	cmn.w	r0, #22
 800b724:	da09      	bge.n	800b73a <scalbnf+0x9a>
 800b726:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b760 <scalbnf+0xc0>
 800b72a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800b764 <scalbnf+0xc4>
 800b72e:	ee10 3a10 	vmov	r3, s0
 800b732:	eeb0 7a67 	vmov.f32	s14, s15
 800b736:	2b00      	cmp	r3, #0
 800b738:	e7d9      	b.n	800b6ee <scalbnf+0x4e>
 800b73a:	3019      	adds	r0, #25
 800b73c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b740:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b744:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b768 <scalbnf+0xc8>
 800b748:	ee07 3a90 	vmov	s15, r3
 800b74c:	e7d7      	b.n	800b6fe <scalbnf+0x5e>
 800b74e:	bf00      	nop
 800b750:	ffff3cb0 	.word	0xffff3cb0
 800b754:	4c000000 	.word	0x4c000000
 800b758:	7149f2ca 	.word	0x7149f2ca
 800b75c:	f149f2ca 	.word	0xf149f2ca
 800b760:	0da24260 	.word	0x0da24260
 800b764:	8da24260 	.word	0x8da24260
 800b768:	33000000 	.word	0x33000000

0800b76c <floorf>:
 800b76c:	ee10 3a10 	vmov	r3, s0
 800b770:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b774:	3a7f      	subs	r2, #127	@ 0x7f
 800b776:	2a16      	cmp	r2, #22
 800b778:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b77c:	dc2b      	bgt.n	800b7d6 <floorf+0x6a>
 800b77e:	2a00      	cmp	r2, #0
 800b780:	da12      	bge.n	800b7a8 <floorf+0x3c>
 800b782:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b7e8 <floorf+0x7c>
 800b786:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b78a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b78e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b792:	dd06      	ble.n	800b7a2 <floorf+0x36>
 800b794:	2b00      	cmp	r3, #0
 800b796:	da24      	bge.n	800b7e2 <floorf+0x76>
 800b798:	2900      	cmp	r1, #0
 800b79a:	4b14      	ldr	r3, [pc, #80]	@ (800b7ec <floorf+0x80>)
 800b79c:	bf08      	it	eq
 800b79e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b7a2:	ee00 3a10 	vmov	s0, r3
 800b7a6:	4770      	bx	lr
 800b7a8:	4911      	ldr	r1, [pc, #68]	@ (800b7f0 <floorf+0x84>)
 800b7aa:	4111      	asrs	r1, r2
 800b7ac:	420b      	tst	r3, r1
 800b7ae:	d0fa      	beq.n	800b7a6 <floorf+0x3a>
 800b7b0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800b7e8 <floorf+0x7c>
 800b7b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b7b8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b7bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7c0:	ddef      	ble.n	800b7a2 <floorf+0x36>
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	bfbe      	ittt	lt
 800b7c6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800b7ca:	fa40 f202 	asrlt.w	r2, r0, r2
 800b7ce:	189b      	addlt	r3, r3, r2
 800b7d0:	ea23 0301 	bic.w	r3, r3, r1
 800b7d4:	e7e5      	b.n	800b7a2 <floorf+0x36>
 800b7d6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b7da:	d3e4      	bcc.n	800b7a6 <floorf+0x3a>
 800b7dc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b7e0:	4770      	bx	lr
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	e7dd      	b.n	800b7a2 <floorf+0x36>
 800b7e6:	bf00      	nop
 800b7e8:	7149f2ca 	.word	0x7149f2ca
 800b7ec:	bf800000 	.word	0xbf800000
 800b7f0:	007fffff 	.word	0x007fffff

0800b7f4 <_init>:
 800b7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7f6:	bf00      	nop
 800b7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7fa:	bc08      	pop	{r3}
 800b7fc:	469e      	mov	lr, r3
 800b7fe:	4770      	bx	lr

0800b800 <_fini>:
 800b800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b802:	bf00      	nop
 800b804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b806:	bc08      	pop	{r3}
 800b808:	469e      	mov	lr, r3
 800b80a:	4770      	bx	lr
