;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-121, 105
	ADD -130, 1
	JMP @403, 90
	JMP @403, 90
	SUB #83, 15
	SUB -207, <-120
	SUB -207, <-120
	ADD -130, 1
	SUB #83, 15
	SPL 0, <-3
	SPL 0, <-3
	DJN 100, 108
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-120
	ADD <216, 50
	ADD <216, 50
	JMP @403, 90
	SLT 0, -903
	SLT <13, 0
	SPL 13
	SLT <13, 0
	CMP @0, @2
	SUB #83, 15
	CMP @-127, 100
	ADD 130, 9
	CMP #1, <-1
	SUB #83, 15
	SUB 780, 0
	CMP -207, <-120
	SLT 100, 108
	JMP -61, @-720
	SLT <216, 50
	JMZ -61, @-720
	SUB 0, <-80
	ADD 130, 9
	JMP 130
	DAT #-800, #-1
	JMN -800, -1
	SPL 0, <-3
	SPL 0, <-3
	SPL 0, <-3
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB @-121, 105
	JMN -800, -1
