
---------- Begin Simulation Statistics ----------
final_tick                               161954113125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1126                       # Simulator instruction rate (inst/s)
host_mem_usage                               27813264                       # Number of bytes of host memory used
host_op_rate                                     1154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                120571.21                       # Real time elapsed on the host
host_tick_rate                                 414708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135737894                       # Number of instructions simulated
sim_ops                                     139103408                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050002                       # Number of seconds simulated
sim_ticks                                 50001833125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.627477                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  221240                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304623                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4522                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19081                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            266885                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42796                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52251                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9455                       # Number of indirect misses.
system.cpu.branchPred.lookups                  497295                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   88188                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5683                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2800776                       # Number of instructions committed
system.cpu.committedOps                       3157907                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.172877                       # CPI: cycles per instruction
system.cpu.discardedOps                         58149                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1463789                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            777454                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           353328                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7621209                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239643                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4523                       # number of quiesce instructions executed
system.cpu.numCycles                         11687295                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1740539     55.12%     55.12% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14287      0.45%     55.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::MemRead                 855896     27.10%     82.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                547185     17.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3157907                       # Class of committed instruction
system.cpu.quiesceCycles                     68315638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4066086                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2034823                       # Transaction distribution
system.membus.trans_dist::ReadResp            2039139                       # Transaction distribution
system.membus.trans_dist::WriteReq            1248531                       # Transaction distribution
system.membus.trans_dist::WriteResp           1248531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3449                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2459                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1734                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1735                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4073                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6476057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6476057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6584724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        20480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       571968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       101300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       730536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    207232080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    207232080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207978616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3294441                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000096                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009793                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3294125     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     316      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3294441                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8982038485                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90964625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1427640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18062373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           83054698                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12588692776                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1256000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3932016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       983004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4915020                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       983004                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3932016                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4915020                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4915020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4915020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9830040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2543616                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2543616                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4224548                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4224548                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       282880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       332032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       135168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12857410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13033538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13536328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          978                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28138                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        69145                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       101300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4525100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5311532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2162688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    205718476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    208536524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    215525316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22918888750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         14972297                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          745                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18393320023                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11860772000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1867776                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10485376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13106719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5898024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7864032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37354151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7864032                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5898024                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13762055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10485376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13106719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13762055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13762055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     51116206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5898024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13762055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       983004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20643083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5898024                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027926                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7925949                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5898024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19660079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28569033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2030224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2030217                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1207808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1207808                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       116864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6340653                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6476057                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3738668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    202900492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    207232080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4085270                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4085270    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4085270                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9794548825                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11358831000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100239528                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2228224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2162688                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104630440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2293156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2296876                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4590032                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25059882                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        69632                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25197098                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       573289                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        71808                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       645097                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2004717062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     44562846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43252174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092532083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     45861439                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     45935836                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91797274                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2050578501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90498682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43252174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2184329357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    144375820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74579968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    219414540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     83820544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    131138508                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214959052                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36093955                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2330624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38438915                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20955136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4098081                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25053217                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5242688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2887410540                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1491544676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3932016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4388129920                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1676349421                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2622674006                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4299023427                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5242688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4563759961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4114218682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3932016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8687153347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        20480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        36480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          250                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          320                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          570                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       319988                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       409585                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         729573                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       319988                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       319988                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       319988                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       409585                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        729573                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1510444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    128320716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         351168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          130283728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       220736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2228224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74579968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77520448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2005014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2035707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3449                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        34816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1165312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1211257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     30207773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2566320232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7023103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2605579033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4414558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     44562846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1491544676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7864032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       983004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       983004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1550352120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4414558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     74770619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4057864909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7864032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       983004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7023103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4155931153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     58432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3169284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242000250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3646463                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1288046                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2035711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1211257                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2035711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1211257                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            127269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            127151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            127356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            127168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            127204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            127185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           127098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           127155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           127135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           127105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67724716190                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10173005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            121132992440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33286.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59536.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5025                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1897244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1126965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2035702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1211257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1771197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   72108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   71033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 188573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14743                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.215352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.355132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.921270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5687      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5215      2.35%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3422      1.54%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3885      1.75%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4645      2.10%     10.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3276      1.48%     11.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3029      1.37%     13.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3523      1.59%     14.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       188969     85.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     613.816481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    904.313232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2152     64.96%     64.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.03%     64.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.09%     65.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.06%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.06%     65.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.06%     65.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     65.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.06%     65.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            7      0.21%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.09%     65.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.03%     65.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.15%     65.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          352     10.62%     76.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.03%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.06%     76.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            4      0.12%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.12%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.06%     76.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.09%     76.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.03%     77.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            3      0.09%     77.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     77.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            3      0.09%     77.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           15      0.45%     77.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          673     20.31%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2751            1      0.03%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2752-2815            1      0.03%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2879            1      0.03%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2880-2943            1      0.03%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      0.09%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           59      1.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     365.605192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     73.288321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    476.177500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2031     61.30%     61.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            62      1.87%     63.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      0.81%     63.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.42%     64.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           14      0.42%     64.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.33%     65.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.12%     65.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.09%     65.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.12%     65.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.15%     65.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     65.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.09%     65.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.06%     65.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.06%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     66.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     66.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.09%     66.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           81      2.44%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1035     31.24%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1504-1535            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              130214464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77520000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               130283984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77520448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2604.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1550.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2605.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1550.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50001874375                       # Total gap between requests
system.mem_ctrls.avgGap                      15399.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1510444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    128254028                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       347072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       221312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2228224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74578944                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30207772.507540442050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2564986521.181667327881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027925.651175813749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6941185.518785917200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4426077.728925263509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 44562846.214650653303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1491524196.994127750397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7864031.684938350692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 983003.960617293837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 983003.960617293837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2005018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        34816                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1165312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2070796660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 118615906565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    204175365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    242113850                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18888588880                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23821888620                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 951567493055                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5389679955                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1649354260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    948164020                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87686.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59159.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    128412.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5476540.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    684222.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    816577.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    877226.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2147596.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1234588.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109373078.924990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76339359.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3700499681.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1683356923.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1003212537.187455                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     244394163.000009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7295881363.162730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.912278                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12364579575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34935179550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9440532.666372                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2679820.785728                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23240375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119254583875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42699529250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1088746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1088746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1088746                       # number of overall hits
system.cpu.icache.overall_hits::total         1088746                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          250                       # number of overall misses
system.cpu.icache.overall_misses::total           250                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10861250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10861250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10861250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10861250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1088996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1088996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1088996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1088996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43445                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43445                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10466250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10466250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10466250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10466250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        41865                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        41865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        41865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        41865                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1088746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1088746                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           250                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10861250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10861250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1088996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1088996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10466250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10466250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        41865                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        41865                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.304240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5304601                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               100                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53046.010000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.304240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2178242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2178242                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1358473                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1358473                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1358473                       # number of overall hits
system.cpu.dcache.overall_hits::total         1358473                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7341                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7341                       # number of overall misses
system.cpu.dcache.overall_misses::total          7341                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    548367750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    548367750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    548367750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    548367750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1365814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1365814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1365814                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1365814                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005375                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005375                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74699.325705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74699.325705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74699.325705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74699.325705                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3449                       # number of writebacks
system.cpu.dcache.writebacks::total              3449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1534                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    435948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    435948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    435948000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    435948000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99901625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99901625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004252                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004252                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75072.843120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75072.843120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75072.843120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75072.843120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.263382                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.263382                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       855471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          855471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    316320875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    316320875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77491.640127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77491.640127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4599                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4599                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    309725625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    309725625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99901625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99901625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76043.610361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76043.610361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.466841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.466841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       503002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         503002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    232046875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    232046875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       506261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       506261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71201.864069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71201.864069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40723                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40723                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126222375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126222375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72792.603806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72792.603806                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              565097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.296315                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5469064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5469064                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161954113125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               161956060000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1126                       # Simulator instruction rate (inst/s)
host_mem_usage                               27813264                       # Number of bytes of host memory used
host_op_rate                                     1154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                120572.91                       # Real time elapsed on the host
host_tick_rate                                 414718                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135739360                       # Number of instructions simulated
sim_ops                                     139105217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050004                       # Number of seconds simulated
sim_ticks                                 50003780000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.614942                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  221318                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304783                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4522                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19101                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            266927                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42796                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52251                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9455                       # Number of indirect misses.
system.cpu.branchPred.lookups                  497543                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   88262                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5683                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2802242                       # Number of instructions committed
system.cpu.committedOps                       3159716                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.171806                       # CPI: cycles per instruction
system.cpu.discardedOps                         58202                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1464736                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            777860                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           353480                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7622484                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.239704                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4523                       # number of quiesce instructions executed
system.cpu.numCycles                         11690410                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1741591     55.12%     55.12% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14288      0.45%     55.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.57% # Class of committed instruction
system.cpu.op_class_0::MemRead                 856307     27.10%     82.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                547529     17.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3159716                       # Class of committed instruction
system.cpu.quiesceCycles                     68315638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4067926                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2034987                       # Transaction distribution
system.membus.trans_dist::ReadResp            2039315                       # Transaction distribution
system.membus.trans_dist::WriteReq            1248531                       # Transaction distribution
system.membus.trans_dist::WriteResp           1248531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3455                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2466                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1734                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1735                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4081                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6476384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6476384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6585090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        20544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       572800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       101300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       731432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    207242512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    207242512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207990264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3294619                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000097                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009824                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3294301     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     318      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3294619                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8982347610                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90964625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1446218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18062373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           83099963                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12589573306                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1281000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982966                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931863                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914828                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9829657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2543616                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2543616                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4224875                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4224874                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       282880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       332032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       135168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12858063                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13034191                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13536981                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          978                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28138                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        69145                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       101300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4525100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5311532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2162688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    205728940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    208546988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    215535780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22920129875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         14972950                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          745                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18394399148                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11861098000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1867776                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10484967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13106209                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7863726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37352696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7863726                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897794                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13761520                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10484967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13106209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13761520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13761520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     51114216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13761520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20642279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897794                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027847                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7925641                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19659314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28567920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2030388                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2030380                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1207808                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1207808                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       116864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6340980                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6476384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3738668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    202910924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    207242512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4085437                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4085437    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4085437                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9794817075                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11359646000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100243216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2228224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2162688                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104634128                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2293256                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2296876                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4590132                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25060804                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        69632                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25198020                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       573314                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        71808                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       645122                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2004712764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     44561111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     43250490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092524365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     45861653                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     45934047                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91795700                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2050574417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90495159                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     43250490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2184320065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    144375820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74579968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    219414540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     83820544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    131148972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214969516                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36093955                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2330624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38438915                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20955136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4098408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25053544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5242484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2887298120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1491486604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4387959070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1676284153                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2622781158                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4299065311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5242484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4563582273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4114267761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931863                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8687024381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        20544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        36864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          321                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          576                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       326375                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       410849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         737224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       326375                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       326375                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       326375                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       410849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        737224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1510444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    128331148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         351616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          130294608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       221120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2228224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74579968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77520832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2005177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2035877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3455                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        34816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1165312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1211263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     30206596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2566428938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7031788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2605695169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4422066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     44561111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1491486604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7863726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1550299437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4422066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     74767708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4057915542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7863726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7031788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4155994607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     58432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3169448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242000250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3646753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1288046                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2035882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1211263                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2035882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1211263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            127272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            127185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            127388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            127200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            127222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            127185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           127098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           127155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           127135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           127105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67730438955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10173855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            121143177705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33286.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59536.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5025                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1897397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1126965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2035873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1211263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1771300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   72150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   71041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 188574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14743                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.206108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.330577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.937125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5690      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5215      2.35%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3422      1.54%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3885      1.75%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4645      2.10%     10.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3277      1.48%     11.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3029      1.37%     13.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3523      1.59%     14.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       188979     85.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221665                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     613.816481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    904.313232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2152     64.96%     64.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.03%     64.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.09%     65.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.06%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.06%     65.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.06%     65.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     65.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.06%     65.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            7      0.21%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.09%     65.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.03%     65.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.15%     65.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          352     10.62%     76.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.03%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.06%     76.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            4      0.12%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.12%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.06%     76.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.09%     76.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.03%     77.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            3      0.09%     77.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     77.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            3      0.09%     77.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           15      0.45%     77.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          673     20.31%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2751            1      0.03%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2752-2815            1      0.03%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2879            1      0.03%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2880-2943            1      0.03%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      0.09%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           59      1.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     365.605192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     73.288321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    476.177500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2031     61.30%     61.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            62      1.87%     63.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      0.81%     63.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.42%     64.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           14      0.42%     64.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.33%     65.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.12%     65.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.09%     65.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.12%     65.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.15%     65.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     65.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.09%     65.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.06%     65.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.06%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     66.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.03%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     66.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.09%     66.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           81      2.44%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1035     31.24%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1504-1535            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              130225344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77520000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               130294928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77520832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2604.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1550.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2605.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1550.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50003828375                       # Total gap between requests
system.mem_ctrls.avgGap                      15399.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1510444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    128264460                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       347520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       221312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2228224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74578944                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30206596.381313573569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2565095278.796923160553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027846.694789873902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6949874.589481035247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4425905.401551642455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 44561111.179994791746                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1491466125.160937786102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7863725.502352022566                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982965.687794002821                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982965.687794002821                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2005182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3455                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        34816                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1165312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2070796660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 118625693345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    204175365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    242512335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18888588880                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23821888620                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 951567493055                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5389679955                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1649354260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    948164020                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87686.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59159.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    128412.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44141.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5467030.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    684222.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    816577.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    877226.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2147596.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1234588.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109380973.724990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76343836.799994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3700810687.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1683356923.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1003265144.324955                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     244394163.000009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7296257348.550230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.914116                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12364579575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34937126425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9440532.666372                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2679820.785728                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     23240375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119256530750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42699529250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1089227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1089227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1089227                       # number of overall hits
system.cpu.icache.overall_hits::total         1089227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11078125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11078125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11078125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11078125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1089482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1089482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1089482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1089482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43443.627451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43443.627451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43443.627451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43443.627451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10675375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10675375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10675375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10675375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41864.215686                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41864.215686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41864.215686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41864.215686                       # average overall mshr miss latency
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1089227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1089227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11078125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11078125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1089482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1089482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43443.627451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43443.627451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10675375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10675375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41864.215686                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41864.215686                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.304384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41107635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76550.530726                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.304384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2179219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2179219                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1359237                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1359237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1359237                       # number of overall hits
system.cpu.dcache.overall_hits::total         1359237                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7349                       # number of overall misses
system.cpu.dcache.overall_misses::total          7349                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    549051500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    549051500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    549051500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    549051500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1366586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1366586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1366586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1366586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005378                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005378                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74711.049122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74711.049122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74711.049122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74711.049122                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3455                       # number of writebacks
system.cpu.dcache.writebacks::total              3455                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1534                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    436620250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    436620250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    436620250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    436620250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99901625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99901625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004255                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004255                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75085.167670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75085.167670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75085.167670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75085.167670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.263382                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.263382                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       855891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          855891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    317004625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    317004625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77507.243276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77507.243276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4599                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4599                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    310397875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    310397875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99901625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99901625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76059.268562                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76059.268562                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.466841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.466841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       503346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         503346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    232046875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    232046875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       506605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       506605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71201.864069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71201.864069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40723                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40723                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126222375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126222375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72792.603806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72792.603806                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            217.654077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5472160                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5472160                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161956060000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
