<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › time.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>time.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DaVinci timer subsystem</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kevin Hilman, MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * 2007 (c) MontaVista Software, Inc. This file is licensed under</span>
<span class="cm"> * the terms of the GNU General Public License version 2. This program</span>
<span class="cm"> * is licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/clocksource.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;asm/sched_clock.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach/time.h&gt;</span>

<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/time.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">clockevent_davinci</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">davinci_clock_tick_rate</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * This driver configures the 2 64-bit count-up timers as 4 independent</span>
<span class="cm"> * 32-bit count-up timers used as follows:</span>
<span class="cm"> */</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TID_CLOCKEVENT</span><span class="p">,</span>
	<span class="n">TID_CLOCKSOURCE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Timer register offsets */</span>
<span class="cp">#define PID12			0x0</span>
<span class="cp">#define TIM12			0x10</span>
<span class="cp">#define TIM34			0x14</span>
<span class="cp">#define PRD12			0x18</span>
<span class="cp">#define PRD34			0x1c</span>
<span class="cp">#define TCR			0x20</span>
<span class="cp">#define TGCR			0x24</span>
<span class="cp">#define WDTCR			0x28</span>

<span class="cm">/* Offsets of the 8 compare registers */</span>
<span class="cp">#define	CMP12_0			0x60</span>
<span class="cp">#define	CMP12_1			0x64</span>
<span class="cp">#define	CMP12_2			0x68</span>
<span class="cp">#define	CMP12_3			0x6c</span>
<span class="cp">#define	CMP12_4			0x70</span>
<span class="cp">#define	CMP12_5			0x74</span>
<span class="cp">#define	CMP12_6			0x78</span>
<span class="cp">#define	CMP12_7			0x7c</span>

<span class="cm">/* Timer register bitfields */</span>
<span class="cp">#define TCR_ENAMODE_DISABLE          0x0</span>
<span class="cp">#define TCR_ENAMODE_ONESHOT          0x1</span>
<span class="cp">#define TCR_ENAMODE_PERIODIC         0x2</span>
<span class="cp">#define TCR_ENAMODE_MASK             0x3</span>

<span class="cp">#define TGCR_TIMMODE_SHIFT           2</span>
<span class="cp">#define TGCR_TIMMODE_64BIT_GP        0x0</span>
<span class="cp">#define TGCR_TIMMODE_32BIT_UNCHAINED 0x1</span>
<span class="cp">#define TGCR_TIMMODE_64BIT_WDOG      0x2</span>
<span class="cp">#define TGCR_TIMMODE_32BIT_CHAINED   0x3</span>

<span class="cp">#define TGCR_TIM12RS_SHIFT           0</span>
<span class="cp">#define TGCR_TIM34RS_SHIFT           1</span>
<span class="cp">#define TGCR_RESET                   0x0</span>
<span class="cp">#define TGCR_UNRESET                 0x1</span>
<span class="cp">#define TGCR_RESET_MASK              0x3</span>

<span class="cp">#define WDTCR_WDEN_SHIFT             14</span>
<span class="cp">#define WDTCR_WDEN_DISABLE           0x0</span>
<span class="cp">#define WDTCR_WDEN_ENABLE            0x1</span>
<span class="cp">#define WDTCR_WDKEY_SHIFT            16</span>
<span class="cp">#define WDTCR_WDKEY_SEQ0             0xa5c6</span>
<span class="cp">#define WDTCR_WDKEY_SEQ1             0xda7e</span>

<span class="k">struct</span> <span class="n">timer_s</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">period</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">opts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tim_off</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prd_off</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">enamode_shift</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irqaction</span> <span class="n">irqaction</span><span class="p">;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">timer_s</span> <span class="n">timers</span><span class="p">[];</span>

<span class="cm">/* values for &#39;opts&#39; field of struct timer_s */</span>
<span class="cp">#define TIMER_OPTS_DISABLED		0x01</span>
<span class="cp">#define TIMER_OPTS_ONESHOT		0x02</span>
<span class="cp">#define TIMER_OPTS_PERIODIC		0x04</span>
<span class="cp">#define TIMER_OPTS_STATE_MASK		0x07</span>

<span class="cp">#define TIMER_OPTS_USE_COMPARE		0x80000000</span>
<span class="cp">#define USING_COMPARE(t)		((t)-&gt;opts &amp; TIMER_OPTS_USE_COMPARE)</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">id_to_name</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">T0_BOT</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;timer0_0&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">T0_TOP</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;timer0_1&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">T1_BOT</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;timer1_0&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">T1_TOP</span><span class="p">]</span>	<span class="o">=</span> <span class="s">&quot;timer1_1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">timer32_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">timer_s</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tcr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="o">*</span><span class="n">soc_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_soc_info</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USING_COMPARE</span><span class="p">(</span><span class="n">t</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">davinci_timer_instance</span> <span class="o">*</span><span class="n">dtip</span> <span class="o">=</span>
				<span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">timer_info</span><span class="o">-&gt;</span><span class="n">timers</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">event_timer</span> <span class="o">=</span> <span class="n">ID_TO_TIMER</span><span class="p">(</span><span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKEVENT</span><span class="p">].</span><span class="n">id</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Next interrupt should be the current time reg value plus</span>
<span class="cm">		 * the new period (using 32-bit unsigned addition/wrapping</span>
<span class="cm">		 * to 0 on overflow).  This assumes that the clocksource</span>
<span class="cm">		 * is setup to count to 2^32-1 before wrapping around to 0.</span>
<span class="cm">		 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim_off</span><span class="p">)</span> <span class="o">+</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">period</span><span class="p">,</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">dtip</span><span class="p">[</span><span class="n">event_timer</span><span class="p">].</span><span class="n">cmp_off</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">TCR</span><span class="p">);</span>

		<span class="cm">/* disable timer */</span>
		<span class="n">tcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">TCR_ENAMODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">enamode_shift</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tcr</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">TCR</span><span class="p">);</span>

		<span class="cm">/* reset counter to zero, set new period */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim_off</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">period</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">prd_off</span><span class="p">);</span>

		<span class="cm">/* Set enable mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">&amp;</span> <span class="n">TIMER_OPTS_ONESHOT</span><span class="p">)</span>
			<span class="n">tcr</span> <span class="o">|=</span> <span class="n">TCR_ENAMODE_ONESHOT</span> <span class="o">&lt;&lt;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">enamode_shift</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">&amp;</span> <span class="n">TIMER_OPTS_PERIODIC</span><span class="p">)</span>
			<span class="n">tcr</span> <span class="o">|=</span> <span class="n">TCR_ENAMODE_PERIODIC</span> <span class="o">&lt;&lt;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">enamode_shift</span><span class="p">;</span>

		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tcr</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">TCR</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">timer32_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">timer_s</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim_off</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">timer_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clockevent_davinci</span><span class="p">;</span>

	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* called when 32-bit counter wraps */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">freerun_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">timer_s</span> <span class="n">timers</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">TID_CLOCKEVENT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>      <span class="o">=</span> <span class="s">&quot;clockevent&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">opts</span>      <span class="o">=</span> <span class="n">TIMER_OPTS_DISABLED</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irqaction</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">flags</span>   <span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_TIMER</span><span class="p">,</span>
			<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">timer_interrupt</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">TID_CLOCKSOURCE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;free-run counter&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">period</span>     <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">opts</span>       <span class="o">=</span> <span class="n">TIMER_OPTS_PERIODIC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irqaction</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">flags</span>   <span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_TIMER</span><span class="p">,</span>
			<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">freerun_interrupt</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="o">*</span><span class="n">soc_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_soc_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_timer_instance</span> <span class="o">*</span><span class="n">dtip</span> <span class="o">=</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">timer_info</span><span class="o">-&gt;</span><span class="n">timers</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Global init of each 64-bit timer as a whole */</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">tgcr</span><span class="p">;</span>

		<span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">dtip</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* Disabled, Internal clock source */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">TCR</span><span class="p">);</span>

		<span class="cm">/* reset both timers, no pre-scaler for timer34 */</span>
		<span class="n">tgcr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tgcr</span><span class="p">,</span> <span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">TGCR</span><span class="p">);</span>

		<span class="cm">/* Set both timers to unchained 32-bit */</span>
		<span class="n">tgcr</span> <span class="o">=</span> <span class="n">TGCR_TIMMODE_32BIT_UNCHAINED</span> <span class="o">&lt;&lt;</span> <span class="n">TGCR_TIMMODE_SHIFT</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tgcr</span><span class="p">,</span> <span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">TGCR</span><span class="p">);</span>

		<span class="cm">/* Unreset timers */</span>
		<span class="n">tgcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">TGCR_UNRESET</span> <span class="o">&lt;&lt;</span> <span class="n">TGCR_TIM12RS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">TGCR_UNRESET</span> <span class="o">&lt;&lt;</span> <span class="n">TGCR_TIM34RS_SHIFT</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tgcr</span><span class="p">,</span> <span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">TGCR</span><span class="p">);</span>

		<span class="cm">/* Init both counters to zero */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">TIM12</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">TIM34</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Init of each timer as a 32-bit timer */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">timers</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">timer_s</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="kt">int</span> <span class="n">timer</span> <span class="o">=</span> <span class="n">ID_TO_TIMER</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">irq</span><span class="p">;</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">[</span><span class="n">timer</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">IS_TIMER_BOT</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">enamode_shift</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">tim_off</span> <span class="o">=</span> <span class="n">TIM12</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">prd_off</span> <span class="o">=</span> <span class="n">PRD12</span><span class="p">;</span>
			<span class="n">irq</span> <span class="o">=</span> <span class="n">dtip</span><span class="p">[</span><span class="n">timer</span><span class="p">].</span><span class="n">bottom_irq</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">enamode_shift</span> <span class="o">=</span> <span class="mi">22</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">tim_off</span> <span class="o">=</span> <span class="n">TIM34</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">prd_off</span> <span class="o">=</span> <span class="n">PRD34</span><span class="p">;</span>
			<span class="n">irq</span> <span class="o">=</span> <span class="n">dtip</span><span class="p">[</span><span class="n">timer</span><span class="p">].</span><span class="n">top_irq</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Register interrupt */</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">irqaction</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">irqaction</span><span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">t</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">irqaction</span><span class="p">.</span><span class="n">handler</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irq</span> <span class="o">=</span> <span class="n">USING_COMPARE</span><span class="p">(</span><span class="n">t</span><span class="p">)</span> <span class="o">?</span> <span class="n">dtip</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cmp_irq</span> <span class="o">:</span> <span class="n">irq</span><span class="p">;</span>
			<span class="n">setup_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">irqaction</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * clocksource</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">cycle_t</span> <span class="nf">read_cycles</span><span class="p">(</span><span class="k">struct</span> <span class="n">clocksource</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">timer_s</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKSOURCE</span><span class="p">];</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">cycles_t</span><span class="p">)</span><span class="n">timer32_read</span><span class="p">(</span><span class="n">t</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clocksource</span> <span class="n">clocksource_davinci</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">300</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">read_cycles</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>		<span class="o">=</span> <span class="n">CLOCKSOURCE_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_SOURCE_IS_CONTINUOUS</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Overwrite weak default sched_clock with something more precise</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">notrace</span> <span class="nf">davinci_read_sched_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">timer32_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKSOURCE</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * clockevent</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">davinci_set_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">timer_s</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKEVENT</span><span class="p">];</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">period</span> <span class="o">=</span> <span class="n">cycles</span><span class="p">;</span>
	<span class="n">timer32_config</span><span class="p">(</span><span class="n">t</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">davinci_set_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">timer_s</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKEVENT</span><span class="p">];</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">period</span> <span class="o">=</span> <span class="n">davinci_clock_tick_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">HZ</span><span class="p">);</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TIMER_OPTS_STATE_MASK</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">|=</span> <span class="n">TIMER_OPTS_PERIODIC</span><span class="p">;</span>
		<span class="n">timer32_config</span><span class="p">(</span><span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TIMER_OPTS_STATE_MASK</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">|=</span> <span class="n">TIMER_OPTS_ONESHOT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TIMER_OPTS_STATE_MASK</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">opts</span> <span class="o">|=</span> <span class="n">TIMER_OPTS_DISABLED</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">clockevent_davinci</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">features</span>       <span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">davinci_set_next_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">davinci_set_mode</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">davinci_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">timer_clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="o">*</span><span class="n">soc_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">davinci_soc_info</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clockevent_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clocksource_id</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">err</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="n">KERN_ERR</span>
		<span class="s">&quot;%s: can&#39;t register clocksource!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clockevent_id</span> <span class="o">=</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">timer_info</span><span class="o">-&gt;</span><span class="n">clockevent_id</span><span class="p">;</span>
	<span class="n">clocksource_id</span> <span class="o">=</span> <span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">timer_info</span><span class="o">-&gt;</span><span class="n">clocksource_id</span><span class="p">;</span>

	<span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKEVENT</span><span class="p">].</span><span class="n">id</span> <span class="o">=</span> <span class="n">clockevent_id</span><span class="p">;</span>
	<span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKSOURCE</span><span class="p">].</span><span class="n">id</span> <span class="o">=</span> <span class="n">clocksource_id</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If using same timer for both clock events &amp; clocksource,</span>
<span class="cm">	 * a compare register must be used to generate an event interrupt.</span>
<span class="cm">	 * This is equivalent to a oneshot timer only (not periodic).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clockevent_id</span> <span class="o">==</span> <span class="n">clocksource_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">davinci_timer_instance</span> <span class="o">*</span><span class="n">dtip</span> <span class="o">=</span>
				<span class="n">soc_info</span><span class="o">-&gt;</span><span class="n">timer_info</span><span class="o">-&gt;</span><span class="n">timers</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">event_timer</span> <span class="o">=</span> <span class="n">ID_TO_TIMER</span><span class="p">(</span><span class="n">clockevent_id</span><span class="p">);</span>

		<span class="cm">/* Only bottom timers can use compare regs */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_TIMER_TOP</span><span class="p">(</span><span class="n">clockevent_id</span><span class="p">))</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;davinci_timer_init: Invalid use&quot;</span>
				<span class="s">&quot; of system timers.  Results unpredictable.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">dtip</span><span class="p">[</span><span class="n">event_timer</span><span class="p">].</span><span class="n">cmp_off</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="o">||</span> <span class="p">(</span><span class="n">dtip</span><span class="p">[</span><span class="n">event_timer</span><span class="p">].</span><span class="n">cmp_irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;davinci_timer_init:  Invalid timer instance&quot;</span>
				<span class="s">&quot; setup.  Results unpredictable.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKEVENT</span><span class="p">].</span><span class="n">opts</span> <span class="o">|=</span> <span class="n">TIMER_OPTS_USE_COMPARE</span><span class="p">;</span>
			<span class="n">clockevent_davinci</span><span class="p">.</span><span class="n">features</span> <span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">timer_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer0&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">timer_clk</span><span class="p">));</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">timer_clk</span><span class="p">);</span>

	<span class="cm">/* init timer hw */</span>
	<span class="n">timer_init</span><span class="p">();</span>

	<span class="n">davinci_clock_tick_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">timer_clk</span><span class="p">);</span>

	<span class="cm">/* setup clocksource */</span>
	<span class="n">clocksource_davinci</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">id_to_name</span><span class="p">[</span><span class="n">clocksource_id</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clocksource_register_hz</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocksource_davinci</span><span class="p">,</span>
				    <span class="n">davinci_clock_tick_rate</span><span class="p">))</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">err</span><span class="p">,</span> <span class="n">clocksource_davinci</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>

	<span class="n">setup_sched_clock</span><span class="p">(</span><span class="n">davinci_read_sched_clock</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			  <span class="n">davinci_clock_tick_rate</span><span class="p">);</span>

	<span class="cm">/* setup clockevent */</span>
	<span class="n">clockevent_davinci</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">id_to_name</span><span class="p">[</span><span class="n">timers</span><span class="p">[</span><span class="n">TID_CLOCKEVENT</span><span class="p">].</span><span class="n">id</span><span class="p">];</span>
	<span class="n">clockevent_davinci</span><span class="p">.</span><span class="n">mult</span> <span class="o">=</span> <span class="n">div_sc</span><span class="p">(</span><span class="n">davinci_clock_tick_rate</span><span class="p">,</span> <span class="n">NSEC_PER_SEC</span><span class="p">,</span>
					 <span class="n">clockevent_davinci</span><span class="p">.</span><span class="n">shift</span><span class="p">);</span>
	<span class="n">clockevent_davinci</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xfffffffe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clockevent_davinci</span><span class="p">);</span>
	<span class="n">clockevent_davinci</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span> <span class="mi">50000</span><span class="p">;</span> <span class="cm">/* 50 usec */</span>

	<span class="n">clockevent_davinci</span><span class="p">.</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clockevent_davinci</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">timers</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">timer32_config</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">davinci_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>   <span class="o">=</span> <span class="n">davinci_timer_init</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/* reset board using watchdog timer */</span>
<span class="kt">void</span> <span class="nf">davinci_watchdog_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tgcr</span><span class="p">,</span> <span class="n">wdtcr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">wd_clk</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">wd_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">wd_clk</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">wd_clk</span><span class="p">);</span>

	<span class="cm">/* disable, internal clock source */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">TCR</span><span class="p">);</span>

	<span class="cm">/* reset timer, set mode to 64-bit watchdog, and unreset */</span>
	<span class="n">tgcr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tgcr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">TGCR</span><span class="p">);</span>
	<span class="n">tgcr</span> <span class="o">=</span> <span class="n">TGCR_TIMMODE_64BIT_WDOG</span> <span class="o">&lt;&lt;</span> <span class="n">TGCR_TIMMODE_SHIFT</span><span class="p">;</span>
	<span class="n">tgcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">TGCR_UNRESET</span> <span class="o">&lt;&lt;</span> <span class="n">TGCR_TIM12RS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">TGCR_UNRESET</span> <span class="o">&lt;&lt;</span> <span class="n">TGCR_TIM34RS_SHIFT</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tgcr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">TGCR</span><span class="p">);</span>

	<span class="cm">/* clear counter and period regs */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">TIM12</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">TIM34</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PRD12</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">PRD34</span><span class="p">);</span>

	<span class="cm">/* put watchdog in pre-active state */</span>
	<span class="n">wdtcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">WDTCR</span><span class="p">);</span>
	<span class="n">wdtcr</span> <span class="o">=</span> <span class="p">(</span><span class="n">WDTCR_WDKEY_SEQ0</span> <span class="o">&lt;&lt;</span> <span class="n">WDTCR_WDKEY_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">WDTCR_WDEN_ENABLE</span> <span class="o">&lt;&lt;</span> <span class="n">WDTCR_WDEN_SHIFT</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">wdtcr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">WDTCR</span><span class="p">);</span>

	<span class="cm">/* put watchdog in active state */</span>
	<span class="n">wdtcr</span> <span class="o">=</span> <span class="p">(</span><span class="n">WDTCR_WDKEY_SEQ1</span> <span class="o">&lt;&lt;</span> <span class="n">WDTCR_WDKEY_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">WDTCR_WDEN_ENABLE</span> <span class="o">&lt;&lt;</span> <span class="n">WDTCR_WDEN_SHIFT</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">wdtcr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">WDTCR</span><span class="p">);</span>

	<span class="cm">/* write an invalid value to the WDKEY field to trigger</span>
<span class="cm">	 * a watchdog reset */</span>
	<span class="n">wdtcr</span> <span class="o">=</span> <span class="mh">0x00004000</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">wdtcr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">WDTCR</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
