<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\impl\gwsynthesis\eda_proj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\eda_proj.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 11 18:36:45 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2730</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2563</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>65</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>58</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>31</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>9.524</td>
<td>105.000
<td>0.000</td>
<td>4.762</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>sdram_data_ready</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sdram_inst/data_ready_s1/Q </td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>3.759</td>
<td>266.000
<td>0.000</td>
<td>1.880</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>systempll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>15.038</td>
<td>66.500
<td>0.000</td>
<td>7.519</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>systempll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>15.038</td>
<td>66.500
<td>0.000</td>
<td>7.519</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>systempll/PLL_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>108.316(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sdram_data_ready</td>
<td>100.000(MHz)</td>
<td>353.357(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>266.000(MHz)</td>
<td>266.880(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>systempll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>66.500(MHz)</td>
<td>270.270(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of systempll/PLL_inst/CLKOUT2.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sdram_data_ready</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sdram_data_ready</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>systempll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.795</td>
<td>sdram_inst/off_0_s0/Q</td>
<td>data_correct_s0/D</td>
<td>systempll/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>sdram_data_ready:[R]</td>
<td>0.075</td>
<td>0.827</td>
<td>2.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.921</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.376</td>
<td>1.940</td>
<td>1.271</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.628</td>
<td>data_correct_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_5_s0/D</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.075</td>
<td>-0.638</td>
<td>2.255</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.571</td>
<td>data_correct_s0/Q</td>
<td>sdram_read_s0/RESET</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.407</td>
<td>1.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.571</td>
<td>data_correct_s0/Q</td>
<td>sdram_write_s0/SET</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.407</td>
<td>1.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.522</td>
<td>data_correct_s0/Q</td>
<td>sdram_read_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.407</td>
<td>1.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.522</td>
<td>data_correct_s0/Q</td>
<td>sdram_write_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.407</td>
<td>1.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.388</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_27_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.388</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_25_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.388</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_26_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.381</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_19_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.381</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_20_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.381</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_21_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.381</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_22_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.381</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_23_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.381</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_24_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.360</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_1_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.360</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_2_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.360</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_3_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.360</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_4_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.360</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_5_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.360</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_6_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.398</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.353</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_7_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.353</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_8_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.353</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_9_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.075</td>
<td>-0.405</td>
<td>1.593</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.779</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_6_s0/D</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_6_s0/D</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.633</td>
<td>1.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.394</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.852</td>
<td>0.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.289</td>
<td>led_fault_s2/Q</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_10_s0/D</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.008</td>
<td>0.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.115</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_13_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.200</td>
<td>0.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.115</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_14_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.200</td>
<td>0.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.115</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_15_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.200</td>
<td>0.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.115</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_16_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.200</td>
<td>0.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.115</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_17_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.200</td>
<td>0.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.115</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_18_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.200</td>
<td>0.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.112</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_0_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.193</td>
<td>0.942</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.107</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_7_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.107</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_8_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.107</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_9_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.107</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_10_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.107</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_11_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.107</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_12_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.103</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_1_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.192</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.103</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_2_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.192</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.103</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_3_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.192</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.103</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_4_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.192</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.103</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_5_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.192</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.103</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_6_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.192</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.094</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_19_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.094</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_20_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.094</td>
<td>data_correct_s0/Q</td>
<td>sdram_address_21_s0/CE</td>
<td>sdram_data_ready:[R]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.196</td>
<td>0.963</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.117</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.376</td>
<td>-1.937</td>
<td>4.117</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.378</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/PRESET</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.376</td>
<td>-1.937</td>
<td>3.378</td>
</tr>
<tr>
<td>3</td>
<td>0.454</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.376</td>
<td>-1.976</td>
<td>1.585</td>
</tr>
<tr>
<td>4</td>
<td>0.502</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/PRESET</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.376</td>
<td>-1.976</td>
<td>1.537</td>
</tr>
<tr>
<td>5</td>
<td>0.446</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.198</td>
<td>1.354</td>
</tr>
<tr>
<td>6</td>
<td>0.446</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.198</td>
<td>1.354</td>
</tr>
<tr>
<td>7</td>
<td>0.446</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.198</td>
<td>1.354</td>
</tr>
<tr>
<td>8</td>
<td>0.447</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.200</td>
<td>1.354</td>
</tr>
<tr>
<td>9</td>
<td>0.447</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.200</td>
<td>1.354</td>
</tr>
<tr>
<td>10</td>
<td>0.447</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.200</td>
<td>1.354</td>
</tr>
<tr>
<td>11</td>
<td>1.229</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.376</td>
<td>-2.167</td>
<td>1.001</td>
</tr>
<tr>
<td>12</td>
<td>1.229</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.376</td>
<td>-2.167</td>
<td>1.001</td>
</tr>
<tr>
<td>13</td>
<td>1.287</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.376</td>
<td>-2.160</td>
<td>0.935</td>
</tr>
<tr>
<td>14</td>
<td>0.828</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.227</td>
<td>1.001</td>
</tr>
<tr>
<td>15</td>
<td>0.894</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.227</td>
<td>0.935</td>
</tr>
<tr>
<td>16</td>
<td>0.894</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.227</td>
<td>0.935</td>
</tr>
<tr>
<td>17</td>
<td>0.894</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>1.880</td>
<td>-0.227</td>
<td>0.935</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.028</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.653</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.041</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.582</td>
</tr>
<tr>
<td>3</td>
<td>0.041</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.582</td>
</tr>
<tr>
<td>4</td>
<td>0.177</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/PRESET</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.883</td>
<td>0.944</td>
</tr>
<tr>
<td>5</td>
<td>0.179</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.883</td>
<td>0.946</td>
</tr>
<tr>
<td>6</td>
<td>1.057</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/PRESET</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>7</td>
<td>1.266</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0/CLEAR</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.115</td>
</tr>
<tr>
<td>8</td>
<td>2.794</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.198</td>
<td>0.565</td>
</tr>
<tr>
<td>9</td>
<td>2.794</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.198</td>
<td>0.565</td>
</tr>
<tr>
<td>10</td>
<td>2.794</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.198</td>
<td>0.565</td>
</tr>
<tr>
<td>11</td>
<td>2.811</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.198</td>
<td>0.582</td>
</tr>
<tr>
<td>12</td>
<td>3.068</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.220</td>
<td>0.817</td>
</tr>
<tr>
<td>13</td>
<td>3.068</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.220</td>
<td>0.817</td>
</tr>
<tr>
<td>14</td>
<td>3.068</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.220</td>
<td>0.817</td>
</tr>
<tr>
<td>15</td>
<td>3.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.221</td>
<td>0.817</td>
</tr>
<tr>
<td>16</td>
<td>3.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.221</td>
<td>0.817</td>
</tr>
<tr>
<td>17</td>
<td>3.069</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-1.880</td>
<td>0.221</td>
<td>0.817</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.043</td>
<td>0.905</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td>2</td>
<td>0.043</td>
<td>0.905</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td>3</td>
<td>0.043</td>
<td>0.905</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
<tr>
<td>4</td>
<td>0.043</td>
<td>0.905</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_12_s</td>
</tr>
<tr>
<td>5</td>
<td>0.043</td>
<td>0.905</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_19_s</td>
</tr>
<tr>
<td>6</td>
<td>0.043</td>
<td>0.905</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
<tr>
<td>7</td>
<td>0.046</td>
<td>0.908</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td>8</td>
<td>0.046</td>
<td>0.908</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_14_s</td>
</tr>
<tr>
<td>9</td>
<td>0.046</td>
<td>0.908</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>0.046</td>
<td>0.908</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1976.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1973.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_inst/off_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1969.925</td>
<td>1969.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1969.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1971.561</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1973.902</td>
<td>2.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C64[1][A]</td>
<td>sdram_inst/off_0_s0/CLK</td>
</tr>
<tr>
<td>1974.196</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R54C64[1][A]</td>
<td style=" font-weight:bold;">sdram_inst/off_0_s0/Q</td>
</tr>
<tr>
<td>1974.583</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C68[2][A]</td>
<td>sdram_inst/n75_s0/I2</td>
</tr>
<tr>
<td>1975.036</td>
<td>0.454</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R54C68[2][A]</td>
<td style=" background: #97FFFF;">sdram_inst/n75_s0/F</td>
</tr>
<tr>
<td>1975.344</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C67[3][A]</td>
<td>sdram_inst/sdram_dout_3_s/I1</td>
</tr>
<tr>
<td>1975.708</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C67[3][A]</td>
<td style=" background: #97FFFF;">sdram_inst/sdram_dout_3_s/F</td>
</tr>
<tr>
<td>1976.016</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C66[3][A]</td>
<td>n267_s1/I3</td>
</tr>
<tr>
<td>1976.271</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C66[3][A]</td>
<td style=" background: #97FFFF;">n267_s1/F</td>
</tr>
<tr>
<td>1976.396</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>n267_s0/I1</td>
</tr>
<tr>
<td>1976.859</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td style=" background: #97FFFF;">n267_s0/F</td>
</tr>
<tr>
<td>1976.859</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1970.000</td>
<td>1970.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1970.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>1970.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>1973.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>1973.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_correct_s0</td>
</tr>
<tr>
<td>1973.063</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.827</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.537, 51.978%; route: 1.126, 38.079%; tC2Q: 0.294, 9.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>157.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>155.760</td>
<td>4.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0/CLK</td>
</tr>
<tr>
<td>156.066</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_s0/Q</td>
</tr>
<tr>
<td>156.204</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s8/I1</td>
</tr>
<tr>
<td>156.658</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C81[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/internal_reg_start_s8/F</td>
</tr>
<tr>
<td>157.031</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.376</td>
<td>150.376</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.376</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>152.012</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>154.197</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>154.162</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>154.111</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C80[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.940</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 20.379%; route: 4.586, 79.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 35.720%; route: 0.511, 40.205%; tC2Q: 0.306, 24.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>33.149</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>33.455</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>35.405</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C56[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/data_i_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.075</td>
<td>30.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>31.711</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>33.863</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C56[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_5_s0/CLK</td>
</tr>
<tr>
<td>33.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_5_s0</td>
</tr>
<tr>
<td>33.777</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C56[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 86.430%; tC2Q: 0.306, 13.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[1][B]</td>
<td>n126_s2/I3</td>
</tr>
<tr>
<td>284.421</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C55[1][B]</td>
<td style=" background: #97FFFF;">n126_s2/F</td>
</tr>
<tr>
<td>284.562</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[1][A]</td>
<td>n126_s1/I2</td>
</tr>
<tr>
<td>284.792</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C54[1][A]</td>
<td style=" background: #97FFFF;">n126_s1/F</td>
</tr>
<tr>
<td>284.914</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[0][A]</td>
<td style=" font-weight:bold;">sdram_read_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.631</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C54[0][A]</td>
<td>sdram_read_s0/CLK</td>
</tr>
<tr>
<td>283.596</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_read_s0</td>
</tr>
<tr>
<td>283.342</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C54[0][A]</td>
<td>sdram_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 26.190%; route: 0.996, 56.463%; tC2Q: 0.306, 17.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[1][B]</td>
<td>n126_s2/I3</td>
</tr>
<tr>
<td>284.421</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C55[1][B]</td>
<td style=" background: #97FFFF;">n126_s2/F</td>
</tr>
<tr>
<td>284.562</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[1][A]</td>
<td>n126_s1/I2</td>
</tr>
<tr>
<td>284.792</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C54[1][A]</td>
<td style=" background: #97FFFF;">n126_s1/F</td>
</tr>
<tr>
<td>284.914</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[0][B]</td>
<td style=" font-weight:bold;">sdram_write_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.631</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C54[0][B]</td>
<td>sdram_write_s0/CLK</td>
</tr>
<tr>
<td>283.596</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_write_s0</td>
</tr>
<tr>
<td>283.342</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C54[0][B]</td>
<td>sdram_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 26.190%; route: 0.996, 56.463%; tC2Q: 0.306, 17.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[1][B]</td>
<td>n126_s2/I3</td>
</tr>
<tr>
<td>284.421</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C55[1][B]</td>
<td style=" background: #97FFFF;">n126_s2/F</td>
</tr>
<tr>
<td>284.562</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[1][B]</td>
<td>sdram_write_s2/I3</td>
</tr>
<tr>
<td>284.792</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C54[1][B]</td>
<td style=" background: #97FFFF;">sdram_write_s2/F</td>
</tr>
<tr>
<td>284.914</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[0][A]</td>
<td style=" font-weight:bold;">sdram_read_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.631</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C54[0][A]</td>
<td>sdram_read_s0/CLK</td>
</tr>
<tr>
<td>283.596</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_read_s0</td>
</tr>
<tr>
<td>283.391</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C54[0][A]</td>
<td>sdram_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 26.190%; route: 0.996, 56.463%; tC2Q: 0.306, 17.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[1][B]</td>
<td>n126_s2/I3</td>
</tr>
<tr>
<td>284.421</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C55[1][B]</td>
<td style=" background: #97FFFF;">n126_s2/F</td>
</tr>
<tr>
<td>284.562</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[1][B]</td>
<td>sdram_write_s2/I3</td>
</tr>
<tr>
<td>284.792</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C54[1][B]</td>
<td style=" background: #97FFFF;">sdram_write_s2/F</td>
</tr>
<tr>
<td>284.914</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C54[0][B]</td>
<td style=" font-weight:bold;">sdram_write_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.631</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C54[0][B]</td>
<td>sdram_write_s0/CLK</td>
</tr>
<tr>
<td>283.596</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_write_s0</td>
</tr>
<tr>
<td>283.391</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C54[0][B]</td>
<td>sdram_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 26.190%; route: 0.996, 56.463%; tC2Q: 0.306, 17.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[1][A]</td>
<td style=" font-weight:bold;">sdram_address_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C57[1][A]</td>
<td>sdram_address_27_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_27_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C57[1][A]</td>
<td>sdram_address_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td style=" font-weight:bold;">sdram_address_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>sdram_address_25_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_25_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>sdram_address_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][B]</td>
<td style=" font-weight:bold;">sdram_address_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C57[0][B]</td>
<td>sdram_address_26_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_26_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C57[0][B]</td>
<td>sdram_address_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[0][A]</td>
<td style=" font-weight:bold;">sdram_address_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[0][A]</td>
<td>sdram_address_19_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_19_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C56[0][A]</td>
<td>sdram_address_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[0][B]</td>
<td style=" font-weight:bold;">sdram_address_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[0][B]</td>
<td>sdram_address_20_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_20_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C56[0][B]</td>
<td>sdram_address_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[1][A]</td>
<td style=" font-weight:bold;">sdram_address_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[1][A]</td>
<td>sdram_address_21_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_21_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C56[1][A]</td>
<td>sdram_address_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[1][B]</td>
<td style=" font-weight:bold;">sdram_address_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[1][B]</td>
<td>sdram_address_22_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_22_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C56[1][B]</td>
<td>sdram_address_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[2][A]</td>
<td style=" font-weight:bold;">sdram_address_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[2][A]</td>
<td>sdram_address_23_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_23_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C56[2][A]</td>
<td>sdram_address_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.770</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[2][B]</td>
<td style=" font-weight:bold;">sdram_address_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[2][B]</td>
<td>sdram_address_24_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_24_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C56[2][B]</td>
<td>sdram_address_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.374%; route: 1.082, 66.749%; tC2Q: 0.306, 18.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td style=" font-weight:bold;">sdram_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>sdram_address_1_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_1_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>sdram_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][B]</td>
<td style=" font-weight:bold;">sdram_address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[0][B]</td>
<td>sdram_address_2_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_2_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C53[0][B]</td>
<td>sdram_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[1][A]</td>
<td style=" font-weight:bold;">sdram_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[1][A]</td>
<td>sdram_address_3_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_3_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C53[1][A]</td>
<td>sdram_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[1][B]</td>
<td style=" font-weight:bold;">sdram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[1][B]</td>
<td>sdram_address_4_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_4_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C53[1][B]</td>
<td>sdram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td style=" font-weight:bold;">sdram_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>sdram_address_5_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_5_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>sdram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][B]</td>
<td style=" font-weight:bold;">sdram_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.622</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[2][B]</td>
<td>sdram_address_6_s0/CLK</td>
</tr>
<tr>
<td>283.587</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_6_s0</td>
</tr>
<tr>
<td>283.382</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C53[2][B]</td>
<td>sdram_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[0][A]</td>
<td style=" font-weight:bold;">sdram_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[0][A]</td>
<td>sdram_address_7_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_7_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C54[0][A]</td>
<td>sdram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[0][B]</td>
<td style=" font-weight:bold;">sdram_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[0][B]</td>
<td>sdram_address_8_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_8_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C54[0][B]</td>
<td>sdram_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>283.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.000</td>
<td>280.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>280.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>283.150</td>
<td>3.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>283.456</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>284.190</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>284.423</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>284.742</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[1][A]</td>
<td style=" font-weight:bold;">sdram_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>280.075</td>
<td>280.075</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>280.075</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>281.711</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>283.630</td>
<td>1.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[1][A]</td>
<td>sdram_address_9_s0/CLK</td>
</tr>
<tr>
<td>283.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_9_s0</td>
</tr>
<tr>
<td>283.390</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C54[1][A]</td>
<td>sdram_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.233, 14.626%; route: 1.054, 66.164%; tC2Q: 0.306, 19.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>1.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/data_i_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.633</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.668</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_6_s0</td>
</tr>
<tr>
<td>2.649</td>
<td>-0.019</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C56[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.870, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>503.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.652</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>502.796</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R56C78[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
</tr>
<tr>
<td>502.898</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/n1614_s1/I0</td>
</tr>
<tr>
<td>503.146</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1614_s1/F</td>
</tr>
<tr>
<td>503.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>503.504</td>
<td>2.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>503.539</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>503.540</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C80[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 50.202%; route: 0.102, 20.648%; tC2Q: 0.144, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.162%; route: 2.342, 66.838%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_fault_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C52[0][A]</td>
<td>led_fault_s2/CLK</td>
</tr>
<tr>
<td>1.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R53C52[0][A]</td>
<td style=" font-weight:bold;">led_fault_s2/Q</td>
</tr>
<tr>
<td>2.360</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/data_i_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.633</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_10_s0/CLK</td>
</tr>
<tr>
<td>2.668</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_10_s0</td>
</tr>
<tr>
<td>2.649</td>
<td>-0.019</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C56[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/data_i_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.591, 80.408%; tC2Q: 0.144, 19.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.572</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C55[0][A]</td>
<td style=" font-weight:bold;">sdram_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.825</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C55[0][A]</td>
<td>sdram_address_13_s0/CLK</td>
</tr>
<tr>
<td>252.860</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_13_s0</td>
</tr>
<tr>
<td>252.686</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C55[0][A]</td>
<td>sdram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.645%; route: 0.654, 69.133%; tC2Q: 0.144, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.189, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.572</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C55[0][B]</td>
<td style=" font-weight:bold;">sdram_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.825</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C55[0][B]</td>
<td>sdram_address_14_s0/CLK</td>
</tr>
<tr>
<td>252.860</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_14_s0</td>
</tr>
<tr>
<td>252.686</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C55[0][B]</td>
<td>sdram_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.645%; route: 0.654, 69.133%; tC2Q: 0.144, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.189, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.572</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C55[1][A]</td>
<td style=" font-weight:bold;">sdram_address_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.825</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C55[1][A]</td>
<td>sdram_address_15_s0/CLK</td>
</tr>
<tr>
<td>252.860</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_15_s0</td>
</tr>
<tr>
<td>252.686</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C55[1][A]</td>
<td>sdram_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.645%; route: 0.654, 69.133%; tC2Q: 0.144, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.189, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.572</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C55[1][B]</td>
<td style=" font-weight:bold;">sdram_address_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.825</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C55[1][B]</td>
<td>sdram_address_16_s0/CLK</td>
</tr>
<tr>
<td>252.860</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_16_s0</td>
</tr>
<tr>
<td>252.686</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C55[1][B]</td>
<td>sdram_address_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.645%; route: 0.654, 69.133%; tC2Q: 0.144, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.189, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.572</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C55[2][A]</td>
<td style=" font-weight:bold;">sdram_address_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.825</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C55[2][A]</td>
<td>sdram_address_17_s0/CLK</td>
</tr>
<tr>
<td>252.860</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_17_s0</td>
</tr>
<tr>
<td>252.686</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C55[2][A]</td>
<td>sdram_address_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.645%; route: 0.654, 69.133%; tC2Q: 0.144, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.189, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.572</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C55[2][B]</td>
<td style=" font-weight:bold;">sdram_address_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.825</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C55[2][B]</td>
<td>sdram_address_18_s0/CLK</td>
</tr>
<tr>
<td>252.860</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_18_s0</td>
</tr>
<tr>
<td>252.686</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C55[2][B]</td>
<td>sdram_address_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.645%; route: 0.654, 69.133%; tC2Q: 0.144, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.189, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.568</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td style=" font-weight:bold;">sdram_address_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.819</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C53[1][A]</td>
<td>sdram_address_0_s0/CLK</td>
</tr>
<tr>
<td>252.854</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_0_s0</td>
</tr>
<tr>
<td>252.680</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C53[1][A]</td>
<td>sdram_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.711%; route: 0.650, 69.002%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[0][A]</td>
<td style=" font-weight:bold;">sdram_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[0][A]</td>
<td>sdram_address_7_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_7_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C54[0][A]</td>
<td>sdram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[0][B]</td>
<td style=" font-weight:bold;">sdram_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[0][B]</td>
<td>sdram_address_8_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_8_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C54[0][B]</td>
<td>sdram_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[1][A]</td>
<td style=" font-weight:bold;">sdram_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[1][A]</td>
<td>sdram_address_9_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_9_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C54[1][A]</td>
<td>sdram_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[1][B]</td>
<td style=" font-weight:bold;">sdram_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[1][B]</td>
<td>sdram_address_10_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_10_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C54[1][B]</td>
<td>sdram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[2][A]</td>
<td style=" font-weight:bold;">sdram_address_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[2][A]</td>
<td>sdram_address_11_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_11_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C54[2][A]</td>
<td>sdram_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C54[2][B]</td>
<td style=" font-weight:bold;">sdram_address_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C54[2][B]</td>
<td>sdram_address_12_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_12_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C54[2][B]</td>
<td>sdram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td style=" font-weight:bold;">sdram_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.817</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>sdram_address_1_s0/CLK</td>
</tr>
<tr>
<td>252.852</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_1_s0</td>
</tr>
<tr>
<td>252.678</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[0][A]</td>
<td>sdram_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[0][B]</td>
<td style=" font-weight:bold;">sdram_address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.817</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[0][B]</td>
<td>sdram_address_2_s0/CLK</td>
</tr>
<tr>
<td>252.852</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_2_s0</td>
</tr>
<tr>
<td>252.678</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[0][B]</td>
<td>sdram_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[1][A]</td>
<td style=" font-weight:bold;">sdram_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.817</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[1][A]</td>
<td>sdram_address_3_s0/CLK</td>
</tr>
<tr>
<td>252.852</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_3_s0</td>
</tr>
<tr>
<td>252.678</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[1][A]</td>
<td>sdram_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[1][B]</td>
<td style=" font-weight:bold;">sdram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.817</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[1][B]</td>
<td>sdram_address_4_s0/CLK</td>
</tr>
<tr>
<td>252.852</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_4_s0</td>
</tr>
<tr>
<td>252.678</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[1][B]</td>
<td>sdram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td style=" font-weight:bold;">sdram_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.817</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>sdram_address_5_s0/CLK</td>
</tr>
<tr>
<td>252.852</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_5_s0</td>
</tr>
<tr>
<td>252.678</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>sdram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.576</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][B]</td>
<td style=" font-weight:bold;">sdram_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.817</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C53[2][B]</td>
<td>sdram_address_6_s0/CLK</td>
</tr>
<tr>
<td>252.852</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_6_s0</td>
</tr>
<tr>
<td>252.678</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[2][B]</td>
<td>sdram_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.579%; route: 0.658, 69.263%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.589</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[0][A]</td>
<td style=" font-weight:bold;">sdram_address_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[0][A]</td>
<td>sdram_address_19_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_19_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C56[0][A]</td>
<td>sdram_address_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.369%; route: 0.671, 69.678%; tC2Q: 0.144, 14.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.589</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[0][B]</td>
<td style=" font-weight:bold;">sdram_address_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[0][B]</td>
<td>sdram_address_20_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_20_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C56[0][B]</td>
<td>sdram_address_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.369%; route: 0.671, 69.678%; tC2Q: 0.144, 14.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_correct_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_address_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdram_data_ready:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdram_data_ready</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R54C64[2][A]</td>
<td>sdram_inst/data_ready_s1/Q</td>
</tr>
<tr>
<td>251.626</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[2][A]</td>
<td>data_correct_s0/CLK</td>
</tr>
<tr>
<td>251.770</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C66[2][A]</td>
<td style=" font-weight:bold;">data_correct_s0/Q</td>
</tr>
<tr>
<td>252.223</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[3][B]</td>
<td>n321_s0/I3</td>
</tr>
<tr>
<td>252.370</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R54C55[3][B]</td>
<td style=" background: #97FFFF;">n321_s0/F</td>
</tr>
<tr>
<td>252.589</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[1][A]</td>
<td style=" font-weight:bold;">sdram_address_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.821</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C56[1][A]</td>
<td>sdram_address_21_s0/CLK</td>
</tr>
<tr>
<td>252.856</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram_address_21_s0</td>
</tr>
<tr>
<td>252.682</td>
<td>-0.174</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C56[1][A]</td>
<td>sdram_address_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.369%; route: 0.671, 69.678%; tC2Q: 0.144, 14.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>357.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>355.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>349.624</td>
<td>349.624</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>349.624</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>351.260</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>353.408</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C77[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>353.714</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R53C77[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>356.208</td>
<td>2.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/n403_s2/I0</td>
</tr>
<tr>
<td>356.573</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C117[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n403_s2/F</td>
</tr>
<tr>
<td>356.577</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/n1833_s1/I1</td>
</tr>
<tr>
<td>356.865</td>
<td>0.288</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R56C117[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1833_s1/F</td>
</tr>
<tr>
<td>357.525</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C117[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_init_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>350.000</td>
<td>350.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>350.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>350.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>351.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>355.721</td>
<td>4.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0/CLK</td>
</tr>
<tr>
<td>355.686</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0</td>
</tr>
<tr>
<td>355.408</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C117[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.653, 15.861%; route: 3.158, 76.706%; tC2Q: 0.306, 7.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 20.518%; route: 4.548, 79.482%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>356.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>355.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>349.624</td>
<td>349.624</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>349.624</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>351.260</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>353.408</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C77[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>353.714</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R53C77[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>356.208</td>
<td>2.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C116[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n1831_s3/I2</td>
</tr>
<tr>
<td>356.496</td>
<td>0.288</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R56C116[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1831_s3/F</td>
</tr>
<tr>
<td>356.786</td>
<td>0.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C117[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_init_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>350.000</td>
<td>350.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>350.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>350.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>351.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>355.721</td>
<td>4.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>355.686</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td>355.408</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C117[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.288, 8.526%; route: 2.784, 82.416%; tC2Q: 0.306, 9.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 20.518%; route: 4.548, 79.482%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>354.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>355.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>349.624</td>
<td>349.624</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>349.624</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>351.260</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>353.408</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C77[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>353.714</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R53C77[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>354.636</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[3][B]</td>
<td>gw_gao_inst_0/u_ao_top/n1854_s1/I1</td>
</tr>
<tr>
<td>354.891</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R56C81[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1854_s1/F</td>
</tr>
<tr>
<td>354.993</td>
<td>0.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>350.000</td>
<td>350.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>350.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>350.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>351.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>355.760</td>
<td>4.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0/CLK</td>
</tr>
<tr>
<td>355.725</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0</td>
</tr>
<tr>
<td>355.447</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C81[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 16.088%; route: 1.024, 64.606%; tC2Q: 0.306, 19.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 20.379%; route: 4.586, 79.621%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>354.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>355.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>349.624</td>
<td>349.624</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>349.624</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>351.260</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>353.408</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C77[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>353.714</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R53C77[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>354.636</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/n1852_s2/I1</td>
</tr>
<tr>
<td>354.843</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R56C81[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1852_s2/F</td>
</tr>
<tr>
<td>354.945</td>
<td>0.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C81[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>350.000</td>
<td>350.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>350.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>350.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>350.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>351.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>355.760</td>
<td>4.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/CLK</td>
</tr>
<tr>
<td>355.725</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
<tr>
<td>355.447</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C81[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.207, 13.468%; route: 1.024, 66.623%; tC2Q: 0.306, 19.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 20.379%; route: 4.586, 79.621%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.827</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C78[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.551</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>7.273</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 73.855%; tC2Q: 0.354, 26.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.156, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.827</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C78[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.551</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>7.273</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C78[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 73.855%; tC2Q: 0.354, 26.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.156, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.827</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C78[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.551</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>7.273</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 73.855%; tC2Q: 0.354, 26.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.156, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.827</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C78[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.553</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>7.275</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 73.855%; tC2Q: 0.354, 26.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.827</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C78[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.553</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>7.275</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 73.855%; tC2Q: 0.354, 26.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.827</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C78[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.553</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>7.275</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C78[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 73.855%; tC2Q: 0.354, 26.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>105.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>99.624</td>
<td>99.624</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>99.624</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.260</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>103.217</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>103.571</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>104.218</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>105.760</td>
<td>4.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C79[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>105.725</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>105.447</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C79[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 64.635%; tC2Q: 0.354, 35.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 20.379%; route: 4.586, 79.621%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>105.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>99.624</td>
<td>99.624</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>99.624</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.260</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>103.217</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>103.571</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>104.218</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>105.760</td>
<td>4.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>105.725</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>105.447</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 64.635%; tC2Q: 0.354, 35.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 20.379%; route: 4.586, 79.621%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>105.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>99.624</td>
<td>99.624</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>99.624</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.260</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>103.217</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>103.571</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>104.152</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>105.753</td>
<td>4.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>105.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>105.440</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C80[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 62.139%; tC2Q: 0.354, 37.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 20.405%; route: 4.579, 79.595%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.474</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C78[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.580</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>7.302</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 64.635%; tC2Q: 0.354, 35.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.408</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C80[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.580</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>7.302</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C80[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 62.139%; tC2Q: 0.354, 37.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.408</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C80[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.580</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>7.302</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C80[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 62.139%; tC2Q: 0.354, 37.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.473</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.827</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.408</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C80[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.759</td>
<td>3.759</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.396</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.580</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>7.302</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C80[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.957, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 62.139%; tC2Q: 0.354, 37.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.850</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>253.008</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>253.415</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>250.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>251.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>253.504</td>
<td>2.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>253.539</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>253.388</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C80[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.407, 72.035%; tC2Q: 0.158, 27.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.162%; route: 2.342, 66.838%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.850</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>253.008</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>253.432</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C79[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>250.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>251.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>253.508</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C79[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>253.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>253.392</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C79[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 72.852%; tC2Q: 0.158, 27.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.124%; route: 2.346, 66.876%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>251.636</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>252.850</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>253.008</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>253.432</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>250.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>250.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>251.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>253.508</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>253.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>253.392</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 72.852%; tC2Q: 0.158, 27.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.124%; route: 2.346, 66.876%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>503.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.625</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C77[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>502.769</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R53C77[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>503.342</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/n1852_s2/I1</td>
</tr>
<tr>
<td>503.488</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C81[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1852_s2/F</td>
</tr>
<tr>
<td>503.569</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>503.508</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/CLK</td>
</tr>
<tr>
<td>503.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
<tr>
<td>503.392</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C81[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 15.466%; route: 0.654, 69.280%; tC2Q: 0.144, 15.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.124%; route: 2.346, 66.876%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>503.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>503.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.625</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C77[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>502.769</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R53C77[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/Q</td>
</tr>
<tr>
<td>503.342</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[3][B]</td>
<td>gw_gao_inst_0/u_ao_top/n1854_s1/I1</td>
</tr>
<tr>
<td>503.490</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C81[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1854_s1/F</td>
</tr>
<tr>
<td>503.571</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>500.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>501.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>503.508</td>
<td>2.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0/CLK</td>
</tr>
<tr>
<td>503.543</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0</td>
</tr>
<tr>
<td>503.392</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C81[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 15.645%; route: 0.654, 69.133%; tC2Q: 0.144, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.124%; route: 2.346, 66.876%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.507</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>3.648</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R56C117[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_init_s1/Q</td>
</tr>
<tr>
<td>3.720</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C117[3][B]</td>
<td>gw_gao_inst_0/u_ao_top/n1831_s2/I0</td>
</tr>
<tr>
<td>3.980</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R56C117[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1831_s2/F</td>
</tr>
<tr>
<td>4.075</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C116[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n1831_s3/I0</td>
</tr>
<tr>
<td>4.221</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C116[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1831_s3/F</td>
</tr>
<tr>
<td>4.413</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_init_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.507</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C117[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 33.133%; route: 2.345, 66.867%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 44.812%; route: 0.359, 39.625%; tC2Q: 0.141, 15.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.133%; route: 2.345, 66.867%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.507</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>3.648</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R56C117[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_init_s1/Q</td>
</tr>
<tr>
<td>3.720</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C117[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/n403_s2/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R56C117[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n403_s2/F</td>
</tr>
<tr>
<td>3.986</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/n1833_s1/I1</td>
</tr>
<tr>
<td>4.190</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C117[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1833_s1/F</td>
</tr>
<tr>
<td>4.622</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_init_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>383</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.507</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0/CLK</td>
</tr>
<tr>
<td>3.356</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C117[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_init_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 33.133%; route: 2.345, 66.867%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 41.614%; route: 0.510, 45.740%; tC2Q: 0.141, 12.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.133%; route: 2.345, 66.867%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.295</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>2.501</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C80[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.407, 72.035%; tC2Q: 0.158, 27.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.295</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>2.501</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C80[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.407, 72.035%; tC2Q: 0.158, 27.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.295</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C80[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>2.501</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C80[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.407, 72.035%; tC2Q: 0.158, 27.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.312</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C78[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.652</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>2.501</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 72.852%; tC2Q: 0.158, 27.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.547</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 80.661%; tC2Q: 0.158, 19.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.547</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 80.661%; tC2Q: 0.158, 19.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.547</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C78[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>2.479</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C78[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.220</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 80.661%; tC2Q: 0.158, 19.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.547</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.629</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C78[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 80.661%; tC2Q: 0.158, 19.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.547</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.629</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C78[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 80.661%; tC2Q: 0.158, 19.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>1.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.730</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R56C79[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.547</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>PLL_L[0]</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.629</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C78[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.659, 80.661%; tC2Q: 0.158, 19.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.801</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.801</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.801</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_12_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.801</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_12_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_12_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_19_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.801</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_19_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_19_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.801</td>
<td>2.165</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_20_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_20_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.793</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.702</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_14_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.793</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_14_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.702</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_14_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.793</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.702</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.636</td>
<td>1.636</td>
<td>tCL</td>
<td>RR</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.793</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td>systempll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.516</td>
<td>1.636</td>
<td>tCL</td>
<td>FF</td>
<td>systempll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.702</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>383</td>
<td>control0[0]</td>
<td>-2.921</td>
<td>4.602</td>
</tr>
<tr>
<td>167</td>
<td>clk_266m</td>
<td>-2.117</td>
<td>2.530</td>
</tr>
<tr>
<td>139</td>
<td>n1170_6</td>
<td>42.523</td>
<td>3.273</td>
</tr>
<tr>
<td>109</td>
<td>n109_3</td>
<td>44.678</td>
<td>3.131</td>
</tr>
<tr>
<td>89</td>
<td>n1085_5</td>
<td>42.973</td>
<td>2.447</td>
</tr>
<tr>
<td>88</td>
<td>data_out_shift_reg_87_8</td>
<td>42.502</td>
<td>4.440</td>
</tr>
<tr>
<td>88</td>
<td>status_reg_wr</td>
<td>41.672</td>
<td>2.612</td>
</tr>
<tr>
<td>88</td>
<td>n1084_6</td>
<td>43.018</td>
<td>2.974</td>
</tr>
<tr>
<td>62</td>
<td>clk_66p7m</td>
<td>-3.795</td>
<td>2.890</td>
</tr>
<tr>
<td>33</td>
<td>n318_8</td>
<td>0.690</td>
<td>1.771</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R54C93</td>
<td>61.11%</td>
</tr>
<tr>
<td>R54C83</td>
<td>59.72%</td>
</tr>
<tr>
<td>R54C60</td>
<td>58.33%</td>
</tr>
<tr>
<td>R54C75</td>
<td>56.94%</td>
</tr>
<tr>
<td>R54C84</td>
<td>56.94%</td>
</tr>
<tr>
<td>R54C62</td>
<td>54.17%</td>
</tr>
<tr>
<td>R54C99</td>
<td>54.17%</td>
</tr>
<tr>
<td>R54C94</td>
<td>54.17%</td>
</tr>
<tr>
<td>R53C99</td>
<td>52.78%</td>
</tr>
<tr>
<td>R53C64</td>
<td>51.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
