digraph "0_qemu_bfc56535f793c557aa754c50213fc5f882e6482d@pointer" {
"1000390" [label="(Call,s->last_scr_height = height)"];
"1000373" [label="(Call,qemu_console_resize(s->con, disp_width, height))"];
"1000293" [label="(Call,dpy_gfx_check_format(s->con, format))"];
"1000115" [label="(Call,qemu_console_surface(s->con))"];
"1000281" [label="(Call,format = qemu_default_pixman_format(depth, !byteswap))"];
"1000283" [label="(Call,qemu_default_pixman_format(depth, !byteswap))"];
"1000277" [label="(Call,depth = s->get_bpp(s))"];
"1000279" [label="(Call,s->get_bpp(s))"];
"1000163" [label="(Call,s->get_resolution(s, &width, &height))"];
"1000161" [label="(Call,update_basic_params(s))"];
"1000109" [label="(MethodParameterIn,VGACommonState *s)"];
"1000253" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000269" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000285" [label="(Call,!byteswap)"];
"1000153" [label="(Call,byteswap = !s->big_endian_fb)"];
"1000155" [label="(Call,!s->big_endian_fb)"];
"1000258" [label="(Call,disp_width <<= 1)"];
"1000169" [label="(Call,disp_width = width)"];
"1000274" [label="(Call,disp_width <<= 1)"];
"1000317" [label="(Call,disp_width != s->last_width)"];
"1000323" [label="(Call,height != s->last_height)"];
"1000350" [label="(Call,qemu_create_displaysurface_from(disp_width,\n                    height, format, s->line_offset,\n                    s->vram_ptr + (s->start_addr * 4)))"];
"1000309" [label="(Call,s->line_offset != s->last_line_offset)"];
"1000361" [label="(Call,s->start_addr * 4)"];
"1000274" [label="(Call,disp_width <<= 1)"];
"1000357" [label="(Call,s->vram_ptr + (s->start_addr * 4))"];
"1000116" [label="(Call,s->con)"];
"1000163" [label="(Call,s->get_resolution(s, &width, &height))"];
"1000272" [label="(Literal,8)"];
"1000156" [label="(Call,s->big_endian_fb)"];
"1000161" [label="(Call,update_basic_params(s))"];
"1000378" [label="(Identifier,height)"];
"1000482" [label="(Call,update_palette16(s))"];
"1000257" [label="(Block,)"];
"1000448" [label="(Call,qemu_default_pixman_format(depth, !byteswap))"];
"1000280" [label="(Identifier,s)"];
"1000394" [label="(Identifier,height)"];
"1000297" [label="(Identifier,format)"];
"1000830" [label="(Call,vga_draw_line(s, d, s->vram_ptr + addr, width))"];
"1000165" [label="(Call,&width)"];
"1000292" [label="(Call,dpy_gfx_check_format(s->con, format)\n            && !s->force_shadow)"];
"1000377" [label="(Identifier,disp_width)"];
"1000691" [label="(Call,vga_sync_dirty_bitmap(s))"];
"1000275" [label="(Identifier,disp_width)"];
"1000939" [label="(MethodReturn,static void)"];
"1000281" [label="(Call,format = qemu_default_pixman_format(depth, !byteswap))"];
"1000514" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000154" [label="(Identifier,byteswap)"];
"1000254" [label="(Identifier,s)"];
"1000854" [label="(Call,dpy_gfx_update(s->con, 0, y_start,\n                               disp_width, y - y_start))"];
"1000391" [label="(Call,s->last_scr_height)"];
"1000390" [label="(Call,s->last_scr_height = height)"];
"1000282" [label="(Identifier,format)"];
"1000270" [label="(Identifier,s)"];
"1000366" [label="(Call,dpy_gfx_replace_surface(s->con, surface))"];
"1000278" [label="(Identifier,depth)"];
"1000344" [label="(Block,)"];
"1000843" [label="(Call,s->cursor_draw_line(s, d, y))"];
"1000380" [label="(Identifier,surface)"];
"1000540" [label="(Call,update_palette256(s))"];
"1000361" [label="(Call,s->start_addr * 4)"];
"1000293" [label="(Call,dpy_gfx_check_format(s->con, format))"];
"1000300" [label="(Identifier,s)"];
"1000374" [label="(Call,s->con)"];
"1000627" [label="(Call,s->cursor_invalidate(s))"];
"1000454" [label="(Call,qemu_create_displaysurface_from(disp_width,\n                height, format, s->line_offset,\n                s->vram_ptr + (s->start_addr * 4)))"];
"1000629" [label="(Call,line_offset = s->line_offset)"];
"1000373" [label="(Call,qemu_console_resize(s->con, disp_width, height))"];
"1000288" [label="(Identifier,format)"];
"1000294" [label="(Call,s->con)"];
"1000277" [label="(Call,depth = s->get_bpp(s))"];
"1000286" [label="(Identifier,byteswap)"];
"1000170" [label="(Identifier,disp_width)"];
"1000309" [label="(Call,s->line_offset != s->last_line_offset)"];
"1000283" [label="(Call,qemu_default_pixman_format(depth, !byteswap))"];
"1000167" [label="(Call,&height)"];
"1000329" [label="(Call,s->last_depth != depth)"];
"1000318" [label="(Identifier,disp_width)"];
"1000412" [label="(Call,s->last_depth = depth)"];
"1000417" [label="(Call,s->last_byteswap = byteswap)"];
"1000510" [label="(Call,update_palette16(s))"];
"1000323" [label="(Call,height != s->last_height)"];
"1000350" [label="(Call,qemu_create_displaysurface_from(disp_width,\n                    height, format, s->line_offset,\n                    s->vram_ptr + (s->start_addr * 4)))"];
"1000164" [label="(Identifier,s)"];
"1000260" [label="(Literal,1)"];
"1000381" [label="(Call,qemu_console_surface(s->con))"];
"1000385" [label="(Call,s->last_scr_width = disp_width)"];
"1000284" [label="(Identifier,depth)"];
"1000313" [label="(Call,s->last_line_offset)"];
"1000259" [label="(Identifier,disp_width)"];
"1000634" [label="(Call,printf(\"w=%d h=%d v=%d line_offset=%d cr[0x09]=0x%02x cr[0x17]=0x%02x linecmp=%d sr[0x01]=0x%02x\n\",\n           width, height, v, line_offset, s->cr[9], s->cr[VGA_CRTC_MODE],\n           s->line_compare, sr(s, VGA_SEQ_CLOCK_MODE)))"];
"1000160" [label="(Identifier,full_update)"];
"1000268" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE) & 8)"];
"1000354" [label="(Call,s->line_offset)"];
"1000324" [label="(Identifier,height)"];
"1000470" [label="(Call,dpy_gfx_replace_surface(s->con, surface))"];
"1000812" [label="(Call,vga_scanline_invalidated(s, y))"];
"1000352" [label="(Identifier,height)"];
"1000111" [label="(Block,)"];
"1000115" [label="(Call,qemu_console_surface(s->con))"];
"1000279" [label="(Call,s->get_bpp(s))"];
"1000317" [label="(Call,disp_width != s->last_width)"];
"1000395" [label="(Call,s->last_width = disp_width)"];
"1000169" [label="(Call,disp_width = width)"];
"1000109" [label="(MethodParameterIn,VGACommonState *s)"];
"1000256" [label="(Literal,8)"];
"1000450" [label="(Call,!byteswap)"];
"1000348" [label="(Call,surface = qemu_create_displaysurface_from(disp_width,\n                    height, format, s->line_offset,\n                    s->vram_ptr + (s->start_addr * 4)))"];
"1000322" [label="(Call,height != s->last_height ||\n        s->last_depth != depth ||\n        s->last_byteswap != byteswap ||\n        share_surface != is_buffer_shared(surface))"];
"1000159" [label="(Call,full_update |= update_basic_params(s))"];
"1000310" [label="(Call,s->line_offset)"];
"1000153" [label="(Call,byteswap = !s->big_endian_fb)"];
"1000325" [label="(Call,s->last_height)"];
"1000253" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000351" [label="(Identifier,disp_width)"];
"1000653" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000486" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000397" [label="(Identifier,s)"];
"1000269" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE))"];
"1000273" [label="(Block,)"];
"1000331" [label="(Identifier,s)"];
"1000365" [label="(Literal,4)"];
"1000162" [label="(Identifier,s)"];
"1000155" [label="(Call,!s->big_endian_fb)"];
"1000552" [label="(Call,update_palette256(s))"];
"1000271" [label="(Identifier,VGA_SEQ_CLOCK_MODE)"];
"1000918" [label="(Call,dpy_gfx_update(s->con, 0, y_start,\n                       disp_width, y - y_start))"];
"1000258" [label="(Call,disp_width <<= 1)"];
"1000372" [label="(Block,)"];
"1000658" [label="(Call,s->start_addr * 4)"];
"1000533" [label="(Call,s->get_bpp(s))"];
"1000113" [label="(Call,*surface = qemu_console_surface(s->con))"];
"1000173" [label="(Identifier,shift_control)"];
"1000400" [label="(Call,s->last_height = height)"];
"1000335" [label="(Call,s->last_byteswap != byteswap)"];
"1000308" [label="(Call,s->line_offset != s->last_line_offset ||\n        disp_width != s->last_width ||\n        height != s->last_height ||\n        s->last_depth != depth ||\n        s->last_byteswap != byteswap ||\n        share_surface != is_buffer_shared(surface))"];
"1000285" [label="(Call,!byteswap)"];
"1000316" [label="(Call,disp_width != s->last_width ||\n        height != s->last_height ||\n        s->last_depth != depth ||\n        s->last_byteswap != byteswap ||\n        share_surface != is_buffer_shared(surface))"];
"1000319" [label="(Call,s->last_width)"];
"1000252" [label="(Call,sr(s, VGA_SEQ_CLOCK_MODE) & 8)"];
"1000353" [label="(Identifier,format)"];
"1000276" [label="(Literal,1)"];
"1000171" [label="(Identifier,width)"];
"1000362" [label="(Call,s->start_addr)"];
"1000255" [label="(Identifier,VGA_SEQ_CLOCK_MODE)"];
"1000405" [label="(Call,s->last_line_offset = s->line_offset)"];
"1000390" -> "1000344"  [label="AST: "];
"1000390" -> "1000394"  [label="CFG: "];
"1000391" -> "1000390"  [label="AST: "];
"1000394" -> "1000390"  [label="AST: "];
"1000397" -> "1000390"  [label="CFG: "];
"1000390" -> "1000939"  [label="DDG: s->last_scr_height"];
"1000373" -> "1000390"  [label="DDG: height"];
"1000350" -> "1000390"  [label="DDG: height"];
"1000373" -> "1000372"  [label="AST: "];
"1000373" -> "1000378"  [label="CFG: "];
"1000374" -> "1000373"  [label="AST: "];
"1000377" -> "1000373"  [label="AST: "];
"1000378" -> "1000373"  [label="AST: "];
"1000380" -> "1000373"  [label="CFG: "];
"1000373" -> "1000939"  [label="DDG: qemu_console_resize(s->con, disp_width, height)"];
"1000293" -> "1000373"  [label="DDG: s->con"];
"1000115" -> "1000373"  [label="DDG: s->con"];
"1000258" -> "1000373"  [label="DDG: disp_width"];
"1000274" -> "1000373"  [label="DDG: disp_width"];
"1000317" -> "1000373"  [label="DDG: disp_width"];
"1000169" -> "1000373"  [label="DDG: disp_width"];
"1000323" -> "1000373"  [label="DDG: height"];
"1000373" -> "1000381"  [label="DDG: s->con"];
"1000373" -> "1000385"  [label="DDG: disp_width"];
"1000373" -> "1000395"  [label="DDG: disp_width"];
"1000373" -> "1000400"  [label="DDG: height"];
"1000373" -> "1000634"  [label="DDG: height"];
"1000373" -> "1000854"  [label="DDG: disp_width"];
"1000373" -> "1000918"  [label="DDG: disp_width"];
"1000293" -> "1000292"  [label="AST: "];
"1000293" -> "1000297"  [label="CFG: "];
"1000294" -> "1000293"  [label="AST: "];
"1000297" -> "1000293"  [label="AST: "];
"1000300" -> "1000293"  [label="CFG: "];
"1000292" -> "1000293"  [label="CFG: "];
"1000293" -> "1000939"  [label="DDG: s->con"];
"1000293" -> "1000939"  [label="DDG: format"];
"1000293" -> "1000292"  [label="DDG: s->con"];
"1000293" -> "1000292"  [label="DDG: format"];
"1000115" -> "1000293"  [label="DDG: s->con"];
"1000281" -> "1000293"  [label="DDG: format"];
"1000293" -> "1000350"  [label="DDG: format"];
"1000293" -> "1000366"  [label="DDG: s->con"];
"1000293" -> "1000470"  [label="DDG: s->con"];
"1000293" -> "1000854"  [label="DDG: s->con"];
"1000293" -> "1000918"  [label="DDG: s->con"];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000116"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000115" -> "1000939"  [label="DDG: s->con"];
"1000115" -> "1000113"  [label="DDG: s->con"];
"1000115" -> "1000366"  [label="DDG: s->con"];
"1000115" -> "1000470"  [label="DDG: s->con"];
"1000115" -> "1000854"  [label="DDG: s->con"];
"1000115" -> "1000918"  [label="DDG: s->con"];
"1000281" -> "1000111"  [label="AST: "];
"1000281" -> "1000283"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000283" -> "1000281"  [label="AST: "];
"1000288" -> "1000281"  [label="CFG: "];
"1000281" -> "1000939"  [label="DDG: format"];
"1000281" -> "1000939"  [label="DDG: qemu_default_pixman_format(depth, !byteswap)"];
"1000283" -> "1000281"  [label="DDG: depth"];
"1000283" -> "1000281"  [label="DDG: !byteswap"];
"1000281" -> "1000350"  [label="DDG: format"];
"1000283" -> "1000285"  [label="CFG: "];
"1000284" -> "1000283"  [label="AST: "];
"1000285" -> "1000283"  [label="AST: "];
"1000283" -> "1000939"  [label="DDG: !byteswap"];
"1000283" -> "1000939"  [label="DDG: depth"];
"1000277" -> "1000283"  [label="DDG: depth"];
"1000285" -> "1000283"  [label="DDG: byteswap"];
"1000283" -> "1000329"  [label="DDG: depth"];
"1000283" -> "1000412"  [label="DDG: depth"];
"1000283" -> "1000448"  [label="DDG: depth"];
"1000277" -> "1000111"  [label="AST: "];
"1000277" -> "1000279"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000279" -> "1000277"  [label="AST: "];
"1000282" -> "1000277"  [label="CFG: "];
"1000277" -> "1000939"  [label="DDG: s->get_bpp(s)"];
"1000279" -> "1000277"  [label="DDG: s"];
"1000279" -> "1000280"  [label="CFG: "];
"1000280" -> "1000279"  [label="AST: "];
"1000163" -> "1000279"  [label="DDG: s"];
"1000253" -> "1000279"  [label="DDG: s"];
"1000269" -> "1000279"  [label="DDG: s"];
"1000109" -> "1000279"  [label="DDG: s"];
"1000279" -> "1000482"  [label="DDG: s"];
"1000279" -> "1000510"  [label="DDG: s"];
"1000279" -> "1000533"  [label="DDG: s"];
"1000163" -> "1000111"  [label="AST: "];
"1000163" -> "1000167"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000167" -> "1000163"  [label="AST: "];
"1000170" -> "1000163"  [label="CFG: "];
"1000163" -> "1000939"  [label="DDG: &height"];
"1000163" -> "1000939"  [label="DDG: s->get_resolution(s, &width, &height)"];
"1000163" -> "1000939"  [label="DDG: &width"];
"1000161" -> "1000163"  [label="DDG: s"];
"1000109" -> "1000163"  [label="DDG: s"];
"1000163" -> "1000253"  [label="DDG: s"];
"1000163" -> "1000269"  [label="DDG: s"];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000162"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000161" -> "1000159"  [label="DDG: s"];
"1000109" -> "1000161"  [label="DDG: s"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000939"  [label="DDG: s"];
"1000109" -> "1000253"  [label="DDG: s"];
"1000109" -> "1000269"  [label="DDG: s"];
"1000109" -> "1000482"  [label="DDG: s"];
"1000109" -> "1000486"  [label="DDG: s"];
"1000109" -> "1000510"  [label="DDG: s"];
"1000109" -> "1000514"  [label="DDG: s"];
"1000109" -> "1000533"  [label="DDG: s"];
"1000109" -> "1000540"  [label="DDG: s"];
"1000109" -> "1000552"  [label="DDG: s"];
"1000109" -> "1000627"  [label="DDG: s"];
"1000109" -> "1000653"  [label="DDG: s"];
"1000109" -> "1000691"  [label="DDG: s"];
"1000109" -> "1000812"  [label="DDG: s"];
"1000109" -> "1000830"  [label="DDG: s"];
"1000109" -> "1000843"  [label="DDG: s"];
"1000253" -> "1000252"  [label="AST: "];
"1000253" -> "1000255"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000256" -> "1000253"  [label="CFG: "];
"1000253" -> "1000252"  [label="DDG: s"];
"1000253" -> "1000252"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000253" -> "1000486"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000253" -> "1000514"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000253" -> "1000653"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000269" -> "1000268"  [label="AST: "];
"1000269" -> "1000271"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000271" -> "1000269"  [label="AST: "];
"1000272" -> "1000269"  [label="CFG: "];
"1000269" -> "1000268"  [label="DDG: s"];
"1000269" -> "1000268"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000269" -> "1000486"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000269" -> "1000514"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000269" -> "1000653"  [label="DDG: VGA_SEQ_CLOCK_MODE"];
"1000285" -> "1000286"  [label="CFG: "];
"1000286" -> "1000285"  [label="AST: "];
"1000285" -> "1000939"  [label="DDG: byteswap"];
"1000153" -> "1000285"  [label="DDG: byteswap"];
"1000285" -> "1000335"  [label="DDG: byteswap"];
"1000285" -> "1000417"  [label="DDG: byteswap"];
"1000285" -> "1000450"  [label="DDG: byteswap"];
"1000153" -> "1000111"  [label="AST: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000155" -> "1000153"  [label="AST: "];
"1000160" -> "1000153"  [label="CFG: "];
"1000153" -> "1000939"  [label="DDG: !s->big_endian_fb"];
"1000155" -> "1000153"  [label="DDG: s->big_endian_fb"];
"1000155" -> "1000156"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000155" -> "1000939"  [label="DDG: s->big_endian_fb"];
"1000258" -> "1000257"  [label="AST: "];
"1000258" -> "1000260"  [label="CFG: "];
"1000259" -> "1000258"  [label="AST: "];
"1000260" -> "1000258"  [label="AST: "];
"1000278" -> "1000258"  [label="CFG: "];
"1000258" -> "1000939"  [label="DDG: disp_width"];
"1000258" -> "1000939"  [label="DDG: disp_width <<= 1"];
"1000169" -> "1000258"  [label="DDG: disp_width"];
"1000258" -> "1000317"  [label="DDG: disp_width"];
"1000258" -> "1000350"  [label="DDG: disp_width"];
"1000258" -> "1000454"  [label="DDG: disp_width"];
"1000258" -> "1000854"  [label="DDG: disp_width"];
"1000258" -> "1000918"  [label="DDG: disp_width"];
"1000169" -> "1000111"  [label="AST: "];
"1000169" -> "1000171"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000171" -> "1000169"  [label="AST: "];
"1000173" -> "1000169"  [label="CFG: "];
"1000169" -> "1000939"  [label="DDG: disp_width"];
"1000169" -> "1000274"  [label="DDG: disp_width"];
"1000169" -> "1000317"  [label="DDG: disp_width"];
"1000169" -> "1000350"  [label="DDG: disp_width"];
"1000169" -> "1000454"  [label="DDG: disp_width"];
"1000169" -> "1000854"  [label="DDG: disp_width"];
"1000169" -> "1000918"  [label="DDG: disp_width"];
"1000274" -> "1000273"  [label="AST: "];
"1000274" -> "1000276"  [label="CFG: "];
"1000275" -> "1000274"  [label="AST: "];
"1000276" -> "1000274"  [label="AST: "];
"1000278" -> "1000274"  [label="CFG: "];
"1000274" -> "1000939"  [label="DDG: disp_width"];
"1000274" -> "1000939"  [label="DDG: disp_width <<= 1"];
"1000274" -> "1000317"  [label="DDG: disp_width"];
"1000274" -> "1000350"  [label="DDG: disp_width"];
"1000274" -> "1000454"  [label="DDG: disp_width"];
"1000274" -> "1000854"  [label="DDG: disp_width"];
"1000274" -> "1000918"  [label="DDG: disp_width"];
"1000317" -> "1000316"  [label="AST: "];
"1000317" -> "1000319"  [label="CFG: "];
"1000318" -> "1000317"  [label="AST: "];
"1000319" -> "1000317"  [label="AST: "];
"1000324" -> "1000317"  [label="CFG: "];
"1000316" -> "1000317"  [label="CFG: "];
"1000317" -> "1000939"  [label="DDG: disp_width"];
"1000317" -> "1000939"  [label="DDG: s->last_width"];
"1000317" -> "1000316"  [label="DDG: disp_width"];
"1000317" -> "1000316"  [label="DDG: s->last_width"];
"1000317" -> "1000350"  [label="DDG: disp_width"];
"1000317" -> "1000454"  [label="DDG: disp_width"];
"1000317" -> "1000854"  [label="DDG: disp_width"];
"1000317" -> "1000918"  [label="DDG: disp_width"];
"1000323" -> "1000322"  [label="AST: "];
"1000323" -> "1000325"  [label="CFG: "];
"1000324" -> "1000323"  [label="AST: "];
"1000325" -> "1000323"  [label="AST: "];
"1000331" -> "1000323"  [label="CFG: "];
"1000322" -> "1000323"  [label="CFG: "];
"1000323" -> "1000939"  [label="DDG: s->last_height"];
"1000323" -> "1000322"  [label="DDG: height"];
"1000323" -> "1000322"  [label="DDG: s->last_height"];
"1000323" -> "1000350"  [label="DDG: height"];
"1000323" -> "1000454"  [label="DDG: height"];
"1000323" -> "1000634"  [label="DDG: height"];
"1000350" -> "1000348"  [label="AST: "];
"1000350" -> "1000357"  [label="CFG: "];
"1000351" -> "1000350"  [label="AST: "];
"1000352" -> "1000350"  [label="AST: "];
"1000353" -> "1000350"  [label="AST: "];
"1000354" -> "1000350"  [label="AST: "];
"1000357" -> "1000350"  [label="AST: "];
"1000348" -> "1000350"  [label="CFG: "];
"1000350" -> "1000939"  [label="DDG: s->vram_ptr + (s->start_addr * 4)"];
"1000350" -> "1000939"  [label="DDG: format"];
"1000350" -> "1000348"  [label="DDG: height"];
"1000350" -> "1000348"  [label="DDG: disp_width"];
"1000350" -> "1000348"  [label="DDG: s->vram_ptr + (s->start_addr * 4)"];
"1000350" -> "1000348"  [label="DDG: s->line_offset"];
"1000350" -> "1000348"  [label="DDG: format"];
"1000309" -> "1000350"  [label="DDG: s->line_offset"];
"1000361" -> "1000350"  [label="DDG: s->start_addr"];
"1000361" -> "1000350"  [label="DDG: 4"];
"1000350" -> "1000385"  [label="DDG: disp_width"];
"1000350" -> "1000395"  [label="DDG: disp_width"];
"1000350" -> "1000400"  [label="DDG: height"];
"1000350" -> "1000405"  [label="DDG: s->line_offset"];
"1000350" -> "1000629"  [label="DDG: s->line_offset"];
"1000350" -> "1000634"  [label="DDG: height"];
"1000350" -> "1000854"  [label="DDG: disp_width"];
"1000350" -> "1000918"  [label="DDG: disp_width"];
"1000309" -> "1000308"  [label="AST: "];
"1000309" -> "1000313"  [label="CFG: "];
"1000310" -> "1000309"  [label="AST: "];
"1000313" -> "1000309"  [label="AST: "];
"1000318" -> "1000309"  [label="CFG: "];
"1000308" -> "1000309"  [label="CFG: "];
"1000309" -> "1000939"  [label="DDG: s->last_line_offset"];
"1000309" -> "1000308"  [label="DDG: s->line_offset"];
"1000309" -> "1000308"  [label="DDG: s->last_line_offset"];
"1000309" -> "1000405"  [label="DDG: s->line_offset"];
"1000309" -> "1000454"  [label="DDG: s->line_offset"];
"1000309" -> "1000629"  [label="DDG: s->line_offset"];
"1000361" -> "1000357"  [label="AST: "];
"1000361" -> "1000365"  [label="CFG: "];
"1000362" -> "1000361"  [label="AST: "];
"1000365" -> "1000361"  [label="AST: "];
"1000357" -> "1000361"  [label="CFG: "];
"1000361" -> "1000357"  [label="DDG: s->start_addr"];
"1000361" -> "1000357"  [label="DDG: 4"];
"1000361" -> "1000658"  [label="DDG: s->start_addr"];
}
