// Seed: 3928929938
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = 1'b0 + id_0 + id_0 - 1;
endmodule
