
*** Running xst
    with args -ifn sdp_ram.xst -ofn sdp_ram.srp -intstyle ise

Reading design: sdp_ram.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/rbshi/swin_bram/rtl/sdp_ram/sdp_ram.v" into library work
Parsing module <sdp_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/rbshi/swin_bram/rtl/sdp_ram/sdp_ram.v" Line 40: Port CASCADEOUTA is not connected to this instance

Elaborating module <sdp_ram>.

Elaborating module <RAMB36E1(RDADDR_COLLISION_HWCONFIG="DELAYED_WRITE",SIM_COLLISION_CHECK="ALL",DOA_REG=0,DOB_REG=0,EN_ECC_READ="FALSE",EN_ECC_WRITE="FALSE",INIT_A=36'b0,INIT_B=36'b0,INIT_FILE="NONE",RAM_MODE="SDP",READ_WIDTH_A=72,READ_WIDTH_B=0,WRITE_WIDTH_A=0,WRITE_WIDTH_B=72,SRVAL_A=36'b0,SRVAL_B=36'b0,SIM_DEVICE="7SERIES",WRITE_MODE_A="WRITE_FIRST",WRITE_MODE_B="WRITE_FIRST")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sdp_ram>.
    Related source file is "/home/rbshi/swin_bram/rtl/sdp_ram/sdp_ram.v".
        MEM_ADDR_WIDTH = 9
        MEM_WORD_WIDTH = 64
        MEM_WR_MASK_WIDTH = 8
    Summary:
	no macro.
Unit <sdp_ram> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sdp_ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block sdp_ram, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 0.882ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
