
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.119178                       # Number of seconds simulated
sim_ticks                                1119177861500                       # Number of ticks simulated
final_tick                               1730100575000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109471                       # Simulator instruction rate (inst/s)
host_op_rate                                   110622                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61259012                       # Simulator tick rate (ticks/s)
host_mem_usage                                2554784                       # Number of bytes of host memory used
host_seconds                                 18269.60                       # Real time elapsed on the host
sim_insts                                  2000000004                       # Number of instructions simulated
sim_ops                                    2021022837                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1690164928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1690165056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1237663808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1237663808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     26408827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26408829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      19338497                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           19338497                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1510184383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1510184497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1105868737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1105868737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1105868737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1510184383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2616053234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    26408829                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   19338497                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26408829                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 19338497                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1690165056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1237662848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1690165056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1237663808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1650790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1650763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1650722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1650637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1650632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1650573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1650402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1650427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1650570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1650511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1650296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1650239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1650427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1650520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1650615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1650705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1208580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1208576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1208618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1208650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1208648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1208643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1208649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1208779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1208839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1208783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1208665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1208563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1208603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1208640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1208648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1208598                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1119177730000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26408829                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             19338497                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8464628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8217659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6083356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3643185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 209309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 212858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 449730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 846364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1073860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1215632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1230106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1289470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1255019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1224795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1241439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1227208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1227792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1227082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1227458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1245435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1346857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1537882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  40754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11592529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.561565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.604933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.181253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2164466     18.67%     18.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3790137     32.69%     51.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3026989     26.11%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1542121     13.30%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       536351      4.63%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       318926      2.75%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       115389      1.00%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31134      0.27%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67016      0.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11592529                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1176088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.454807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.309342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.480266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63        1175806     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          255      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1176088                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1176088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.443057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           954148     81.13%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7313      0.62%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           146848     12.49%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            54228      4.61%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11154      0.95%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1682      0.14%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              657      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               51      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1176088                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 806134703750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1301300247500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               132044145000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30525.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49275.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1510.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1105.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1510.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1105.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 19434070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                14720708                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24464.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              41413435140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              22011759000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             94283314440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            50472926460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         88337904720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         225267640590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2829878880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    277945755240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2905837440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        214141860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           805685046660                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            719.890083                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         617799789000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1091475750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37371646000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    697523250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7566901750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  462914950750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 609535364000                       # Time in different power states
system.mem_ctrls_1.actEnergy              41357250480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21981884760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             94275724620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            50473939140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         88337290080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         224972851980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2831478720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    278268557640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2882066880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        212148780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           805595586120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            719.810152                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         618449477000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1092703500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   37370918000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    693958750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7505207250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  462264763000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 610250311000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          42987349                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           394164491                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          42988373                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.169095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.015863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.984137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         957472769                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        957472769                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    219256814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       219256814                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    174781180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      174781180                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    394037994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        394037994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    394037994                       # number of overall hits
system.cpu.dcache.overall_hits::total       394037994                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     26661592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26661592                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     36543124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     36543124                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     63204716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       63204716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     63204716                       # number of overall misses
system.cpu.dcache.overall_misses::total      63204716                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1930419318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1930419318500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 2147107710745                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2147107710745                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 4077527029245                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4077527029245                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 4077527029245                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4077527029245                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    245918406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    245918406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    211324304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    211324304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    457242710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    457242710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    457242710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    457242710                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.108416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.108416                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.172924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.172924                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.138230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.138230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.138230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.138230                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 72404.503021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72404.503021                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 58755.450430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58755.450430                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 64513.018763                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64513.018763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 64513.018763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64513.018763                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1006166339                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          30893223                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.569161                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     35888046                       # number of writebacks
system.cpu.dcache.writebacks::total          35888046                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     19552193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     19552193                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       665174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       665174                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     20217367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20217367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     20217367                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20217367                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7109399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7109399                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     35877950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     35877950                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     42987349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     42987349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     42987349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     42987349                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 708982710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 708982710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 2064658566128                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2064658566128                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2773641276628                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2773641276628                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2773641276628                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2773641276628                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.028910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.169777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.169777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.094014                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094014                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.094014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094014                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 99724.703945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99724.703945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 57546.726224                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57546.726224                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 64522.268555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64522.268555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 64522.268555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64522.268555                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 1                       # number of replacements
system.cpu.icache.tags.tagsinuse           438.861317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1298096724                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2950219.827273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   436.141726                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     2.719591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.851839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.005312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         483997809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        483997809                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    241998900                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       241998900                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    241998900                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        241998900                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    241998900                       # number of overall hits
system.cpu.icache.overall_hits::total       241998900                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       210000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       210000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       210000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       210000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       210000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       210000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    241998903                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    241998903                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    241998903                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    241998903                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    241998903                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    241998903                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        70000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        70000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        70000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        70000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        70000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        70000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       207000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       207000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       207000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       207000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        69000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        69000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        69000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        69000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        69000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        69000                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  26409158                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    59657558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26441926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.256173                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.513945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         20.248276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.002429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32743.235350                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.999244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        21376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 714105582                       # Number of tag accesses
system.l2.tags.data_accesses                714105582                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     35888046                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         35888046                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data     16539461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16539461                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data        39061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39061                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      16578522                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16578523                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     16578522                       # number of overall hits
system.l2.overall_hits::total                16578523                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data     19338495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            19338495                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      7070332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7070332                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     26408827                       # number of demand (read+write) misses
system.l2.demand_misses::total               26408829                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     26408827                       # number of overall misses
system.l2.overall_misses::total              26408829                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data 1812917267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1812917267000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst       192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       192000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 696544274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 696544274000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 2509461541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2509461733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       192000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 2509461541000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2509461733000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     35888046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     35888046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     35877956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          35877956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7109393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7109393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     42987349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42987352                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     42987349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42987352                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.539008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539008                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.994506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994506                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.614340                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.614340                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.614340                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.614340                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 93746.554062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93746.554062                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst        96000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        96000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 98516.487486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98516.487486                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        96000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 95023.589688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95023.589762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        96000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 95023.589688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95023.589762                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             19338497                       # number of writebacks
system.l2.writebacks::total                  19338497                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     19338495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       19338495                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      7070332                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7070332                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     26408827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26408829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     26408827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26408829                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 1619532317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1619532317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst       172000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       172000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 625840954000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 625840954000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 2245373271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2245373443000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 2245373271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2245373443000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.539008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.994506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994506                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.614340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.614340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.614340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.614340                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83746.554062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83746.554062                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst        86000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        86000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 88516.487486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88516.487486                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        86000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 85023.589688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85023.589762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        86000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 85023.589688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85023.589762                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      52817649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     26408828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7070334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     19338497                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7070323                       # Transaction distribution
system.membus.trans_dist::ReadExReq          19338495                       # Transaction distribution
system.membus.trans_dist::ReadExResp         19338495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7070334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79226478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79226478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2927828864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2927828864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26408829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26408829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26408829                       # Request fanout histogram
system.membus.reqLayer0.occupancy         65085818500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        71203080500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9305363                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      7543656                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       554836                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      5212718                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2841706                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     54.514862                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            1                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            1                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1730100575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               2238355723                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    242555690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1042849172                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             9305363                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2841706                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1995225503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1148482                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.CacheLines         241998903                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         16848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2238355434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.465900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.986972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1756933730     78.49%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        170279955      7.61%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         60856018      2.72%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        250285731     11.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2238355434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.004157                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.465900                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        148343187                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1691752510                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         333754474                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      63931007                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         574237                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2841660                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred             4                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1019848868                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        134621                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         574237                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        181063715                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       701482849                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         356043902                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     999190713                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1016660714                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts         57260                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      13435011                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          31165                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      525951464                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      423858124                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      3410835                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1747683955                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8885247141                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    718355455                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1748245658                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1731242772                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         16441151                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         145404993                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    298287370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    216327848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     41715916                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2183543                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1016265805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1223441196                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        69364                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     16265793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      9841259                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2238355434                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.546580                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.120124                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1627574278     72.71%     72.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    272103989     12.16%     84.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    185910576      8.31%     93.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     91621871      4.09%     97.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     35869422      1.60%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7829178      0.35%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      6859261      0.31%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3823574      0.17%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      6763285      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2238355434                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3004017      2.06%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd     15874605     10.89%     12.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc     29525811     20.25%     33.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult     12197752      8.37%     41.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       166787      0.11%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       78592807     53.91%     95.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       6432749      4.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     144878230     11.84%     11.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       120000      0.01%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     11.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    139103657     11.37%     23.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     23.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     23.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        40000      0.00%     23.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1781699      0.15%     23.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     72822574      5.95%     29.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     53071755      4.34%     33.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     89733294      7.33%     41.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    173600365     14.19%     55.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     54522934      4.46%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    332216371     27.15%     86.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite    161550317     13.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1223441196                       # Type of FU issued
system.switch_cpus.iq.rate                   0.546580                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           145794528                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.119168                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3072634671                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    289595157                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    279072266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1758467043                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    742960357                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    735982532                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      461151102                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       908084622                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     52188181                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5397882                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        23917                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      5003541                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    233043552                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         574237                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1789167                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     342117651                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1016265805                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     298287370                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    216327848                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            874                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     342215758                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        23917                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       294086                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       260746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       554832                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1223269424                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     505769476                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       171768                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            721769523                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          9039707                       # Number of branches executed
system.switch_cpus.iew.exec_stores          216000047                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.546504                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1015062846                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1015054798                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         572275092                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1140779083                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.453482                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.501653                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     16549032                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       554832                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2235992890                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.447229                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.450083                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1921264079     85.92%     85.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    108770008      4.86%     90.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     70077344      3.13%     93.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40245724      1.80%     95.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     15339567      0.69%     96.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16434420      0.73%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7750494      0.35%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8585229      0.38%     97.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47526025      2.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2235992890                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1000000003                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              504213790                       # Number of memory references committed
system.switch_cpus.commit.loads             292889485                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            9039659                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          731146744                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         645489092                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    139384770     13.94%     13.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       120000      0.01%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    138852512     13.89%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        40000      0.00%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1781699      0.18%     28.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     72809657      7.28%     35.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     53070948      5.31%     40.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     89726627      8.97%     49.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     77780504      7.78%     57.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     51567985      5.16%     62.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    215108981     21.51%     84.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite    159756320     15.98%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1000000003                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47526025                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3205015900                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2035461281                       # The number of ROB writes
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                     289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1000000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.238356                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.238356                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.446757                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.446757                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        924996679                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       218224629                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1747068468                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1148949640                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4562496966                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         92851475                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      6588894962                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      285233485                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     85974702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     42987351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        12649                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            340                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1730100575000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7109396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     55226543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14169964                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         35877956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        35877956                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7109393                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    128962047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             128962054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   5048025280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5048025536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26409158                       # Total snoops (count)
system.tol2bus.snoopTraffic                1237663808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69396510                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000187                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               69383520     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12986      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69396510                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        78875398000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64481023500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
