{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761572714111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761572714111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 10:45:13 2025 " "Processing started: Mon Oct 27 10:45:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761572714111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761572714111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ic-teste-validando -c Ic-teste-validando " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ic-teste-validando -c Ic-teste-validando" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761572714111 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761572715686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572717998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572717998 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(33) " "Verilog HDL warning at alu.sv(33): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/alu.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1761572718107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718158 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aluExtraInst.sv(24) " "Verilog HDL warning at aluExtraInst.sv(24): extended using \"x\" or \"z\"" {  } { { "aluExtraInst.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/aluExtraInst.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1761572718174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluextrainst.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluextrainst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluExtraInst " "Found entity 1: aluExtraInst" {  } { { "aluExtraInst.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/aluExtraInst.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/dmem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(23) " "Verilog HDL warning at extend.sv(23): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/extend.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1761572718283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/extend.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/flopr.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/imem.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/mux2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/mux3.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/regfile.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "riscvsingle.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572718454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572718454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761572719720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:rvsingle " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:rvsingle\"" {  } { { "top.sv" "rvsingle" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572719883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:rvsingle\|controller:c\"" {  } { { "riscvsingle.sv" "c" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/riscvsingle.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572719974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:rvsingle\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572720034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:rvsingle\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|aludec:ad\"" {  } { { "controller.sv" "ad" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572720195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\"" {  } { { "riscvsingle.sv" "dp" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/riscvsingle.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572720392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572720467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "datapath.sv" "pcadd4" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572720671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572721127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscvsingle:rvsingle\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572721251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572721324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:rvsingle\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572721435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux\"" {  } { { "datapath.sv" "resultmux" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572721579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572721707 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 63 imem.sv(25) " "Verilog HDL warning at imem.sv(25): number of words (32) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/imem.sv" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1761572721767 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(17) " "Net \"RAM.data_a\" at imem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/imem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1761572721767 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(17) " "Net \"RAM.waddr_a\" at imem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/imem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1761572721767 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(17) " "Net \"RAM.we_a\" at imem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/imem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1761572721767 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572721767 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/dmem.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1761572727126 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|RAM " "RAM logic \"imem:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imem.sv" "RAM" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/imem.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1761572727126 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscvsingle:rvsingle\|datapath:dp\|regfile:rf\|rf " "RAM logic \"riscvsingle:rvsingle\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/regfile.sv" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1761572727126 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1761572727126 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/db/Ic-teste-validando.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/db/Ic-teste-validando.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1761572727158 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "riscvsingle:rvsingle\|datapath:dp\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"riscvsingle:rvsingle\|datapath:dp\|alu:alu\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/alu.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761572730899 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1761572730899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscvsingle:rvsingle\|datapath:dp\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"riscvsingle:rvsingle\|datapath:dp\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/alu.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761572731203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscvsingle:rvsingle\|datapath:dp\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"riscvsingle:rvsingle\|datapath:dp\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572731204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572731204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572731204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761572731204 ""}  } { { "alu.sv" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/alu.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761572731204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572731368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572731368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572731440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572731440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572731645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572731645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572731831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572731831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761572731987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761572731987 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1761572735846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761572749242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/output_files/Ic-teste-validando.map.smsg " "Generated suppressed messages file C:/Users/Fabio Furlan/Documents/IC-2025/RISC-V-Monociclo-Basico(Funcionando)/RISC-V-Monociclo-Basico-Teste/output_files/Ic-teste-validando.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1761572753815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761572754879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761572754879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6222 " "Implemented 6222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761572759158 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761572759158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6153 " "Implemented 6153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761572759158 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1761572759158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761572759158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761572759221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 10:45:59 2025 " "Processing ended: Mon Oct 27 10:45:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761572759221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761572759221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761572759221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761572759221 ""}
