// Seed: 1273208190
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_6;
  logic id_7;
  reg   id_8 = 1;
  assign id_7 = 1'b0;
  assign id_6 = 1'd0 * "";
  assign id_7 = id_1[1];
  always @(1 or 1) begin
    id_5 = 1;
    if (1)
      if (id_2)
        if (1) begin
          id_8 <= 1;
        end else id_5 <= 1'b0;
  end
endmodule
