<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_u_dma_axi32_wrap_u_dma_axi32_dma_axi32_dual_core_dma_axi32_core0_top_dma_axi32_core0_dma_axi32_core0_channels_dma_axi32_core0_ch0_dma_axi32_ch_fifo_ctrl_dma_axi32_ch_wr_slicerContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000072.htm">tb_top</a>/<a href="z000401.htm">u_dma_axi32_wrap</a>/<a href="z000667.htm">u_dma_axi32</a>/<a href="z000872.htm">dma_axi32_dual_core</a>/<a href="z001769.htm">dma_axi32_core0_top</a>/<a href="z001945.htm">dma_axi32_core0</a>/<a href="z004253.htm">dma_axi32_core0_channels</a>/<a href="z005415.htm">dma_axi32_core0_ch0</a>/<a href="z008567.htm">dma_axi32_ch_fifo_ctrl</a>/<a href="z008781.htm">dma_axi32_ch_wr_slicer</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#71" z="align_wdata[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#72" z="align_wdata_d[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#68" z="append" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/append_wsize[0]" lnk="__HDL_srcfile_43.htm#66"" z="append_wsize[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/append_wsize[1]" lnk="__HDL_srcfile_43.htm#66"" z="append_wsize[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/append_wsize[2]" lnk="__HDL_srcfile_43.htm#66"" z="append_wsize[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/bsel_dec[0]" lnk="__HDL_srcfile_43.htm#75"" z="bsel_dec[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/bsel_dec[1]" lnk="__HDL_srcfile_43.htm#75"" z="bsel_dec[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/bsel_dec[2]" lnk="__HDL_srcfile_43.htm#75"" z="bsel_dec[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/bsel_dec[3]" lnk="__HDL_srcfile_43.htm#75"" z="bsel_dec[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#76" z="bsel_shift[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#76" z="bsel_shift[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#76" z="bsel_shift[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#76" z="bsel_shift[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/direct_wsize[0]" lnk="__HDL_srcfile_43.htm#67"" z="direct_wsize[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/direct_wsize[1]" lnk="__HDL_srcfile_43.htm#67"" z="direct_wsize[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/direct_wsize[2]" lnk="__HDL_srcfile_43.htm#67"" z="direct_wsize[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/join_wsize[0]" lnk="__HDL_srcfile_43.htm#65"" z="join_wsize[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/join_wsize[1]" lnk="__HDL_srcfile_43.htm#65"" z="join_wsize[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/join_wsize[2]" lnk="__HDL_srcfile_43.htm#65"" z="join_wsize[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#64" z="line_remain[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#64" z="line_remain[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#64" z="line_remain[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#69" z="next_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#69" z="next_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#69" z="next_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#74" z="next_wdata[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#78" z="next_wr" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#58" z="slice_bsel[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#58" z="slice_bsel[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#58" z="slice_bsel[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#58" z="slice_bsel[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_pre[0]" lnk="__HDL_srcfile_43.htm#82"" z="slice_bsel_pre[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_pre[1]" lnk="__HDL_srcfile_43.htm#82"" z="slice_bsel_pre[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_pre[2]" lnk="__HDL_srcfile_43.htm#82"" z="slice_bsel_pre[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_pre[3]" lnk="__HDL_srcfile_43.htm#82"" z="slice_bsel_pre[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_swap[0]" lnk="__HDL_srcfile_43.htm#83"" z="slice_bsel_swap[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_swap[1]" lnk="__HDL_srcfile_43.htm#83"" z="slice_bsel_swap[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_swap[2]" lnk="__HDL_srcfile_43.htm#83"" z="slice_bsel_swap[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_bsel_swap[3]" lnk="__HDL_srcfile_43.htm#83"" z="slice_bsel_swap[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#59" z="slice_wdata[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[0]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[1]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[2]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[3]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[4]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[5]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[6]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[7]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[8]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[9]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[10]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[11]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[12]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[13]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[14]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[15]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[16]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[17]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[18]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[19]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[20]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[21]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[22]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[23]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[24]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[25]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[26]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[27]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[28]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[29]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[30]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_pre[31]" lnk="__HDL_srcfile_43.htm#84"" z="slice_wdata_pre[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#85" z="slice_wdata_pre_d[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[0]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[1]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[2]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[3]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[4]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[5]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[6]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[7]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[8]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[9]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[10]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[11]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[12]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[13]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[14]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[15]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[16]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[17]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[18]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[19]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[20]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[21]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[22]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[23]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[24]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[25]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[26]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[27]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[28]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[29]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[30]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wdata_swap[31]" lnk="__HDL_srcfile_43.htm#86"" z="slice_wdata_swap[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_43.htm#80" z="slice_wr_pre" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#57" z="slice_wr_ptr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_43.htm#57" z="slice_wr_ptr[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_43.htm#57" z="slice_wr_ptr[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#57" z="slice_wr_ptr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#57" z="slice_wr_ptr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wr_ptr_pre[0]" lnk="__HDL_srcfile_43.htm#81"" z="slice_wr_ptr_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wr_ptr_pre[1]" lnk="__HDL_srcfile_43.htm#81"" z="slice_wr_ptr_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wr_ptr_pre[2]" lnk="__HDL_srcfile_43.htm#81"" z="slice_wr_ptr_pre[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wr_ptr_pre[3]" lnk="__HDL_srcfile_43.htm#81"" z="slice_wr_ptr_pre[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wr_ptr_pre[4]" lnk="__HDL_srcfile_43.htm#81"" z="slice_wr_ptr_pre[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_43.htm#60" z="slice_wsize[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#60" z="slice_wsize[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_43.htm#60" z="slice_wsize[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wsize_pre[0]" lnk="__HDL_srcfile_43.htm#87"" z="slice_wsize_pre[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wsize_pre[1]" lnk="__HDL_srcfile_43.htm#87"" z="slice_wsize_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/slice_wsize_pre[2]" lnk="__HDL_srcfile_43.htm#87"" z="slice_wsize_pre[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/wr_align_valid[0]" lnk="__HDL_srcfile_43.htm#73"" z="wr_align_valid[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_wr_slicer/wr_align_valid[1]" lnk="__HDL_srcfile_43.htm#73"" z="wr_align_valid[1]" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
