Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Aug  1 15:02:30 2025
| Host         : calma-HP-Z2-Mini-G3-Workstation running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  200          inf        0.000                      0                  200           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/KK_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/VX_reg_0_15_4_4/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 2.135ns (29.508%)  route 5.100ns (70.492%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/KK_reg[5]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/KK_reg[5]/Q
                         net (fo=12, routed)          1.762     2.218    processor/VX_reg_0_15_1_1/DPRA1
    SLICE_X108Y101       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.371 r  processor/VX_reg_0_15_1_1/DP/O
                         net (fo=5, routed)           0.834     3.206    processor/PC10_out[1]
    SLICE_X106Y100       LUT2 (Prop_lut2_I1_O)        0.331     3.537 r  processor/VX_reg_0_15_0_0_i_13/O
                         net (fo=1, routed)           0.000     3.537    processor/VX_reg_0_15_0_0_i_13_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.087 r  processor/VX_reg_0_15_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.087    processor/VX_reg_0_15_0_0_i_5_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.309 r  processor/VX_reg_0_15_7_7_i_3/O[0]
                         net (fo=1, routed)           0.686     4.994    processor/VX_reg_0_15_7_7_i_3_n_7
    SLICE_X107Y101       LUT6 (Prop_lut6_I4_O)        0.299     5.293 r  processor/VX_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           1.020     6.313    processor/VX_reg_0_15_4_4_i_4_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     6.437 r  processor/VX_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.798     7.235    processor/VX_reg_0_15_4_4/D
    SLICE_X108Y102       RAMD32                                       r  processor/VX_reg_0_15_4_4/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.956ns (54.987%)  route 3.239ns (45.013%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE                         0.000     0.000 r  PC_out_reg[2]/C
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PC_out_reg[2]/Q
                         net (fo=1, routed)           3.239     3.695    PC_out_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500     7.195 r  PC_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.195    PC_out[2]
    G14                                                               r  PC_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 3.946ns (56.518%)  route 3.036ns (43.482%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE                         0.000     0.000 r  PC_out_reg[3]/C
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PC_out_reg[3]/Q
                         net (fo=1, routed)           3.036     3.492    PC_out_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490     6.982 r  PC_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.982    PC_out[3]
    D18                                                               r  PC_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/KK_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/PC_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 1.076ns (16.078%)  route 5.616ns (83.922%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/KK_reg[5]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/KK_reg[5]/Q
                         net (fo=12, routed)          1.781     2.237    processor/VX_reg_0_15_7_7/DPRA1
    SLICE_X108Y102       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.361 r  processor/VX_reg_0_15_7_7/DP/O
                         net (fo=4, routed)           0.962     3.323    processor/PC10_out[7]
    SLICE_X106Y102       LUT2 (Prop_lut2_I1_O)        0.124     3.447 r  processor/PC[3]_i_10/O
                         net (fo=1, routed)           0.674     4.121    processor/PC[3]_i_10_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I4_O)        0.124     4.245 r  processor/PC[3]_i_9/O
                         net (fo=1, routed)           0.639     4.884    processor/PC[3]_i_9_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  processor/PC[3]_i_4/O
                         net (fo=1, routed)           0.805     5.813    processor/PC[3]_i_4_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.937 r  processor/PC[3]_i_1/O
                         net (fo=4, routed)           0.755     6.692    processor/PC[3]_i_1_n_0
    SLICE_X112Y106       FDRE                                         r  processor/PC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/KK_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/VX_reg_0_15_4_4/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 2.135ns (32.158%)  route 4.504ns (67.842%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/KK_reg[5]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/KK_reg[5]/Q
                         net (fo=12, routed)          1.762     2.218    processor/VX_reg_0_15_1_1/DPRA1
    SLICE_X108Y101       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.371 r  processor/VX_reg_0_15_1_1/DP/O
                         net (fo=5, routed)           0.834     3.206    processor/PC10_out[1]
    SLICE_X106Y100       LUT2 (Prop_lut2_I1_O)        0.331     3.537 r  processor/VX_reg_0_15_0_0_i_13/O
                         net (fo=1, routed)           0.000     3.537    processor/VX_reg_0_15_0_0_i_13_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.087 r  processor/VX_reg_0_15_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.087    processor/VX_reg_0_15_0_0_i_5_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.309 r  processor/VX_reg_0_15_7_7_i_3/O[0]
                         net (fo=1, routed)           0.686     4.994    processor/VX_reg_0_15_7_7_i_3_n_7
    SLICE_X107Y101       LUT6 (Prop_lut6_I4_O)        0.299     5.293 r  processor/VX_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           1.020     6.313    processor/VX_reg_0_15_4_4_i_4_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     6.437 r  processor/VX_reg_0_15_4_4_i_1/O
                         net (fo=2, routed)           0.202     6.639    processor/VX_reg_0_15_4_4/D
    SLICE_X108Y102       RAMD32                                       r  processor/VX_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/KK_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/PC_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 1.076ns (16.421%)  route 5.476ns (83.579%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/KK_reg[5]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/KK_reg[5]/Q
                         net (fo=12, routed)          1.781     2.237    processor/VX_reg_0_15_7_7/DPRA1
    SLICE_X108Y102       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.361 r  processor/VX_reg_0_15_7_7/DP/O
                         net (fo=4, routed)           0.962     3.323    processor/PC10_out[7]
    SLICE_X106Y102       LUT2 (Prop_lut2_I1_O)        0.124     3.447 r  processor/PC[3]_i_10/O
                         net (fo=1, routed)           0.674     4.121    processor/PC[3]_i_10_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I4_O)        0.124     4.245 r  processor/PC[3]_i_9/O
                         net (fo=1, routed)           0.639     4.884    processor/PC[3]_i_9_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  processor/PC[3]_i_4/O
                         net (fo=1, routed)           0.805     5.813    processor/PC[3]_i_4_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.937 r  processor/PC[3]_i_1/O
                         net (fo=4, routed)           0.615     6.552    processor/PC[3]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  processor/PC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/KK_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/PC_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 1.076ns (16.421%)  route 5.476ns (83.579%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/KK_reg[5]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/KK_reg[5]/Q
                         net (fo=12, routed)          1.781     2.237    processor/VX_reg_0_15_7_7/DPRA1
    SLICE_X108Y102       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.361 r  processor/VX_reg_0_15_7_7/DP/O
                         net (fo=4, routed)           0.962     3.323    processor/PC10_out[7]
    SLICE_X106Y102       LUT2 (Prop_lut2_I1_O)        0.124     3.447 r  processor/PC[3]_i_10/O
                         net (fo=1, routed)           0.674     4.121    processor/PC[3]_i_10_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I4_O)        0.124     4.245 r  processor/PC[3]_i_9/O
                         net (fo=1, routed)           0.639     4.884    processor/PC[3]_i_9_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  processor/PC[3]_i_4/O
                         net (fo=1, routed)           0.805     5.813    processor/PC[3]_i_4_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.937 r  processor/PC[3]_i_1/O
                         net (fo=4, routed)           0.615     6.552    processor/PC[3]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  processor/PC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/KK_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/PC_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 1.076ns (16.421%)  route 5.476ns (83.579%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/KK_reg[5]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/KK_reg[5]/Q
                         net (fo=12, routed)          1.781     2.237    processor/VX_reg_0_15_7_7/DPRA1
    SLICE_X108Y102       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.361 r  processor/VX_reg_0_15_7_7/DP/O
                         net (fo=4, routed)           0.962     3.323    processor/PC10_out[7]
    SLICE_X106Y102       LUT2 (Prop_lut2_I1_O)        0.124     3.447 r  processor/PC[3]_i_10/O
                         net (fo=1, routed)           0.674     4.121    processor/PC[3]_i_10_n_0
    SLICE_X106Y102       LUT6 (Prop_lut6_I4_O)        0.124     4.245 r  processor/PC[3]_i_9/O
                         net (fo=1, routed)           0.639     4.884    processor/PC[3]_i_9_n_0
    SLICE_X107Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  processor/PC[3]_i_4/O
                         net (fo=1, routed)           0.805     5.813    processor/PC[3]_i_4_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I5_O)        0.124     5.937 r  processor/PC[3]_i_1/O
                         net (fo=4, routed)           0.615     6.552    processor/PC[3]_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  processor/PC_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/NNN_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/VX_reg_0_15_6_6/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 2.267ns (36.261%)  route 3.985ns (63.739%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/NNN_reg[9]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/NNN_reg[9]/Q
                         net (fo=25, routed)          1.598     2.054    processor/VX_reg_0_15_2_2/A1
    SLICE_X108Y101       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     2.206 r  processor/VX_reg_0_15_2_2/SP/O
                         net (fo=11, routed)          0.543     2.750    processor/PC1[2]
    SLICE_X109Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.898     3.648 r  processor/VX_reg_0_15_1_1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.648    processor/VX_reg_0_15_1_1_i_9_n_0
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.982 r  processor/VX_reg_0_15_7_7_i_6/O[1]
                         net (fo=1, routed)           0.804     4.786    processor/p_1_out[6]
    SLICE_X107Y101       LUT6 (Prop_lut6_I1_O)        0.303     5.089 r  processor/VX_reg_0_15_6_6_i_4/O
                         net (fo=1, routed)           0.574     5.663    processor/VX_reg_0_15_6_6_i_4_n_0
    SLICE_X107Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.787 r  processor/VX_reg_0_15_6_6_i_1/O
                         net (fo=2, routed)           0.465     6.252    processor/VX_reg_0_15_6_6/D
    SLICE_X108Y102       RAMD32                                       r  processor/VX_reg_0_15_6_6/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/NNN_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/VX_reg_0_15_6_6/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 2.267ns (36.261%)  route 3.985ns (63.739%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE                         0.000     0.000 r  processor/NNN_reg[9]/C
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  processor/NNN_reg[9]/Q
                         net (fo=25, routed)          1.598     2.054    processor/VX_reg_0_15_2_2/A1
    SLICE_X108Y101       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     2.206 r  processor/VX_reg_0_15_2_2/SP/O
                         net (fo=11, routed)          0.543     2.750    processor/PC1[2]
    SLICE_X109Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.898     3.648 r  processor/VX_reg_0_15_1_1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.648    processor/VX_reg_0_15_1_1_i_9_n_0
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.982 r  processor/VX_reg_0_15_7_7_i_6/O[1]
                         net (fo=1, routed)           0.804     4.786    processor/p_1_out[6]
    SLICE_X107Y101       LUT6 (Prop_lut6_I1_O)        0.303     5.089 r  processor/VX_reg_0_15_6_6_i_4/O
                         net (fo=1, routed)           0.574     5.663    processor/VX_reg_0_15_6_6_i_4_n_0
    SLICE_X107Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.787 r  processor/VX_reg_0_15_6_6_i_1/O
                         net (fo=2, routed)           0.465     6.252    processor/VX_reg_0_15_6_6/D
    SLICE_X108Y102       RAMD32                                       r  processor/VX_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/opcode_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/data_path_msb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.698%)  route 0.137ns (49.302%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  processor/opcode_reg[12]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/opcode_reg[12]/Q
                         net (fo=6, routed)           0.137     0.278    processor/opcode_reg_n_0_[12]
    SLICE_X112Y103       FDRE                                         r  processor/data_path_msb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/opcode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/data_path_msb_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.698%)  route 0.137ns (49.302%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  processor/opcode_reg[13]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/opcode_reg[13]/Q
                         net (fo=6, routed)           0.137     0.278    processor/opcode_reg_n_0_[13]
    SLICE_X112Y103       FDRE                                         r  processor/data_path_msb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/opcode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/data_path_msb_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.008%)  route 0.141ns (49.992%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  processor/opcode_reg[15]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/opcode_reg[15]/Q
                         net (fo=7, routed)           0.141     0.282    processor/opcode_reg_n_0_[15]
    SLICE_X112Y103       FDRE                                         r  processor/data_path_msb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE                         0.000     0.000 r  processor/PC_reg[0]/C
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  processor/PC_reg[0]/Q
                         net (fo=2, routed)           0.121     0.285    PC[0]
    SLICE_X113Y105       FDRE                                         r  PC_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/PC_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE                         0.000     0.000 r  processor/PC_reg[3]/C
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  processor/PC_reg[3]/Q
                         net (fo=2, routed)           0.121     0.285    PC[3]
    SLICE_X113Y105       FDRE                                         r  PC_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/opcode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/KK_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.148ns (47.846%)  route 0.161ns (52.154%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE                         0.000     0.000 r  processor/opcode_reg[5]/C
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  processor/opcode_reg[5]/Q
                         net (fo=1, routed)           0.161     0.309    processor/opcode_reg_n_0_[5]
    SLICE_X111Y104       FDRE                                         r  processor/KK_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/FSM_onehot_stage_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/pce_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.720%)  route 0.136ns (42.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  processor/FSM_onehot_stage_reg[2]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/FSM_onehot_stage_reg[2]/Q
                         net (fo=15, routed)          0.136     0.277    processor/FSM_onehot_stage_reg_n_0_[2]
    SLICE_X111Y102       LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  processor/pce[4]_i_1/O
                         net (fo=1, routed)           0.000     0.322    processor/pce[4]_i_1_n_0
    SLICE_X111Y102       FDSE                                         r  processor/pce_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/opcode_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/data_path_msb_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.128ns (39.351%)  route 0.197ns (60.649%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  processor/opcode_reg[14]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  processor/opcode_reg[14]/Q
                         net (fo=7, routed)           0.197     0.325    processor/opcode_reg_n_0_[14]
    SLICE_X112Y103       FDRE                                         r  processor/data_path_msb_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/opcode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/data_path_lsb_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.402%)  route 0.161ns (49.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE                         0.000     0.000 r  processor/opcode_reg[1]/C
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  processor/opcode_reg[1]/Q
                         net (fo=5, routed)           0.161     0.325    processor/opcode_reg_n_0_[1]
    SLICE_X112Y103       FDRE                                         r  processor/data_path_lsb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/FSM_onehot_stage_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/pce_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.942%)  route 0.153ns (45.058%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  processor/FSM_onehot_stage_reg[3]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/FSM_onehot_stage_reg[3]/Q
                         net (fo=12, routed)          0.153     0.294    processor/FSM_onehot_stage_reg_n_0_[3]
    SLICE_X110Y104       LUT6 (Prop_lut6_I3_O)        0.045     0.339 r  processor/pce[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    processor/pce[0]_i_1_n_0
    SLICE_X110Y104       FDRE                                         r  processor/pce_reg[0]/D
  -------------------------------------------------------------------    -------------------





