// Seed: 244337974
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    input wand id_3,
    input wor id_4
    , id_7,
    input tri id_5
);
  always @(1) $signed(28);
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_4 = 32'd23
) (
    input uwire _id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wor id_3,
    input wor _id_4,
    input tri1 id_5,
    output tri1 id_6
);
  assign id_1 = 1;
  bit [1  *  id_4  -  -1 : id_0] id_8;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_2,
      id_2,
      id_5
  );
  assign id_1 = -1;
  assign id_3 = id_2;
  always @(posedge 1 <= id_0 or posedge id_2) id_8 <= 1;
endmodule
