// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2021 Michael Walle <michael@walle.cc>
 */
/dts-v1/;
/include/ "zynq-7000.dtsi"

#include "dt-bindings/clock/xlnx-zynq-clk.h"

/ {
	model = "Ebang EBAZ4205";
	compatible = "ebang,ebaz4205", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		serial0 = &uart1;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x10000000>;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&amba {
	// GIC interrupts 29-32
	// cells: 0=spi/1=ppi    intno    1=low-to-high edge triggered  4=active high level-sensitive

	serial@42c00000 {
		compatible = "xlnx,xps-uartlite-1.00.a";
		reg = <0x42c00000 0x10000>;
		clocks = <&clkc CLK_FCLK0>;
		clock-names = "s_axi_aclk";
		interrupt-parent = <&intc>;
		interrupts = <0 30 1>;
		port-number = <0>;
		current-speed = <115200>;
		xlnx,data-bits = <8>;
		xlnx,use-parity = <0>;
	};

	serial@42c10000 {
		compatible = "xlnx,xps-uartlite-1.00.a";
		reg = <0x42c10000 0x10000>;
		clocks = <&clkc CLK_FCLK0>;
		clock-names = "s_axi_aclk";
		interrupt-parent = <&intc>;
		interrupts = <0 32 1>;
		port-number = <1>;
		current-speed = <115200>;
		xlnx,data-bits = <8>;
		xlnx,use-parity = <0>;
	};

	i2c@41600000 {
		compatible = "xlnx,axi-iic-2.1";
		clocks = <&clkc CLK_FCLK0>;
		interrupt-parent = <&intc>;
		interrupts = <0 29 4>;
		reg = <0x41600000 0x10000>;
		#size-cells = <0>;
		#address-cells = <1>;

		sensor@40 {
			reg = <0x40>;
			compatible = "meas,htu21";
		};

		sensor@77 {
			reg = <0x77>;
			compatible = "bosch,bmp180";
		};
	};

	i2c@41610000 {
		compatible = "xlnx,xps-iic-2.00.a";
		clocks = <&clkc CLK_FCLK0>;
		interrupt-parent = <&intc>;
		interrupts = <0 31 4>;
		reg = <0x41610000 0x10000>;
		#size-cells = <0>;
		#address-cells = <1>;
	};

	gpio@41200000 {
		compatible = "xlnx,xps-gpio-1.00.a";
		reg = <0x41200000 0x10000>;
		clocks = <&clkc CLK_FCLK0>;
		#gpio-cells = <2>;
		gpio-controller;
		xlnx,all-inputs = <0x0>;
		xlnx,all-outputs = <0x0>;
		xlnx,dout-default = <0x0>;
		xlnx,gpio-width = <4>;
		xlnx,tri-default = <0xFFFFFFFF>;
	};
};

&clkc {
	ps-clk-frequency = <33333333>;
	fclk-enable = <8>;
};

&gem0 {
	status = "okay";
	phy-mode = "mii";
	phy-handle = <&phy>;

	/* PHY clock */
	assigned-clocks = <&clkc 18>;
	assigned-clock-rates = <25000000>;

	phy: ethernet-phy@0 {
		reg = <0>;
	};
};

&gpio0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio0_default>;
};

&nfc0 {
	status = "okay";

	nand@0 {
		reg = <0>;
	};
};

&pinctrl0 {
	pinctrl_gpio0_default: gpio0-default {
		mux {
			groups = "gpio0_20_grp", "gpio0_32_grp";
			function = "gpio0";
		};

		conf {
			groups = "gpio0_20_grp", "gpio0_32_grp";
			io-standard = <3>;
			slew-rate = <0>;
		};

		conf-pull-up {
			pins = "MIO20", "MIO32";
			bias-disable;
		};
	};

	pinctrl_sdhci0_default: sdhci0-default {
		mux {
			groups = "sdio0_2_grp";
			function = "sdio0";
		};

		conf {
			groups = "sdio0_2_grp";
			io-standard = <3>;
			slew-rate = <0>;
			bias-disable;
		};

		mux-cd {
			groups = "gpio0_34_grp";
			function = "sdio0_cd";
		};

		conf-cd {
			groups = "gpio0_34_grp";
			io-standard = <3>;
			slew-rate = <0>;
			bias-high-impedance;
			bias-pull-up;
		};
	};

	pinctrl_uart1_default: uart1-default {
		mux {
			groups = "uart1_4_grp";
			function = "uart1";
		};

		conf {
			groups = "uart1_4_grp";
			io-standard = <3>;
			slew-rate = <0>;
		};

		conf-rx {
			pins = "MIO25";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO24";
			bias-disable;
		};
	};
};

&smcc {
	status = "okay";
};

&sdhci0 {
	status = "okay";
	disable-wp;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sdhci0_default>;
};

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_default>;
};
