$date
	Tue Sep 09 12:24:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pasub_tb $end
$var wire 4 ! d [3:0] $end
$var wire 1 " bo $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c $end
$var wire 4 ( d [3:0] $end
$var wire 1 " bo $end
$var wire 1 ) b3 $end
$var wire 1 * b2 $end
$var wire 1 + b1 $end
$scope module s1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % c $end
$var reg 1 + bo $end
$var reg 1 . d $end
$upscope $end
$scope module s2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + c $end
$var reg 1 * bo $end
$var reg 1 1 d $end
$upscope $end
$scope module s3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * c $end
$var reg 1 ) bo $end
$var reg 1 4 d $end
$upscope $end
$scope module s4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) c $end
$var reg 1 " bo $end
$var reg 1 7 d $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#10
0"
07
0)
04
0*
01
0+
b0 !
b0 (
0.
0-
00
03
06
0,
0/
02
05
0%
b0 $
b0 '
b0 #
b0 &
#20
1"
17
1)
14
1*
11
1+
b1111 !
b1111 (
1.
1%
#30
0"
07
0)
04
0*
01
0+
b0 !
b0 (
0.
1-
10
13
16
1,
1/
12
15
0%
b1111 $
b1111 '
b1111 #
b1111 &
#40
1"
17
1)
14
1*
11
1+
b1111 !
b1111 (
1.
1%
#50
0*
01
0"
07
b101 !
b101 (
14
00
06
0,
02
0%
b101 $
b101 '
b1010 #
b1010 &
#60
b100 !
b100 (
0.
1%
#70
04
17
1*
11
0)
1"
0+
b1011 !
b1011 (
1.
0-
10
03
16
1,
0/
12
05
0%
b1010 $
b1010 '
b101 #
b101 &
#80
b1010 !
b1010 (
0.
1%
#90
