Protel Design System Design Rule Check
PCB File : D:\D19 PTIT\My Do An\CAD Altium\Gate test in\Test Gate.PcbDoc
Date     : 09/11/2023
Time     : 2:43:15 CH

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.51mm) (Max=1.5mm) (Preferred=1.12mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-1(13.05mm,59.415mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-2(6.7mm,59.415mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-3(10.51mm,54.335mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U3-1(57.068mm,68.191mm) on Top Layer And Pad U3-2(57.068mm,69.141mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U3-2(57.068mm,69.141mm) on Top Layer And Pad U3-3(57.068mm,70.091mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U3-4(54.068mm,70.091mm) on Top Layer And Pad U3-5(54.068mm,69.141mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U3-5(54.068mm,69.141mm) on Top Layer And Pad U3-6(54.068mm,68.191mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (64.485mm,69.551mm) on Top Overlay And Pad T1-1(65.272mm,68.154mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (81.205mm,63.557mm) on Top Overlay And Pad L2-1(81.205mm,64.827mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (81.205mm,63.557mm) on Top Overlay And Pad L2-2(81.205mm,62.287mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-1(25.051mm,61.433mm) on Top Layer And Track (24.165mm,60.854mm)(24.165mm,62.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C1-1(25.051mm,61.433mm) on Top Layer And Track (24.165mm,62.24mm)(25.943mm,62.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(25.051mm,61.433mm) on Top Layer And Track (24.365mm,60.254mm)(24.365mm,60.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(25.051mm,61.433mm) on Top Layer And Track (25.736mm,60.254mm)(25.736mm,60.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-1(25.051mm,61.433mm) on Top Layer And Track (25.943mm,60.854mm)(25.943mm,62.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-2(25.051mm,59.533mm) on Top Layer And Track (24.165mm,58.734mm)(24.165mm,60.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(25.051mm,59.533mm) on Top Layer And Track (24.165mm,58.734mm)(25.943mm,58.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(25.051mm,59.533mm) on Top Layer And Track (24.365mm,60.254mm)(24.365mm,60.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(25.051mm,59.533mm) on Top Layer And Track (25.736mm,60.254mm)(25.736mm,60.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-2(25.051mm,59.533mm) on Top Layer And Track (25.943mm,58.734mm)(25.943mm,60.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-1(28.869mm,59.541mm) on Top Layer And Track (27.976mm,58.734mm)(27.976mm,60.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C2-1(28.869mm,59.541mm) on Top Layer And Track (27.976mm,58.734mm)(29.754mm,58.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(28.869mm,59.541mm) on Top Layer And Track (28.183mm,60.263mm)(28.183mm,60.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(28.869mm,59.541mm) on Top Layer And Track (29.554mm,60.263mm)(29.554mm,60.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-1(28.869mm,59.541mm) on Top Layer And Track (29.754mm,58.734mm)(29.754mm,60.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-2(28.869mm,61.441mm) on Top Layer And Track (27.976mm,60.895mm)(27.976mm,62.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(28.869mm,61.441mm) on Top Layer And Track (27.976mm,62.24mm)(29.754mm,62.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(28.869mm,61.441mm) on Top Layer And Track (28.183mm,60.263mm)(28.183mm,60.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(28.869mm,61.441mm) on Top Layer And Track (29.554mm,60.263mm)(29.554mm,60.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-2(28.869mm,61.441mm) on Top Layer And Track (29.754mm,60.895mm)(29.754mm,62.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C3-1(21.922mm,52.741mm) on Top Layer And Track (21.115mm,51.855mm)(21.115mm,53.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-1(21.922mm,52.741mm) on Top Layer And Track (21.115mm,51.855mm)(22.501mm,51.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-1(21.922mm,52.741mm) on Top Layer And Track (21.115mm,53.633mm)(22.501mm,53.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(21.922mm,52.741mm) on Top Layer And Track (22.644mm,52.055mm)(23.101mm,52.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(21.922mm,52.741mm) on Top Layer And Track (22.644mm,53.427mm)(23.101mm,53.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(23.822mm,52.741mm) on Top Layer And Track (22.644mm,52.055mm)(23.101mm,52.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(23.822mm,52.741mm) on Top Layer And Track (22.644mm,53.427mm)(23.101mm,53.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-2(23.822mm,52.741mm) on Top Layer And Track (23.276mm,51.855mm)(24.621mm,51.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-2(23.822mm,52.741mm) on Top Layer And Track (23.276mm,53.633mm)(24.621mm,53.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(23.822mm,52.741mm) on Top Layer And Track (24.621mm,51.855mm)(24.621mm,53.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C4-1(50.264mm,69.705mm) on Top Layer And Track (49.248mm,65.388mm)(49.248mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C4-1(50.264mm,69.705mm) on Top Layer And Track (49.248mm,70.722mm)(51.28mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C4-1(50.264mm,69.705mm) on Top Layer And Track (51.28mm,65.388mm)(51.28mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C4-2(50.264mm,66.405mm) on Top Layer And Track (49.248mm,65.388mm)(49.248mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C4-2(50.264mm,66.405mm) on Top Layer And Track (49.248mm,65.388mm)(49.781mm,65.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C4-2(50.264mm,66.405mm) on Top Layer And Track (49.781mm,65.388mm)(51.28mm,65.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C4-2(50.264mm,66.405mm) on Top Layer And Track (51.28mm,65.388mm)(51.28mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C5-1(76.492mm,69.705mm) on Top Layer And Track (75.476mm,65.388mm)(75.476mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C5-1(76.492mm,69.705mm) on Top Layer And Track (75.476mm,70.722mm)(77.508mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C5-1(76.492mm,69.705mm) on Top Layer And Track (77.508mm,65.388mm)(77.508mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C5-2(76.492mm,66.405mm) on Top Layer And Track (75.476mm,65.388mm)(75.476mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C5-2(76.492mm,66.405mm) on Top Layer And Track (75.476mm,65.388mm)(76.009mm,65.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C5-2(76.492mm,66.405mm) on Top Layer And Track (76.009mm,65.388mm)(77.508mm,65.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C5-2(76.492mm,66.405mm) on Top Layer And Track (77.508mm,65.388mm)(77.508mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(66.415mm,58.749mm) on Top Layer And Track (67.915mm,58.749mm)(68.115mm,58.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (68.115mm,58.249mm)(68.815mm,58.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (68.115mm,59.149mm)(68.815mm,58.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (68.815mm,58.249mm)(68.815mm,59.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (68.815mm,58.749mm)(68.915mm,58.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (71.971mm,57.098mm)(71.971mm,58.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (71.971mm,58.495mm)(72.165mm,58.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (71.971mm,59.003mm)(71.971mm,60.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(70.415mm,58.749mm) on Top Layer And Track (71.971mm,59.003mm)(72.165mm,59.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad D1A-1(5.73mm,67.925mm) on Multi-Layer And Track (6.873mm,67.925mm)(7.635mm,67.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D1A-2(13.35mm,67.925mm) on Multi-Layer And Text "LED2" (15.722mm,67.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad D1A-2(13.35mm,67.925mm) on Multi-Layer And Track (11.445mm,67.925mm)(12.207mm,67.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad IC1-1(33.058mm,63.426mm) on Top Layer And Track (32.438mm,64.091mm)(35.588mm,64.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad IC1-2(34.008mm,63.426mm) on Top Layer And Track (32.438mm,64.091mm)(35.588mm,64.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad IC1-3(34.958mm,63.426mm) on Top Layer And Track (32.438mm,64.091mm)(35.588mm,64.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JACK DC1-3(10.51mm,54.335mm) on Multi-Layer And Track (-0.92mm,54.843mm)(12.923mm,54.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad L1-1(51.816mm,58.607mm) on Top Layer And Track (49.53mm,54.67mm)(49.53mm,62.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-1(51.816mm,58.607mm) on Top Layer And Track (49.53mm,54.67mm)(60.452mm,54.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-1(51.816mm,58.607mm) on Top Layer And Track (49.53mm,62.544mm)(60.452mm,62.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-2(58.166mm,58.607mm) on Top Layer And Track (49.53mm,54.67mm)(60.452mm,54.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad L1-2(58.166mm,58.607mm) on Top Layer And Track (49.53mm,62.544mm)(60.452mm,62.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad L1-2(58.166mm,58.607mm) on Top Layer And Track (60.452mm,54.67mm)(60.452mm,62.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(81.205mm,64.827mm) on Multi-Layer And Track (79.935mm,64.065mm)(82.475mm,64.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(81.205mm,62.287mm) on Multi-Layer And Track (79.935mm,63.049mm)(81.205mm,63.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(81.205mm,62.287mm) on Multi-Layer And Track (79.935mm,64.065mm)(81.205mm,63.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(81.205mm,62.287mm) on Multi-Layer And Track (81.205mm,63.049mm)(82.475mm,63.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(81.205mm,62.287mm) on Multi-Layer And Track (81.205mm,63.049mm)(82.475mm,64.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(21.464mm,70mm) on Top Layer And Track (21.464mm,69.111mm)(21.464mm,69.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(21.464mm,70mm) on Top Layer And Track (21.464mm,69.111mm)(23.75mm,69.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(21.464mm,70mm) on Top Layer And Track (21.464mm,70.762mm)(21.464mm,70.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(21.464mm,70mm) on Top Layer And Track (21.464mm,70.889mm)(23.75mm,70.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED1-1(21.464mm,70mm) on Top Layer And Track (22.277mm,69.39mm)(22.277mm,70.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED1-1(21.464mm,70mm) on Top Layer And Track (22.277mm,69.39mm)(22.836mm,69.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED1-1(21.464mm,70mm) on Top Layer And Track (22.277mm,70.559mm)(22.836mm,70mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(23.75mm,70mm) on Top Layer And Track (21.464mm,69.111mm)(23.75mm,69.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(23.75mm,70mm) on Top Layer And Track (21.464mm,70.889mm)(23.75mm,70.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad LED1-2(23.75mm,70mm) on Top Layer And Track (22.277mm,69.39mm)(22.836mm,69.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad LED1-2(23.75mm,70mm) on Top Layer And Track (22.277mm,70.559mm)(22.836mm,70mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(23.75mm,70mm) on Top Layer And Track (22.912mm,69.34mm)(22.912mm,70.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(23.75mm,70mm) on Top Layer And Track (23.75mm,69.111mm)(23.75mm,69.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(23.75mm,70mm) on Top Layer And Track (23.75mm,70.762mm)(23.75mm,70.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(16.832mm,69.882mm) on Top Layer And Track (16.832mm,68.993mm)(16.832mm,69.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(16.832mm,69.882mm) on Top Layer And Track (16.832mm,68.993mm)(19.118mm,68.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(16.832mm,69.882mm) on Top Layer And Track (16.832mm,70.644mm)(16.832mm,70.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(16.832mm,69.882mm) on Top Layer And Track (16.832mm,70.771mm)(19.118mm,70.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED2-1(16.832mm,69.882mm) on Top Layer And Track (17.645mm,69.272mm)(17.645mm,70.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED2-1(16.832mm,69.882mm) on Top Layer And Track (17.645mm,69.272mm)(18.204mm,69.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED2-1(16.832mm,69.882mm) on Top Layer And Track (17.645mm,70.441mm)(18.204mm,69.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(19.118mm,69.882mm) on Top Layer And Track (16.832mm,68.993mm)(19.118mm,68.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(19.118mm,69.882mm) on Top Layer And Track (16.832mm,70.771mm)(19.118mm,70.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad LED2-2(19.118mm,69.882mm) on Top Layer And Track (17.645mm,69.272mm)(18.204mm,69.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad LED2-2(19.118mm,69.882mm) on Top Layer And Track (17.645mm,70.441mm)(18.204mm,69.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(19.118mm,69.882mm) on Top Layer And Track (18.28mm,69.221mm)(18.28mm,70.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(19.118mm,69.882mm) on Top Layer And Track (19.118mm,68.993mm)(19.118mm,69.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(19.118mm,69.882mm) on Top Layer And Track (19.118mm,70.644mm)(19.118mm,70.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(21.626mm,66.703mm) on Top Layer And Track (20.821mm,65.798mm)(20.821mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(21.626mm,66.703mm) on Top Layer And Track (20.821mm,65.798mm)(22.205mm,65.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(21.626mm,66.703mm) on Top Layer And Track (20.821mm,67.602mm)(22.205mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(21.626mm,66.703mm) on Top Layer And Track (22.347mm,66.017mm)(22.804mm,66.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(21.626mm,66.703mm) on Top Layer And Track (22.347mm,67.388mm)(22.804mm,67.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(23.526mm,66.703mm) on Top Layer And Track (22.347mm,66.017mm)(22.804mm,66.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(23.526mm,66.703mm) on Top Layer And Track (22.347mm,67.388mm)(22.804mm,67.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(23.526mm,66.703mm) on Top Layer And Track (22.98mm,65.798mm)(24.321mm,65.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(23.526mm,66.703mm) on Top Layer And Track (22.98mm,67.602mm)(24.321mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(23.526mm,66.703mm) on Top Layer And Track (24.321mm,65.798mm)(24.321mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(17.059mm,66.703mm) on Top Layer And Track (16.255mm,65.798mm)(16.255mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(17.059mm,66.703mm) on Top Layer And Track (16.255mm,65.798mm)(17.638mm,65.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-1(17.059mm,66.703mm) on Top Layer And Track (16.255mm,67.602mm)(17.638mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(17.059mm,66.703mm) on Top Layer And Track (17.781mm,66.017mm)(18.238mm,66.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(17.059mm,66.703mm) on Top Layer And Track (17.781mm,67.388mm)(18.238mm,67.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(18.959mm,66.703mm) on Top Layer And Track (17.781mm,66.017mm)(18.238mm,66.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(18.959mm,66.703mm) on Top Layer And Track (17.781mm,67.388mm)(18.238mm,67.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-2(18.959mm,66.703mm) on Top Layer And Track (18.413mm,65.798mm)(19.755mm,65.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-2(18.959mm,66.703mm) on Top Layer And Track (18.413mm,67.602mm)(19.755mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R2-2(18.959mm,66.703mm) on Top Layer And Track (19.755mm,65.798mm)(19.755mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(17.145mm,52.684mm) on Top Layer And Track (16.34mm,51.779mm)(16.34mm,53.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(17.145mm,52.684mm) on Top Layer And Track (16.34mm,51.779mm)(17.724mm,51.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-1(17.145mm,52.684mm) on Top Layer And Track (16.34mm,53.583mm)(17.724mm,53.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(17.145mm,52.684mm) on Top Layer And Track (17.866mm,51.998mm)(18.323mm,51.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(17.145mm,52.684mm) on Top Layer And Track (17.866mm,53.369mm)(18.323mm,53.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(19.045mm,52.684mm) on Top Layer And Track (17.866mm,51.998mm)(18.323mm,51.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(19.045mm,52.684mm) on Top Layer And Track (17.866mm,53.369mm)(18.323mm,53.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-2(19.045mm,52.684mm) on Top Layer And Track (18.499mm,51.779mm)(19.84mm,51.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-2(19.045mm,52.684mm) on Top Layer And Track (18.499mm,53.583mm)(19.84mm,53.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R3-2(19.045mm,52.684mm) on Top Layer And Track (19.84mm,51.779mm)(19.84mm,53.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-1(28.875mm,64.407mm) on Top Layer And Track (27.976mm,63.602mm)(27.976mm,64.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(28.875mm,64.407mm) on Top Layer And Track (27.976mm,63.602mm)(29.78mm,63.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(28.875mm,64.407mm) on Top Layer And Track (28.189mm,65.128mm)(28.189mm,65.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(28.875mm,64.407mm) on Top Layer And Track (29.561mm,65.128mm)(29.561mm,65.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(28.875mm,64.407mm) on Top Layer And Track (29.78mm,63.602mm)(29.78mm,64.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-2(28.875mm,66.307mm) on Top Layer And Track (27.976mm,65.761mm)(27.976mm,67.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R4-2(28.875mm,66.307mm) on Top Layer And Track (27.976mm,67.102mm)(29.78mm,67.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(28.875mm,66.307mm) on Top Layer And Track (28.189mm,65.128mm)(28.189mm,65.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(28.875mm,66.307mm) on Top Layer And Track (29.561mm,65.128mm)(29.561mm,65.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-2(28.875mm,66.307mm) on Top Layer And Track (29.78mm,65.761mm)(29.78mm,67.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(28.881mm,56.676mm) on Top Layer And Track (27.976mm,56.097mm)(27.976mm,57.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(28.881mm,56.676mm) on Top Layer And Track (27.976mm,57.481mm)(29.78mm,57.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(28.881mm,56.676mm) on Top Layer And Track (28.195mm,55.498mm)(28.195mm,55.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(28.881mm,56.676mm) on Top Layer And Track (29.566mm,55.498mm)(29.566mm,55.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-1(28.881mm,56.676mm) on Top Layer And Track (29.78mm,56.097mm)(29.78mm,57.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(28.881mm,54.776mm) on Top Layer And Track (27.976mm,53.981mm)(27.976mm,55.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(28.881mm,54.776mm) on Top Layer And Track (27.976mm,53.981mm)(29.78mm,53.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(28.881mm,54.776mm) on Top Layer And Track (28.195mm,55.498mm)(28.195mm,55.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(28.881mm,54.776mm) on Top Layer And Track (29.566mm,55.498mm)(29.566mm,55.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-2(28.881mm,54.776mm) on Top Layer And Track (29.78mm,53.981mm)(29.78mm,55.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-1(60.063mm,68.026mm) on Top Layer And Track (59.164mm,67.222mm)(59.164mm,68.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(60.063mm,68.026mm) on Top Layer And Track (59.164mm,67.222mm)(60.968mm,67.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(60.063mm,68.026mm) on Top Layer And Track (59.377mm,68.747mm)(59.377mm,69.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(60.063mm,68.026mm) on Top Layer And Track (60.749mm,68.747mm)(60.749mm,69.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(60.063mm,68.026mm) on Top Layer And Track (60.968mm,67.222mm)(60.968mm,68.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-2(60.063mm,69.926mm) on Top Layer And Track (59.164mm,69.38mm)(59.164mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R6-2(60.063mm,69.926mm) on Top Layer And Track (59.164mm,70.722mm)(60.968mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(60.063mm,69.926mm) on Top Layer And Track (59.377mm,68.747mm)(59.377mm,69.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(60.063mm,69.926mm) on Top Layer And Track (60.749mm,68.747mm)(60.749mm,69.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-2(60.063mm,69.926mm) on Top Layer And Track (60.968mm,69.38mm)(60.968mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(81.144mm,69.917mm) on Top Layer And Track (80.24mm,69.338mm)(80.24mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(81.144mm,69.917mm) on Top Layer And Track (80.24mm,70.722mm)(82.043mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(81.144mm,69.917mm) on Top Layer And Track (80.458mm,68.739mm)(80.458mm,69.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(81.144mm,69.917mm) on Top Layer And Track (81.83mm,68.739mm)(81.83mm,69.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-1(81.144mm,69.917mm) on Top Layer And Track (82.043mm,69.338mm)(82.043mm,70.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-2(81.144mm,68.017mm) on Top Layer And Track (80.24mm,67.222mm)(80.24mm,68.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R7-2(81.144mm,68.017mm) on Top Layer And Track (80.24mm,67.222mm)(82.043mm,67.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(81.144mm,68.017mm) on Top Layer And Track (80.458mm,68.739mm)(80.458mm,69.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(81.144mm,68.017mm) on Top Layer And Track (81.83mm,68.739mm)(81.83mm,69.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-2(81.144mm,68.017mm) on Top Layer And Track (82.043mm,67.222mm)(82.043mm,68.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad S1-1(37.886mm,68.694mm) on Multi-Layer And Track (36.896mm,66.688mm)(36.896mm,70.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad S1-2(45.886mm,68.694mm) on Multi-Layer And Track (46.903mm,66.688mm)(46.903mm,70.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-1(17.963mm,56.649mm) on Top Layer And Track (17.363mm,57.549mm)(22.363mm,57.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-2(19.233mm,56.649mm) on Top Layer And Track (17.363mm,57.549mm)(22.363mm,57.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-3(20.503mm,56.649mm) on Top Layer And Track (17.363mm,57.549mm)(22.363mm,57.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-4(21.773mm,56.649mm) on Top Layer And Track (17.363mm,57.549mm)(22.363mm,57.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-5(21.773mm,62.749mm) on Top Layer And Track (17.363mm,61.849mm)(22.363mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-6(20.503mm,62.749mm) on Top Layer And Track (17.363mm,61.849mm)(22.363mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-7(19.233mm,62.749mm) on Top Layer And Track (17.363mm,61.849mm)(22.363mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-8(17.963mm,62.749mm) on Top Layer And Track (17.363mm,61.849mm)(22.363mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :182

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Arc (81.205mm,63.557mm) on Top Overlay And Text "L2" (83.108mm,64.308mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "5V" (89.752mm,69.998mm) on Top Overlay And Track (89.257mm,71.878mm)(97.377mm,71.878mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "5V" (89.752mm,69.998mm) on Top Overlay And Track (92.047mm,71.878mm)(92.047mm,74.418mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "G13" (98mm,77.394mm) on Top Overlay And Text "G13" (98mm,77.394mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R1" (21.956mm,63.866mm) on Top Overlay And Track (20.821mm,65.798mm)(22.205mm,65.798mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R1" (21.956mm,63.866mm) on Top Overlay And Track (22.98mm,65.798mm)(24.321mm,65.798mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "R2" (16.41mm,63.866mm) on Top Overlay And Track (16.255mm,65.798mm)(16.255mm,67.602mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R2" (16.41mm,63.866mm) on Top Overlay And Track (16.255mm,65.798mm)(17.638mm,65.798mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R2" (16.41mm,63.866mm) on Top Overlay And Track (18.413mm,65.798mm)(19.755mm,65.798mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R6" (59.318mm,65.902mm) on Top Overlay And Track (59.164mm,67.222mm)(59.164mm,68.605mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "R6" (59.318mm,65.902mm) on Top Overlay And Track (59.164mm,67.222mm)(60.968mm,67.222mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "R6" (59.318mm,65.902mm) on Top Overlay And Track (60.968mm,67.222mm)(60.968mm,68.605mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "U1" (16.887mm,58.859mm) on Top Overlay And Track (17.363mm,57.549mm)(17.363mm,61.849mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
Rule Violations :13

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 202
Waived Violations : 0
Time Elapsed        : 00:00:02