[2025-09-17 09:06:46] START suite=qualcomm_srv trace=srv400_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv400_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2798568 heartbeat IPC: 3.573 cumulative IPC: 3.573 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5368779 cumulative IPC: 3.725 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5368779 cumulative IPC: 3.725 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5368780 heartbeat IPC: 3.891 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000012 cycles: 14663458 heartbeat IPC: 1.076 cumulative IPC: 1.076 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000015 cycles: 24054408 heartbeat IPC: 1.065 cumulative IPC: 1.07 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 33121950 heartbeat IPC: 1.103 cumulative IPC: 1.081 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 42382120 heartbeat IPC: 1.08 cumulative IPC: 1.081 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 51602624 heartbeat IPC: 1.085 cumulative IPC: 1.081 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 60822053 heartbeat IPC: 1.085 cumulative IPC: 1.082 (Simulation time: 00 hr 08 min 21 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv400_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 69871169 heartbeat IPC: 1.105 cumulative IPC: 1.085 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 78922330 heartbeat IPC: 1.105 cumulative IPC: 1.088 (Simulation time: 00 hr 10 min 42 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 87912444 heartbeat IPC: 1.112 cumulative IPC: 1.09 (Simulation time: 00 hr 11 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91608166 cumulative IPC: 1.092 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91608166 cumulative IPC: 1.092 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv400_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.092 instructions: 100000000 cycles: 91608166
CPU 0 Branch Prediction Accuracy: 92.35% MPKI: 13.74 Average ROB Occupancy at Mispredict: 29.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07013
BRANCH_INDIRECT: 0.3376
BRANCH_CONDITIONAL: 12.06
BRANCH_DIRECT_CALL: 0.4067
BRANCH_INDIRECT_CALL: 0.4814
BRANCH_RETURN: 0.3801


====Backend Stall Breakdown====
ROB_STALL: 207243
LQ_STALL: 0
SQ_STALL: 937781


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 127.82584
REPLAY_LOAD: 55.848103
NON_REPLAY_LOAD: 22.899103

== Total ==
ADDR_TRANS: 45506
REPLAY_LOAD: 26472
NON_REPLAY_LOAD: 135265

== Counts ==
ADDR_TRANS: 356
REPLAY_LOAD: 474
NON_REPLAY_LOAD: 5907

cpu0->cpu0_STLB TOTAL        ACCESS:    2106187 HIT:    2079376 MISS:      26811 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106187 HIT:    2079376 MISS:      26811 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9405252 HIT:    8435447 MISS:     969805 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7621509 HIT:    6794123 MISS:     827386 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     593194 HIT:     513209 MISS:      79985 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1128880 HIT:    1114535 MISS:      14345 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      61669 HIT:      13580 MISS:      48089 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15140983 HIT:    7593434 MISS:    7547549 MSHR_MERGE:    1865315
cpu0->cpu0_L1I LOAD         ACCESS:   15140983 HIT:    7593434 MISS:    7547549 MSHR_MERGE:    1865315
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29910379 HIT:   25613126 MISS:    4297253 MSHR_MERGE:    1703108
cpu0->cpu0_L1D LOAD         ACCESS:   16566132 HIT:   14108169 MISS:    2457963 MSHR_MERGE:     518682
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13277741 HIT:   11500241 MISS:    1777500 MSHR_MERGE:    1184305
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66506 HIT:       4716 MISS:      61790 MSHR_MERGE:        121
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12449243 HIT:   10353197 MISS:    2096046 MSHR_MERGE:    1053446
cpu0->cpu0_ITLB LOAD         ACCESS:   12449243 HIT:   10353197 MISS:    2096046 MSHR_MERGE:    1053446
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.313 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28416641 HIT:   26973187 MISS:    1443454 MSHR_MERGE:     379867
cpu0->cpu0_DTLB LOAD         ACCESS:   28416641 HIT:   26973187 MISS:    1443454 MSHR_MERGE:     379867
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.774 cycles
cpu0->LLC TOTAL        ACCESS:    1095758 HIT:    1005562 MISS:      90196 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     827386 HIT:     765231 MISS:      62155 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      79985 HIT:      69793 MISS:      10192 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     140298 HIT:     139639 MISS:        659 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48089 HIT:      30899 MISS:      17190 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2603
  ROW_BUFFER_MISS:      86934
  AVG DBUS CONGESTED CYCLE: 4.55
Channel 0 WQ ROW_BUFFER_HIT:       1244
  ROW_BUFFER_MISS:       9074
  FULL:          0
Channel 0 REFRESHES ISSUED:       7634

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534125       573814        70456         9949
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1635         3417         1976
  STLB miss resolved @ L2C                0          570         3792         6657         5007
  STLB miss resolved @ LLC                0          110         6135        15294        11402
  STLB miss resolved @ MEM                0            0         2491         8763        13481

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193105        47828      1400281       124971          604
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          666          607           59
  STLB miss resolved @ L2C                0          201         2004         1357           20
  STLB miss resolved @ LLC                0           68         2522         2747          141
  STLB miss resolved @ MEM                0            3          508          621          180
[2025-09-17 09:19:49] END   suite=qualcomm_srv trace=srv400_ap (rc=0)
