

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Tue Mar  2 23:01:35 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  194|  194|  194|  194|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_reduce_2_fu_167  |reduce_2  |   59|   59|   59|   59|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   50|   50|         5|          -|          -|    10|    no    |
        |- Loop 2  |   80|   80|         8|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    175|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    620|    906|
|Memory           |        2|      -|     26|      3|
|Multiplexer      |        -|      -|      -|    152|
|Register         |        -|      -|    179|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      1|    825|   1236|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      1|      2|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+----------+---------+-------+-----+-----+
    |grp_reduce_2_fu_167  |reduce_2  |        0|      0|  620|  906|
    +---------------------+----------+---------+-------+-----+-----+
    |Total                |          |        0|      0|  620|  906|
    +---------------------+----------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------------------+-----------------------------------+-----------+
    |                Instance               |               Module              | Expression|
    +---------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_14s_13ns_27_3_1_U92  |myproject_mul_mul_14s_13ns_27_3_1  |  i0 * i1  |
    +---------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |         Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |exp_res_V_U      |softmax_exp_res_V      |        0|  26|   3|    10|   13|     1|          130|
    |exp_table2_U     |softmax_exp_table2     |        1|   0|   0|  1024|   13|     1|        13312|
    |invert_table3_U  |softmax_invert_table3  |        1|   0|   0|  1024|   14|     1|        14336|
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                       |        2|  26|   3|  2058|   40|     3|        27778|
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_178_p2                  |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_227_p2                  |     +    |      0|  0|  13|           4|           1|
    |p_Val2_2_fu_274_p2             |     +    |      0|  0|  19|          14|          14|
    |brmerge192_demorgan_fu_377_p2  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_294_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_404_p2             |    and   |      0|  0|   2|           1|           1|
    |p_s_fu_357_p2                  |    and   |      0|  0|   2|           1|           1|
    |phitmp_demorgan_fu_371_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_420_p2            |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_332_p2      |   icmp   |      0|  0|  11|           5|           2|
    |Range1_all_zeros_fu_338_p2     |   icmp   |      0|  0|  11|           5|           1|
    |Range2_all_ones_fu_317_p2      |   icmp   |      0|  0|   9|           4|           2|
    |tmp_7_fu_221_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_172_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |brmerge2_fu_425_p2             |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_394_p2              |    or    |      0|  0|   2|           1|           1|
    |p_197_not_fu_436_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp1_demorgan_fu_410_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_431_p2                 |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_363_p3         |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_383_p3        |  select  |      0|  0|   2|           1|           1|
    |p_097_2_fu_455_p3              |  select  |      0|  0|  14|           1|          14|
    |p_3_fu_448_p3                  |  select  |      0|  0|  15|           1|          15|
    |p_mux_fu_441_p3                |  select  |      0|  0|  14|           1|          13|
    |p_not_fu_388_p2                |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_351_p2                 |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_288_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp1_fu_414_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_s_fu_399_p2                |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 175|          66|          95|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  89|         18|    1|         18|
    |ap_done             |   9|          2|    1|          2|
    |exp_res_V_address0  |  21|          4|    4|         16|
    |exp_res_V_ce0       |  15|          3|    1|          3|
    |i3_reg_156          |   9|          2|    4|          8|
    |i_reg_145           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 152|         31|   15|         55|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_582           |   1|   0|    1|          0|
    |Range1_all_zeros_reg_587          |   1|   0|    1|          0|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |brmerge192_demorgan_reg_598       |   1|   0|    1|          0|
    |carry_1_reg_572                   |   1|   0|    1|          0|
    |exp_res_V_load_reg_536            |  13|   0|   13|          0|
    |exp_table2_load_reg_498           |  13|   0|   13|          0|
    |grp_reduce_2_fu_167_ap_start_reg  |   1|   0|    1|          0|
    |i3_reg_156                        |   4|   0|    4|          0|
    |i_1_reg_473                       |   4|   0|    4|          0|
    |i_2_reg_521                       |   4|   0|    4|          0|
    |i_reg_145                         |   4|   0|    4|          0|
    |p_097_2_reg_604                   |  14|   0|   14|          0|
    |p_Result_6_reg_577                |   1|   0|    1|          0|
    |p_Result_s_reg_555                |   1|   0|    1|          0|
    |p_Val2_2_reg_566                  |  14|   0|   14|          0|
    |phitmp_demorgan_reg_592           |   1|   0|    1|          0|
    |r_V_reg_546                       |  27|   0|   27|          0|
    |tmp_3_cast_cast_cast_reg_513      |  27|   0|   27|          0|
    |tmp_4_reg_478                     |   4|   0|   64|         60|
    |tmp_6_reg_561                     |   1|   0|    1|          0|
    |tmp_8_reg_526                     |   4|   0|   64|         60|
    |y_V_2_reg_503                     |  10|   0|   10|          0|
    |y_V_reg_488                       |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 179|   0|  299|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    softmax   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    softmax   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    softmax   | return value |
|data_V_address0  | out |    4|  ap_memory |    data_V    |     array    |
|data_V_ce0       | out |    1|  ap_memory |    data_V    |     array    |
|data_V_q0        |  in |   14|  ap_memory |    data_V    |     array    |
|res_V_address0   | out |    4|  ap_memory |     res_V    |     array    |
|res_V_ce0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_we0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_d0         | out |   14|  ap_memory |     res_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

