-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Sat Jul 26 10:58:30 2025
-- Host        : jaehoon running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_motion_detect_0_2_sim_netlist.vhdl
-- Design      : system_motion_detect_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Calculator is
  port (
    motion_enable : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \motion_min_x_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \motion_min_y_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \motion_max_x_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \motion_max_y_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_motion_min_x : out STD_LOGIC_VECTOR ( 6 downto 0 );
    out_motion_min_y : out STD_LOGIC_VECTOR ( 6 downto 0 );
    out_motion_max_x : out STD_LOGIC_VECTOR ( 5 downto 0 );
    out_motion_max_y : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    compare_en_r4_reg_0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    frame_buffer_2_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    frame_buffer_2_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aresetn : in STD_LOGIC;
    frame_buffer_1_reg_0 : in STD_LOGIC;
    buffer1_en : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \motion_min_y_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \motion_max_y_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tuser : in STD_LOGIC;
    uart_motion_enable : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    check_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Calculator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Calculator is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_inferred__13/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__13/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__13/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__13/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__13/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__13/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__13/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__15/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__15/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__16/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__16/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__16/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__16/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__16/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__16/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__16/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__16/i__carry_n_3\ : STD_LOGIC;
  signal \check_addr__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal col : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \col[0]_i_1_n_0\ : STD_LOGIC;
  signal \col[11]_i_1_n_0\ : STD_LOGIC;
  signal \col[11]_i_3_n_0\ : STD_LOGIC;
  signal \col[11]_i_4_n_0\ : STD_LOGIC;
  signal col_0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \col_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \col_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \col_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \col_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \col_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \col_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \col_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal compare_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \compare_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \compare_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \compare_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \compare_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \compare_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \compare_addr0_carry__1_n_3\ : STD_LOGIC;
  signal compare_addr0_carry_n_0 : STD_LOGIC;
  signal compare_addr0_carry_n_1 : STD_LOGIC;
  signal compare_addr0_carry_n_2 : STD_LOGIC;
  signal compare_addr0_carry_n_3 : STD_LOGIC;
  signal \compare_addr[11]_i_2_n_0\ : STD_LOGIC;
  signal \compare_addr[11]_i_3_n_0\ : STD_LOGIC;
  signal \compare_addr[11]_i_4_n_0\ : STD_LOGIC;
  signal \compare_addr__0\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal compare_addr_r1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal compare_addr_r2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal compare_addr_r3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \compare_addr_r4_reg_n_0_[0]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[10]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[1]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[2]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[3]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[4]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[5]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[6]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[7]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[8]\ : STD_LOGIC;
  signal \compare_addr_r4_reg_n_0_[9]\ : STD_LOGIC;
  signal \compare_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal compare_addr_reg_rep : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal compare_addr_rs : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \compare_addr_rs_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep__6_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[2]_rep__3_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[2]_rep__4_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \compare_addr_rs_reg[5]_rep_n_0\ : STD_LOGIC;
  signal compare_en_ex : STD_LOGIC;
  signal compare_en_i_1_n_0 : STD_LOGIC;
  signal compare_en_i_2_n_0 : STD_LOGIC;
  signal compare_en_i_3_n_0 : STD_LOGIC;
  signal compare_en_i_4_n_0 : STD_LOGIC;
  signal compare_en_r1 : STD_LOGIC;
  signal compare_en_r2 : STD_LOGIC;
  signal compare_en_r3 : STD_LOGIC;
  signal compare_en_r4 : STD_LOGIC;
  signal compare_en_reg_n_0 : STD_LOGIC;
  signal current_pixel_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal diff_prev_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_prev_reg_i_1_n_0 : STD_LOGIC;
  signal diff_r20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_r22 : STD_LOGIC;
  signal diff_r22_carry_i_1_n_0 : STD_LOGIC;
  signal diff_r22_carry_i_2_n_0 : STD_LOGIC;
  signal diff_r22_carry_i_3_n_0 : STD_LOGIC;
  signal diff_r22_carry_i_4_n_0 : STD_LOGIC;
  signal diff_r22_carry_i_5_n_0 : STD_LOGIC;
  signal diff_r22_carry_i_6_n_0 : STD_LOGIC;
  signal diff_r22_carry_i_7_n_0 : STD_LOGIC;
  signal diff_r22_carry_i_8_n_0 : STD_LOGIC;
  signal diff_r22_carry_n_1 : STD_LOGIC;
  signal diff_r22_carry_n_2 : STD_LOGIC;
  signal diff_r22_carry_n_3 : STD_LOGIC;
  signal \diff_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_r2_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_r2_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_r2_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_r2_reg_n_0_[7]\ : STD_LOGIC;
  signal diff_r3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \diff_r3__0\ : STD_LOGIC;
  signal frame_buffer_2_reg_i_2_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal idx_c : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \idx_c__0\ : STD_LOGIC;
  signal \idx_c_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \idx_c_reg[0]_rep_n_0\ : STD_LOGIC;
  signal idx_d : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal idx_d0 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \idx_d1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_n_1\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_n_2\ : STD_LOGIC;
  signal \idx_d1__0_carry__0_n_3\ : STD_LOGIC;
  signal \idx_d1__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_n_0\ : STD_LOGIC;
  signal \idx_d1__0_carry_n_1\ : STD_LOGIC;
  signal \idx_d1__0_carry_n_2\ : STD_LOGIC;
  signal \idx_d1__0_carry_n_3\ : STD_LOGIC;
  signal idx_dl : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal idx_dl0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \idx_dl1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__0_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__0_n_1\ : STD_LOGIC;
  signal \idx_dl1_carry__0_n_2\ : STD_LOGIC;
  signal \idx_dl1_carry__0_n_3\ : STD_LOGIC;
  signal \idx_dl1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \idx_dl1_carry__1_n_2\ : STD_LOGIC;
  signal \idx_dl1_carry__1_n_3\ : STD_LOGIC;
  signal idx_dl1_carry_i_1_n_0 : STD_LOGIC;
  signal idx_dl1_carry_i_2_n_0 : STD_LOGIC;
  signal idx_dl1_carry_i_3_n_0 : STD_LOGIC;
  signal idx_dl1_carry_i_4_n_0 : STD_LOGIC;
  signal idx_dl1_carry_n_0 : STD_LOGIC;
  signal idx_dl1_carry_n_1 : STD_LOGIC;
  signal idx_dl1_carry_n_2 : STD_LOGIC;
  signal idx_dl1_carry_n_3 : STD_LOGIC;
  signal idx_dr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal idx_dr0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \idx_dr1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__0_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__0_n_1\ : STD_LOGIC;
  signal \idx_dr1_carry__0_n_2\ : STD_LOGIC;
  signal \idx_dr1_carry__0_n_3\ : STD_LOGIC;
  signal \idx_dr1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \idx_dr1_carry__1_n_2\ : STD_LOGIC;
  signal \idx_dr1_carry__1_n_3\ : STD_LOGIC;
  signal idx_dr1_carry_i_1_n_0 : STD_LOGIC;
  signal idx_dr1_carry_i_2_n_0 : STD_LOGIC;
  signal idx_dr1_carry_i_3_n_0 : STD_LOGIC;
  signal idx_dr1_carry_i_4_n_0 : STD_LOGIC;
  signal idx_dr1_carry_i_5_n_0 : STD_LOGIC;
  signal idx_dr1_carry_n_0 : STD_LOGIC;
  signal idx_dr1_carry_n_1 : STD_LOGIC;
  signal idx_dr1_carry_n_2 : STD_LOGIC;
  signal idx_dr1_carry_n_3 : STD_LOGIC;
  signal idx_l : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal idx_l0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \idx_l1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__0_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__0_n_1\ : STD_LOGIC;
  signal \idx_l1_carry__0_n_2\ : STD_LOGIC;
  signal \idx_l1_carry__0_n_3\ : STD_LOGIC;
  signal \idx_l1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \idx_l1_carry__1_n_2\ : STD_LOGIC;
  signal \idx_l1_carry__1_n_3\ : STD_LOGIC;
  signal idx_l1_carry_i_1_n_0 : STD_LOGIC;
  signal idx_l1_carry_i_2_n_0 : STD_LOGIC;
  signal idx_l1_carry_i_3_n_0 : STD_LOGIC;
  signal idx_l1_carry_i_4_n_0 : STD_LOGIC;
  signal idx_l1_carry_i_5_n_0 : STD_LOGIC;
  signal idx_l1_carry_n_0 : STD_LOGIC;
  signal idx_l1_carry_n_1 : STD_LOGIC;
  signal idx_l1_carry_n_2 : STD_LOGIC;
  signal idx_l1_carry_n_3 : STD_LOGIC;
  signal idx_r : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal idx_r0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal idx_r2 : STD_LOGIC;
  signal \idx_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \idx_r_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \idx_r_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \idx_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \idx_r_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \idx_r_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \idx_r_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \idx_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \idx_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \idx_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \idx_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal idx_u : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal idx_u0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \idx_u1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__0_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__0_n_1\ : STD_LOGIC;
  signal \idx_u1_carry__0_n_2\ : STD_LOGIC;
  signal \idx_u1_carry__0_n_3\ : STD_LOGIC;
  signal \idx_u1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \idx_u1_carry__1_n_3\ : STD_LOGIC;
  signal idx_u1_carry_i_1_n_0 : STD_LOGIC;
  signal idx_u1_carry_n_0 : STD_LOGIC;
  signal idx_u1_carry_n_1 : STD_LOGIC;
  signal idx_u1_carry_n_2 : STD_LOGIC;
  signal idx_u1_carry_n_3 : STD_LOGIC;
  signal idx_ul : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal idx_ul0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \idx_ul1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__0_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__0_n_1\ : STD_LOGIC;
  signal \idx_ul1_carry__0_n_2\ : STD_LOGIC;
  signal \idx_ul1_carry__0_n_3\ : STD_LOGIC;
  signal \idx_ul1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \idx_ul1_carry__1_n_2\ : STD_LOGIC;
  signal \idx_ul1_carry__1_n_3\ : STD_LOGIC;
  signal idx_ul1_carry_i_1_n_0 : STD_LOGIC;
  signal idx_ul1_carry_i_2_n_0 : STD_LOGIC;
  signal idx_ul1_carry_i_3_n_0 : STD_LOGIC;
  signal idx_ul1_carry_i_4_n_0 : STD_LOGIC;
  signal idx_ul1_carry_i_5_n_0 : STD_LOGIC;
  signal idx_ul1_carry_n_0 : STD_LOGIC;
  signal idx_ul1_carry_n_1 : STD_LOGIC;
  signal idx_ul1_carry_n_2 : STD_LOGIC;
  signal idx_ul1_carry_n_3 : STD_LOGIC;
  signal idx_ur : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal idx_ur0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \idx_ur1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__0_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__0_n_1\ : STD_LOGIC;
  signal \idx_ur1_carry__0_n_2\ : STD_LOGIC;
  signal \idx_ur1_carry__0_n_3\ : STD_LOGIC;
  signal \idx_ur1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \idx_ur1_carry__1_n_2\ : STD_LOGIC;
  signal \idx_ur1_carry__1_n_3\ : STD_LOGIC;
  signal idx_ur1_carry_i_1_n_0 : STD_LOGIC;
  signal idx_ur1_carry_i_2_n_0 : STD_LOGIC;
  signal idx_ur1_carry_n_0 : STD_LOGIC;
  signal idx_ur1_carry_n_1 : STD_LOGIC;
  signal idx_ur1_carry_n_2 : STD_LOGIC;
  signal idx_ur1_carry_n_3 : STD_LOGIC;
  signal \m_axis_tdata[22]_i_2_n_0\ : STD_LOGIC;
  signal median310_out : STD_LOGIC;
  signal \median31__2\ : STD_LOGIC;
  signal median33 : STD_LOGIC;
  signal median330_in : STD_LOGIC;
  signal median331_in : STD_LOGIC;
  signal median332_in : STD_LOGIC;
  signal median334_in : STD_LOGIC;
  signal median335_in : STD_LOGIC;
  signal median337_in : STD_LOGIC;
  signal median338_in : STD_LOGIC;
  signal median33_carry_i_1_n_0 : STD_LOGIC;
  signal median33_carry_i_2_n_0 : STD_LOGIC;
  signal median33_carry_i_3_n_0 : STD_LOGIC;
  signal median33_carry_i_4_n_0 : STD_LOGIC;
  signal median33_carry_i_5_n_0 : STD_LOGIC;
  signal median33_carry_i_6_n_0 : STD_LOGIC;
  signal median33_carry_i_7_n_0 : STD_LOGIC;
  signal median33_carry_i_8_n_0 : STD_LOGIC;
  signal median33_carry_n_1 : STD_LOGIC;
  signal median33_carry_n_2 : STD_LOGIC;
  signal median33_carry_n_3 : STD_LOGIC;
  signal \median33_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \median33_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \median33_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \median33_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \median33_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \median33_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \median33_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \median33_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \median33_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal median3_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal median_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \median_r[7]_i_10_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_11_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_12_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_13_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_14_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_15_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_16_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_17_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_18_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_19_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_20_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_21_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_22_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_23_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_24_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_25_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_26_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_27_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_28_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_29_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_30_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_31_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_32_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_33_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_34_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_35_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_36_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_37_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_38_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_39_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_40_n_0\ : STD_LOGIC;
  signal \median_r[7]_i_9_n_0\ : STD_LOGIC;
  signal median_r_2 : STD_LOGIC;
  signal \median_r_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \median_r_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \median_r_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \median_r_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \median_r_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \median_r_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \median_r_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \median_r_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \median_r_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \median_r_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \median_r_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \median_r_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \^motion_enable\ : STD_LOGIC;
  signal motion_enable_i_1_n_0 : STD_LOGIC;
  signal motion_enable_i_2_n_0 : STD_LOGIC;
  signal motion_enable_i_3_n_0 : STD_LOGIC;
  signal motion_max_x : STD_LOGIC;
  signal motion_max_x0_carry_i_4_n_0 : STD_LOGIC;
  signal motion_max_x0_carry_i_5_n_0 : STD_LOGIC;
  signal motion_max_x0_carry_i_6_n_0 : STD_LOGIC;
  signal motion_max_x0_carry_n_1 : STD_LOGIC;
  signal motion_max_x0_carry_n_2 : STD_LOGIC;
  signal motion_max_x0_carry_n_3 : STD_LOGIC;
  signal \^motion_max_x_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal motion_max_y : STD_LOGIC;
  signal motion_max_y0_carry_i_1_n_0 : STD_LOGIC;
  signal motion_max_y0_carry_i_2_n_0 : STD_LOGIC;
  signal motion_max_y0_carry_i_3_n_0 : STD_LOGIC;
  signal motion_max_y0_carry_n_1 : STD_LOGIC;
  signal motion_max_y0_carry_n_2 : STD_LOGIC;
  signal motion_max_y0_carry_n_3 : STD_LOGIC;
  signal \^motion_max_y_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal motion_min_x0_carry_i_1_n_0 : STD_LOGIC;
  signal motion_min_x0_carry_i_2_n_0 : STD_LOGIC;
  signal motion_min_x0_carry_i_3_n_0 : STD_LOGIC;
  signal motion_min_x0_carry_i_4_n_0 : STD_LOGIC;
  signal motion_min_x0_carry_n_0 : STD_LOGIC;
  signal motion_min_x0_carry_n_1 : STD_LOGIC;
  signal motion_min_x0_carry_n_2 : STD_LOGIC;
  signal motion_min_x0_carry_n_3 : STD_LOGIC;
  signal \motion_min_x[5]_i_2_n_0\ : STD_LOGIC;
  signal \motion_min_x[6]_i_1_n_0\ : STD_LOGIC;
  signal \^motion_min_x_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \motion_min_x_reg_n_0_[6]\ : STD_LOGIC;
  signal motion_min_y0_carry_i_1_n_0 : STD_LOGIC;
  signal motion_min_y0_carry_i_2_n_0 : STD_LOGIC;
  signal motion_min_y0_carry_i_3_n_0 : STD_LOGIC;
  signal motion_min_y0_carry_i_4_n_0 : STD_LOGIC;
  signal motion_min_y0_carry_n_0 : STD_LOGIC;
  signal motion_min_y0_carry_n_1 : STD_LOGIC;
  signal motion_min_y0_carry_n_2 : STD_LOGIC;
  signal motion_min_y0_carry_n_3 : STD_LOGIC;
  signal \motion_min_y[5]_i_1_n_0\ : STD_LOGIC;
  signal \motion_min_y[6]_i_1_n_0\ : STD_LOGIC;
  signal \^motion_min_y_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \motion_min_y_reg_n_0_[6]\ : STD_LOGIC;
  signal motion_score_calc_comb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal motion_score_calc_comb2 : STD_LOGIC;
  signal motion_score_calc_comb210_in : STD_LOGIC;
  signal motion_score_calc_comb211_in : STD_LOGIC;
  signal motion_score_calc_comb212_in : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_1_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_2_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_3_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_4_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_5_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_6_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_7_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_i_8_n_0 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_n_1 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_n_2 : STD_LOGIC;
  signal motion_score_calc_comb2_carry_n_3 : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \motion_score_calc_comb2_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \motion_score_calc_comb[0]_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[1]_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[1]_i_2_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[1]_i_3_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[2]_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[2]_i_2_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_2_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_3_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_4_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_5_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_6_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_7_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_8_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_i_9_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \motion_score_calc_comb_reg[3]_rep_n_0\ : STD_LOGIC;
  signal motion_score_erosion_reg_i_100_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_101_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_102_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_103_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_104_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_105_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_106_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_107_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_108_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_109_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_110_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_111_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_112_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_113_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_114_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_115_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_116_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_117_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_118_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_119_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_120_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_121_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_122_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_123_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_124_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_125_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_126_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_127_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_128_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_129_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_130_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_131_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_132_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_133_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_134_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_135_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_136_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_137_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_138_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_139_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_140_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_141_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_142_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_143_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_144_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_145_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_146_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_147_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_148_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_149_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_150_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_151_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_152_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_153_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_154_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_155_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_156_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_157_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_158_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_159_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_160_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_161_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_162_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_163_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_164_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_165_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_166_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_167_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_168_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_169_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_16_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_170_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_171_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_172_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_173_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_174_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_175_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_176_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_177_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_178_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_179_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_17_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_180_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_181_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_182_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_183_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_184_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_185_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_186_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_187_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_188_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_189_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_18_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_190_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_191_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_192_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_193_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_194_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_195_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_196_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_197_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_198_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_199_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_19_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_200_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_201_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_202_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_203_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_204_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_205_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_206_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_207_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_208_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_209_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_20_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_210_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_211_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_212_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_213_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_214_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_215_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_216_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_217_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_218_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_219_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_220_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_221_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_222_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_223_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_224_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_225_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_226_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_227_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_228_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_229_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_230_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_231_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_232_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_233_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_234_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_235_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_236_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_237_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_238_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_239_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_240_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_241_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_242_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_243_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_244_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_245_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_246_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_247_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_248_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_249_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_250_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_251_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_252_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_253_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_254_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_255_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_256_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_257_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_258_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_259_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_260_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_30_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_37_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_38_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_39_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_40_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_41_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_42_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_43_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_44_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_45_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_46_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_47_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_48_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_49_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_50_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_51_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_52_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_53_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_54_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_55_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_56_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_57_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_58_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_59_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_60_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_61_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_62_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_63_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_64_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_65_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_66_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_67_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_68_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_69_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_70_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_71_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_72_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_73_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_74_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_75_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_76_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_77_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_78_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_79_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_80_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_81_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_82_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_83_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_84_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_85_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_86_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_87_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_88_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_89_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_90_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_91_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_92_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_93_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_94_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_95_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_96_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_97_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_98_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_99_n_0 : STD_LOGIC;
  signal motion_score_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal motion_score_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal motion_score_r0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \motion_score_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \motion_score_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \motion_score_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \motion_score_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \motion_score_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \motion_score_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \motion_score_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \motion_score_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \motion_score_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \motion_score_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \motion_score_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \motion_score_r_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal motion_score_reg_r1_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r1_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r1_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r1_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r2_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r2_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r2_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r3_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r3_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r3_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r4_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r4_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r4_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r5_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r5_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r5_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r6_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r6_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r6_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r7_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r7_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r7_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r8_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r8_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r8_960_1023_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_0_63_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_0_63_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_0_63_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_0_63_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1024_1087_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1024_1087_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1024_1087_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1024_1087_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1088_1151_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1088_1151_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1088_1151_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1088_1151_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1152_1215_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1152_1215_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1152_1215_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1152_1215_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1216_1279_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1216_1279_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1216_1279_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1216_1279_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1280_1343_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1280_1343_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1280_1343_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1280_1343_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_128_191_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_128_191_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_128_191_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_128_191_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1344_1407_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1344_1407_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1344_1407_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1344_1407_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1408_1471_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1408_1471_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1408_1471_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1408_1471_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1472_1535_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1472_1535_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1472_1535_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1472_1535_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1536_1599_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1536_1599_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1536_1599_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1536_1599_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1600_1663_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1600_1663_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1600_1663_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1600_1663_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1664_1727_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1664_1727_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1664_1727_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1664_1727_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1728_1791_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1728_1791_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1728_1791_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1728_1791_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1792_1855_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1792_1855_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1792_1855_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1792_1855_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1856_1919_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1856_1919_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1856_1919_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1856_1919_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1920_1983_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1920_1983_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1920_1983_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1920_1983_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_192_255_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_192_255_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_192_255_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_192_255_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1984_2047_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_1984_2047_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_1984_2047_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_1984_2047_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_256_319_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_256_319_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_256_319_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_256_319_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_320_383_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_320_383_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_320_383_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_320_383_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_384_447_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_384_447_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_384_447_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_384_447_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_448_511_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_448_511_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_448_511_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_448_511_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_512_575_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_512_575_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_512_575_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_512_575_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_576_639_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_576_639_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_576_639_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_576_639_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_640_703_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_640_703_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_640_703_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_640_703_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_64_127_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_64_127_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_64_127_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_64_127_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_704_767_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_704_767_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_704_767_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_704_767_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_768_831_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_768_831_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_768_831_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_768_831_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_832_895_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_832_895_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_832_895_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_832_895_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_896_959_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_896_959_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_896_959_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_896_959_3_3_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_960_1023_0_2_n_0 : STD_LOGIC;
  signal motion_score_reg_r9_960_1023_0_2_n_1 : STD_LOGIC;
  signal motion_score_reg_r9_960_1023_0_2_n_2 : STD_LOGIC;
  signal motion_score_reg_r9_960_1023_3_3_n_0 : STD_LOGIC;
  signal \motion_score_sum[10]_i_1_n_0\ : STD_LOGIC;
  signal \motion_score_sum[10]_i_3_n_0\ : STD_LOGIC;
  signal motion_score_sum_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \out_motion_min_x[6]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal row : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \row[11]_i_1_n_0\ : STD_LOGIC;
  signal \row[11]_i_4_n_0\ : STD_LOGIC;
  signal row_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \row_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \row_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \row_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \row_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \row_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \row_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \row_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal th_high : STD_LOGIC_VECTOR ( 1 to 1 );
  signal th_high_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \th_high_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \th_high_r[2]_i_1_n_0\ : STD_LOGIC;
  signal th_low : STD_LOGIC_VECTOR ( 0 to 0 );
  signal th_low_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \th_low_r[3]_i_1_n_0\ : STD_LOGIC;
  signal th_mid : STD_LOGIC_VECTOR ( 3 to 3 );
  signal th_mid_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \th_mid_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \th_mid_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \th_mid_r[4]_i_1_n_0\ : STD_LOGIC;
  signal tmf_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmf_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmf_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW__inferred__13/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__15/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__15/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__16/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__16/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_col_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_compare_addr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_compare_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_diff_prev_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_diff_prev_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_diff_prev_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_diff_prev_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_diff_r22_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_frame_buffer_0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_frame_buffer_0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_frame_buffer_0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_frame_buffer_0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_frame_buffer_1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_frame_buffer_1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_frame_buffer_1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_frame_buffer_1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_frame_buffer_2_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_frame_buffer_2_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_frame_buffer_2_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_frame_buffer_2_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_idx_d1__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_idx_d1__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_idx_dl1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_idx_dl1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_idx_dr1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_idx_dr1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_idx_l1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_idx_l1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_idx_r_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_idx_r_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_idx_u1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_idx_u1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_idx_ul1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_idx_ul1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_idx_ur1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_idx_ur1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_median33_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median33_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median33_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median33_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_r_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_r_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_r_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_r_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_max_x0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_motion_max_x0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_max_y0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_motion_max_y0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_min_x0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_min_y0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_score_calc_comb2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_motion_score_calc_comb2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_motion_score_calc_comb2_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_motion_score_calc_comb2_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_score_erosion_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_motion_score_erosion_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_motion_score_erosion_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_motion_score_erosion_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_motion_score_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r1_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r2_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r3_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r4_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r5_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r6_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r7_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r8_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_0_63_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1024_1087_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1088_1151_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1152_1215_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1216_1279_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1280_1343_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_128_191_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1344_1407_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1408_1471_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1472_1535_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1536_1599_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1600_1663_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1664_1727_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1728_1791_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1792_1855_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1856_1919_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1920_1983_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_192_255_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_1984_2047_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_256_319_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_320_383_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_384_447_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_448_511_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_512_575_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_576_639_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_640_703_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_64_127_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_704_767_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_768_831_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_832_895_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_896_959_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_motion_score_reg_r9_960_1023_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_row_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \__26/i_\ : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__13/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__13/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__13/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__13/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \col_reg[11]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \col_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \col_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of compare_addr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \compare_addr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \compare_addr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \compare_addr[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \compare_addr[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \compare_addr[11]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \compare_addr[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \compare_addr[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \compare_addr[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \compare_addr[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \compare_addr[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \compare_addr[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \compare_addr[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \compare_addr[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \compare_addr[9]_i_1\ : label is "soft_lutpair30";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]_rep\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]_rep__0\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]_rep__1\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]_rep__2\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]_rep__3\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]_rep__4\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[0]_rep__5\ : label is "compare_addr_rs_reg[0]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep__0\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep__1\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep__2\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep__3\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep__4\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep__5\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[1]_rep__6\ : label is "compare_addr_rs_reg[1]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[2]\ : label is "compare_addr_rs_reg[2]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[2]_rep\ : label is "compare_addr_rs_reg[2]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[2]_rep__0\ : label is "compare_addr_rs_reg[2]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[2]_rep__1\ : label is "compare_addr_rs_reg[2]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[2]_rep__2\ : label is "compare_addr_rs_reg[2]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[2]_rep__3\ : label is "compare_addr_rs_reg[2]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[2]_rep__4\ : label is "compare_addr_rs_reg[2]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[3]\ : label is "compare_addr_rs_reg[3]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[3]_rep\ : label is "compare_addr_rs_reg[3]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[3]_rep__0\ : label is "compare_addr_rs_reg[3]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[3]_rep__1\ : label is "compare_addr_rs_reg[3]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[3]_rep__2\ : label is "compare_addr_rs_reg[3]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[3]_rep__3\ : label is "compare_addr_rs_reg[3]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[4]\ : label is "compare_addr_rs_reg[4]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[4]_rep\ : label is "compare_addr_rs_reg[4]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[4]_rep__0\ : label is "compare_addr_rs_reg[4]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[4]_rep__1\ : label is "compare_addr_rs_reg[4]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[4]_rep__2\ : label is "compare_addr_rs_reg[4]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[4]_rep__3\ : label is "compare_addr_rs_reg[4]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[5]\ : label is "compare_addr_rs_reg[5]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[5]_rep\ : label is "compare_addr_rs_reg[5]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[5]_rep__0\ : label is "compare_addr_rs_reg[5]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[5]_rep__1\ : label is "compare_addr_rs_reg[5]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[5]_rep__2\ : label is "compare_addr_rs_reg[5]";
  attribute ORIG_CELL_NAME of \compare_addr_rs_reg[5]_rep__3\ : label is "compare_addr_rs_reg[5]";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of diff_prev_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of diff_prev_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of diff_prev_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of diff_prev_reg : label is 16320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of diff_prev_reg : label is "inst/u_Calculator/diff_prev";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of diff_prev_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of diff_prev_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of diff_prev_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of diff_prev_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of diff_prev_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of diff_prev_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of diff_prev_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of diff_prev_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of diff_prev_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of diff_prev_reg : label is 7;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of diff_r22_carry : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of frame_buffer_0_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of frame_buffer_0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of frame_buffer_0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of frame_buffer_0_reg : label is 16320;
  attribute RTL_RAM_NAME of frame_buffer_0_reg : label is "inst/u_Calculator/frame_buffer_0";
  attribute RTL_RAM_TYPE of frame_buffer_0_reg : label is "RAM_TDP";
  attribute bram_addr_begin of frame_buffer_0_reg : label is 0;
  attribute bram_addr_end of frame_buffer_0_reg : label is 2047;
  attribute bram_slice_begin of frame_buffer_0_reg : label is 0;
  attribute bram_slice_end of frame_buffer_0_reg : label is 7;
  attribute ram_addr_begin of frame_buffer_0_reg : label is 0;
  attribute ram_addr_end of frame_buffer_0_reg : label is 2047;
  attribute ram_offset of frame_buffer_0_reg : label is 0;
  attribute ram_slice_begin of frame_buffer_0_reg : label is 0;
  attribute ram_slice_end of frame_buffer_0_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of frame_buffer_1_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of frame_buffer_1_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of frame_buffer_1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of frame_buffer_1_reg : label is 16320;
  attribute RTL_RAM_NAME of frame_buffer_1_reg : label is "inst/u_Calculator/frame_buffer_1";
  attribute RTL_RAM_TYPE of frame_buffer_1_reg : label is "RAM_TDP";
  attribute bram_addr_begin of frame_buffer_1_reg : label is 0;
  attribute bram_addr_end of frame_buffer_1_reg : label is 2047;
  attribute bram_slice_begin of frame_buffer_1_reg : label is 0;
  attribute bram_slice_end of frame_buffer_1_reg : label is 7;
  attribute ram_addr_begin of frame_buffer_1_reg : label is 0;
  attribute ram_addr_end of frame_buffer_1_reg : label is 2047;
  attribute ram_offset of frame_buffer_1_reg : label is 0;
  attribute ram_slice_begin of frame_buffer_1_reg : label is 0;
  attribute ram_slice_end of frame_buffer_1_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of frame_buffer_2_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of frame_buffer_2_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of frame_buffer_2_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of frame_buffer_2_reg : label is 16320;
  attribute RTL_RAM_NAME of frame_buffer_2_reg : label is "inst/u_Calculator/frame_buffer_2";
  attribute RTL_RAM_TYPE of frame_buffer_2_reg : label is "RAM_TDP";
  attribute bram_addr_begin of frame_buffer_2_reg : label is 0;
  attribute bram_addr_end of frame_buffer_2_reg : label is 2047;
  attribute bram_slice_begin of frame_buffer_2_reg : label is 0;
  attribute bram_slice_end of frame_buffer_2_reg : label is 7;
  attribute ram_addr_begin of frame_buffer_2_reg : label is 0;
  attribute ram_addr_end of frame_buffer_2_reg : label is 2047;
  attribute ram_offset of frame_buffer_2_reg : label is 0;
  attribute ram_slice_begin of frame_buffer_2_reg : label is 0;
  attribute ram_slice_end of frame_buffer_2_reg : label is 7;
  attribute ORIG_CELL_NAME of \idx_c_reg[0]\ : label is "idx_c_reg[0]";
  attribute ORIG_CELL_NAME of \idx_c_reg[0]_rep\ : label is "idx_c_reg[0]";
  attribute ORIG_CELL_NAME of \idx_c_reg[0]_rep__0\ : label is "idx_c_reg[0]";
  attribute ADDER_THRESHOLD of \idx_d1__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_d1__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_d1__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of idx_dl1_carry : label is 35;
  attribute ADDER_THRESHOLD of \idx_dl1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_dl1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of idx_dr1_carry : label is 35;
  attribute ADDER_THRESHOLD of \idx_dr1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_dr1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of idx_l1_carry : label is 35;
  attribute ADDER_THRESHOLD of \idx_l1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_l1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_r_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_r_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_r_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of idx_u1_carry : label is 35;
  attribute ADDER_THRESHOLD of \idx_u1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_u1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of idx_ul1_carry : label is 35;
  attribute ADDER_THRESHOLD of \idx_ul1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_ul1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of idx_ur1_carry : label is 35;
  attribute ADDER_THRESHOLD of \idx_ur1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \idx_ur1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \m_axis_tdata[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata[16]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axis_tdata[17]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axis_tdata[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_tdata[19]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tdata[20]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tdata[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_1\ : label is "soft_lutpair10";
  attribute COMPARATOR_THRESHOLD of median33_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \median33_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median33_inferred__3/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median33_inferred__5/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_r_reg[7]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_r_reg[7]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_r_reg[7]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_r_reg[7]_i_8\ : label is 11;
  attribute SOFT_HLUTNM of motion_enable_i_3 : label is "soft_lutpair5";
  attribute COMPARATOR_THRESHOLD of motion_min_x0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of motion_min_y0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of motion_score_calc_comb2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \motion_score_calc_comb2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \motion_score_calc_comb2_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \motion_score_calc_comb2_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \motion_score_calc_comb[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \motion_score_calc_comb[1]_i_3\ : label is "soft_lutpair0";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[0]\ : label is "motion_score_calc_comb_reg[0]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[0]_rep\ : label is "motion_score_calc_comb_reg[0]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[0]_rep__0\ : label is "motion_score_calc_comb_reg[0]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[1]\ : label is "motion_score_calc_comb_reg[1]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[1]_rep\ : label is "motion_score_calc_comb_reg[1]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[1]_rep__0\ : label is "motion_score_calc_comb_reg[1]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[2]\ : label is "motion_score_calc_comb_reg[2]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[2]_rep\ : label is "motion_score_calc_comb_reg[2]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[2]_rep__0\ : label is "motion_score_calc_comb_reg[2]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[3]\ : label is "motion_score_calc_comb_reg[3]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[3]_rep\ : label is "motion_score_calc_comb_reg[3]";
  attribute ORIG_CELL_NAME of \motion_score_calc_comb_reg[3]_rep__0\ : label is "motion_score_calc_comb_reg[3]";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of motion_score_erosion_reg : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of motion_score_erosion_reg : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of motion_score_erosion_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of motion_score_erosion_reg : label is 8160;
  attribute RTL_RAM_NAME of motion_score_erosion_reg : label is "inst/u_Calculator/motion_score_erosion";
  attribute RTL_RAM_TYPE of motion_score_erosion_reg : label is "RAM_TDP";
  attribute bram_addr_begin of motion_score_erosion_reg : label is 0;
  attribute bram_addr_end of motion_score_erosion_reg : label is 2047;
  attribute bram_slice_begin of motion_score_erosion_reg : label is 0;
  attribute bram_slice_end of motion_score_erosion_reg : label is 3;
  attribute ram_addr_begin of motion_score_erosion_reg : label is 0;
  attribute ram_addr_end of motion_score_erosion_reg : label is 2047;
  attribute ram_offset of motion_score_erosion_reg : label is 0;
  attribute ram_slice_begin of motion_score_erosion_reg : label is 0;
  attribute ram_slice_end of motion_score_erosion_reg : label is 3;
  attribute SOFT_HLUTNM of motion_score_erosion_reg_i_16 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of motion_score_erosion_reg_i_17 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of motion_score_erosion_reg_i_18 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of motion_score_erosion_reg_i_19 : label is "soft_lutpair17";
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r1_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r1_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r1_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r1_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r1_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r1_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r1_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r1_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r1_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r1_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r1_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r1_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r1_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r1_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r1_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r1_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r1_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r1_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r1_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r1_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r1_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r1_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r1_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r1_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r1_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r1_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r1_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r1_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r1_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r1_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r1_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r1_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r1_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r1_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r1_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r1_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r1_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r1_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r1_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r1_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r1_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r1_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r1_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r1_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r1_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r1_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r1_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r1_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r1_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r1_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r1_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r1_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r1_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r1_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r1_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r1_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r1_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r1_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r1_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r1_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r1_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r1_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r1_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r1_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r1_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r1_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r1_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r1_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r1_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r1_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r1_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r1_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r1_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r1_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r1_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r1_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r1_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r1_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r1_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r1_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r1_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r1_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r1_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r1_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r1_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r1_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r1_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r1_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r1_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r1_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r1_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r1_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r1_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r1_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r1_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r1_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r1_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r1_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r1_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r1_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r1_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r1_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r1_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r1_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r1_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r1_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r1_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r1_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r1_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r1_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r1_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r1_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r1_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r1_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r1_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r1_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r2_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r2_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r2_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r2_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r2_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r2_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r2_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r2_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r2_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r2_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r2_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r2_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r2_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r2_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r2_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r2_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r2_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r2_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r2_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r2_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r2_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r2_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r2_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r2_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r2_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r2_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r2_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r2_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r2_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r2_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r2_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r2_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r2_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r2_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r2_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r2_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r2_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r2_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r2_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r2_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r2_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r2_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r2_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r2_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r2_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r2_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r2_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r2_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r2_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r2_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r2_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r2_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r2_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r2_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r2_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r2_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r2_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r2_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r2_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r2_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r2_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r2_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r2_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r2_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r2_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r2_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r2_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r2_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r2_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r2_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r2_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r2_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r2_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r2_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r2_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r2_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r2_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r2_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r2_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r2_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r2_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r2_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r2_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r2_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r2_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r2_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r2_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r2_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r2_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r2_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r2_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r2_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r2_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r2_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r2_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r2_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r2_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r2_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r2_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r2_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r2_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r2_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r2_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r2_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r2_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r2_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r2_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r2_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r2_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r2_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r2_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r2_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r2_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r2_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r2_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r2_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r3_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r3_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r3_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r3_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r3_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r3_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r3_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r3_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r3_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r3_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r3_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r3_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r3_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r3_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r3_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r3_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r3_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r3_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r3_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r3_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r3_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r3_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r3_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r3_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r3_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r3_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r3_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r3_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r3_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r3_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r3_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r3_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r3_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r3_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r3_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r3_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r3_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r3_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r3_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r3_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r3_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r3_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r3_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r3_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r3_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r3_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r3_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r3_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r3_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r3_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r3_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r3_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r3_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r3_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r3_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r3_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r3_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r3_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r3_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r3_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r3_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r3_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r3_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r3_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r3_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r3_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r3_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r3_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r3_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r3_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r3_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r3_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r3_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r3_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r3_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r3_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r3_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r3_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r3_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r3_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r3_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r3_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r3_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r3_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r3_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r3_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r3_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r3_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r3_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r3_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r3_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r3_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r3_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r3_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r3_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r3_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r3_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r3_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r3_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r3_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r3_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r3_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r3_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r3_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r3_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r3_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r3_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r3_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r3_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r3_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r3_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r3_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r3_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r3_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r3_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r3_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r4_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r4_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r4_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r4_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r4_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r4_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r4_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r4_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r4_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r4_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r4_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r4_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r4_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r4_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r4_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r4_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r4_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r4_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r4_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r4_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r4_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r4_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r4_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r4_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r4_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r4_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r4_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r4_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r4_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r4_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r4_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r4_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r4_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r4_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r4_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r4_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r4_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r4_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r4_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r4_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r4_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r4_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r4_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r4_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r4_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r4_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r4_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r4_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r4_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r4_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r4_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r4_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r4_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r4_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r4_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r4_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r4_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r4_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r4_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r4_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r4_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r4_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r4_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r4_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r4_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r4_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r4_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r4_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r4_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r4_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r4_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r4_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r4_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r4_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r4_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r4_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r4_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r4_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r4_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r4_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r4_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r4_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r4_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r4_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r4_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r4_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r4_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r4_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r4_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r4_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r4_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r4_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r4_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r4_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r4_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r4_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r4_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r4_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r4_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r4_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r4_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r4_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r4_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r4_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r4_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r4_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r4_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r4_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r4_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r4_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r4_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r4_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r4_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r4_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r4_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r4_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r4_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r4_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r4_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r4_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r4_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r4_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r4_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r4_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r4_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r4_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r4_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r4_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r4_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r4_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r4_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r4_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r4_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r4_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r4_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r4_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r4_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r5_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r5_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r5_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r5_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r5_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r5_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r5_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r5_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r5_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r5_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r5_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r5_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r5_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r5_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r5_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r5_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r5_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r5_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r5_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r5_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r5_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r5_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r5_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r5_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r5_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r5_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r5_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r5_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r5_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r5_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r5_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r5_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r5_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r5_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r5_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r5_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r5_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r5_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r5_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r5_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r5_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r5_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r5_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r5_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r5_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r5_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r5_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r5_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r5_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r5_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r5_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r5_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r5_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r5_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r5_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r5_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r5_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r5_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r5_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r5_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r5_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r5_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r5_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r5_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r5_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r5_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r5_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r5_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r5_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r5_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r5_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r5_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r5_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r5_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r5_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r5_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r5_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r5_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r5_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r5_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r5_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r5_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r5_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r5_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r5_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r5_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r5_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r5_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r5_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r5_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r5_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r5_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r5_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r5_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r5_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r5_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r5_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r5_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r5_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r5_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r5_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r5_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r5_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r5_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r5_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r5_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r5_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r5_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r5_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r5_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r5_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r5_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r5_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r5_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r5_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r5_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r5_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r5_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r5_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r5_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r5_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r5_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r5_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r5_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r5_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r5_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r5_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r5_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r5_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r5_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r5_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r5_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r5_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r5_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r5_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r5_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r5_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r6_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r6_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r6_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r6_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r6_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r6_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r6_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r6_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r6_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r6_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r6_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r6_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r6_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r6_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r6_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r6_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r6_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r6_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r6_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r6_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r6_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r6_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r6_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r6_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r6_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r6_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r6_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r6_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r6_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r6_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r6_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r6_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r6_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r6_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r6_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r6_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r6_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r6_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r6_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r6_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r6_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r6_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r6_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r6_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r6_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r6_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r6_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r6_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r6_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r6_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r6_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r6_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r6_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r6_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r6_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r6_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r6_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r6_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r6_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r6_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r6_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r6_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r6_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r6_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r6_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r6_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r6_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r6_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r6_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r6_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r6_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r6_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r6_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r6_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r6_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r6_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r6_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r6_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r6_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r6_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r6_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r6_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r6_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r6_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r6_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r6_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r6_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r6_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r6_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r6_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r6_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r6_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r6_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r6_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r6_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r6_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r6_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r6_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r6_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r6_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r6_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r6_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r6_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r6_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r6_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r6_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r6_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r6_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r6_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r6_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r6_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r6_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r6_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r6_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r6_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r6_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r6_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r6_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r6_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r6_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r6_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r6_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r6_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r6_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r6_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r6_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r6_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r6_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r6_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r6_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r6_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r6_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r6_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r6_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r6_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r6_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r6_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r7_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r7_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r7_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r7_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r7_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r7_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r7_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r7_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r7_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r7_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r7_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r7_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r7_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r7_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r7_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r7_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r7_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r7_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r7_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r7_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r7_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r7_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r7_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r7_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r7_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r7_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r7_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r7_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r7_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r7_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r7_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r7_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r7_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r7_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r7_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r7_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r7_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r7_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r7_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r7_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r7_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r7_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r7_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r7_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r7_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r7_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r7_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r7_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r7_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r7_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r7_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r7_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r7_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r7_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r7_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r7_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r7_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r7_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r7_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r7_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r7_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r7_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r7_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r7_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r7_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r7_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r7_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r7_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r7_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r7_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r7_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r7_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r7_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r7_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r7_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r7_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r7_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r7_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r7_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r7_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r7_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r7_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r7_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r7_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r7_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r7_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r7_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r7_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r7_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r7_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r7_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r7_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r7_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r7_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r7_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r7_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r7_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r7_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r7_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r7_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r7_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r7_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r7_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r7_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r7_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r7_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r7_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r7_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r7_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r7_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r7_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r7_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r7_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r7_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r7_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r7_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r7_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r7_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r7_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r7_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r7_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r7_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r7_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r7_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r7_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r7_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r7_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r7_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r7_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r7_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r7_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r7_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r7_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r7_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r7_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r7_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r7_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r8_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r8_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r8_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r8_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r8_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r8_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r8_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r8_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r8_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r8_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r8_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r8_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r8_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r8_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r8_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r8_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r8_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r8_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r8_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r8_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r8_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r8_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r8_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r8_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r8_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r8_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r8_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r8_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r8_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r8_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r8_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r8_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r8_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r8_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r8_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r8_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r8_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r8_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r8_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r8_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r8_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r8_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r8_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r8_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r8_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r8_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r8_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r8_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r8_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r8_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r8_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r8_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r8_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r8_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r8_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r8_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r8_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r8_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r8_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r8_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r8_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r8_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r8_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r8_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r8_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r8_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r8_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r8_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r8_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r8_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r8_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r8_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r8_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r8_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r8_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r8_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r8_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r8_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r8_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r8_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r8_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r8_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r8_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r8_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r8_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r8_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r8_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r8_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r8_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r8_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r8_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r8_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r8_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r8_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r8_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r8_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r8_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r8_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r8_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r8_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r8_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r8_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r8_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r8_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r8_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r8_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r8_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r8_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r8_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r8_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r8_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r8_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r8_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r8_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r8_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r8_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r8_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r8_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r8_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r8_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r8_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r8_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r8_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r8_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r8_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r8_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r8_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r8_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r8_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r8_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r8_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r8_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r8_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r8_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r8_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r8_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r8_960_1023_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_0_63_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_0_63_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_0_63_0_2 : label is 0;
  attribute ram_addr_end of motion_score_reg_r9_0_63_0_2 : label is 63;
  attribute ram_offset of motion_score_reg_r9_0_63_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_0_63_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_0_63_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_0_63_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_0_63_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_0_63_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_0_63_3_3 : label is 0;
  attribute ram_addr_end of motion_score_reg_r9_0_63_3_3 : label is 63;
  attribute ram_offset of motion_score_reg_r9_0_63_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_0_63_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_0_63_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1024_1087_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1024_1087_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r9_1024_1087_0_2 : label is 1087;
  attribute ram_offset of motion_score_reg_r9_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1024_1087_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1024_1087_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1024_1087_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1024_1087_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1024_1087_3_3 : label is 1024;
  attribute ram_addr_end of motion_score_reg_r9_1024_1087_3_3 : label is 1087;
  attribute ram_offset of motion_score_reg_r9_1024_1087_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1024_1087_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1024_1087_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1088_1151_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1088_1151_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r9_1088_1151_0_2 : label is 1151;
  attribute ram_offset of motion_score_reg_r9_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1088_1151_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1088_1151_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1088_1151_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1088_1151_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1088_1151_3_3 : label is 1088;
  attribute ram_addr_end of motion_score_reg_r9_1088_1151_3_3 : label is 1151;
  attribute ram_offset of motion_score_reg_r9_1088_1151_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1088_1151_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1088_1151_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1152_1215_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1152_1215_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r9_1152_1215_0_2 : label is 1215;
  attribute ram_offset of motion_score_reg_r9_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1152_1215_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1152_1215_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1152_1215_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1152_1215_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1152_1215_3_3 : label is 1152;
  attribute ram_addr_end of motion_score_reg_r9_1152_1215_3_3 : label is 1215;
  attribute ram_offset of motion_score_reg_r9_1152_1215_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1152_1215_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1152_1215_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1216_1279_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1216_1279_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r9_1216_1279_0_2 : label is 1279;
  attribute ram_offset of motion_score_reg_r9_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1216_1279_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1216_1279_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1216_1279_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1216_1279_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1216_1279_3_3 : label is 1216;
  attribute ram_addr_end of motion_score_reg_r9_1216_1279_3_3 : label is 1279;
  attribute ram_offset of motion_score_reg_r9_1216_1279_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1216_1279_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1216_1279_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1280_1343_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1280_1343_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r9_1280_1343_0_2 : label is 1343;
  attribute ram_offset of motion_score_reg_r9_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1280_1343_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1280_1343_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1280_1343_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1280_1343_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1280_1343_3_3 : label is 1280;
  attribute ram_addr_end of motion_score_reg_r9_1280_1343_3_3 : label is 1343;
  attribute ram_offset of motion_score_reg_r9_1280_1343_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1280_1343_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1280_1343_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_128_191_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_128_191_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_128_191_0_2 : label is 128;
  attribute ram_addr_end of motion_score_reg_r9_128_191_0_2 : label is 191;
  attribute ram_offset of motion_score_reg_r9_128_191_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_128_191_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_128_191_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_128_191_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_128_191_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_128_191_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_128_191_3_3 : label is 128;
  attribute ram_addr_end of motion_score_reg_r9_128_191_3_3 : label is 191;
  attribute ram_offset of motion_score_reg_r9_128_191_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_128_191_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_128_191_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1344_1407_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1344_1407_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r9_1344_1407_0_2 : label is 1407;
  attribute ram_offset of motion_score_reg_r9_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1344_1407_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1344_1407_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1344_1407_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1344_1407_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1344_1407_3_3 : label is 1344;
  attribute ram_addr_end of motion_score_reg_r9_1344_1407_3_3 : label is 1407;
  attribute ram_offset of motion_score_reg_r9_1344_1407_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1344_1407_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1344_1407_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1408_1471_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1408_1471_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r9_1408_1471_0_2 : label is 1471;
  attribute ram_offset of motion_score_reg_r9_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1408_1471_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1408_1471_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1408_1471_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1408_1471_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1408_1471_3_3 : label is 1408;
  attribute ram_addr_end of motion_score_reg_r9_1408_1471_3_3 : label is 1471;
  attribute ram_offset of motion_score_reg_r9_1408_1471_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1408_1471_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1408_1471_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1472_1535_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1472_1535_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r9_1472_1535_0_2 : label is 1535;
  attribute ram_offset of motion_score_reg_r9_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1472_1535_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1472_1535_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1472_1535_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1472_1535_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1472_1535_3_3 : label is 1472;
  attribute ram_addr_end of motion_score_reg_r9_1472_1535_3_3 : label is 1535;
  attribute ram_offset of motion_score_reg_r9_1472_1535_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1472_1535_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1472_1535_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1536_1599_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1536_1599_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r9_1536_1599_0_2 : label is 1599;
  attribute ram_offset of motion_score_reg_r9_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1536_1599_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1536_1599_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1536_1599_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1536_1599_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1536_1599_3_3 : label is 1536;
  attribute ram_addr_end of motion_score_reg_r9_1536_1599_3_3 : label is 1599;
  attribute ram_offset of motion_score_reg_r9_1536_1599_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1536_1599_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1536_1599_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1600_1663_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1600_1663_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r9_1600_1663_0_2 : label is 1663;
  attribute ram_offset of motion_score_reg_r9_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1600_1663_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1600_1663_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1600_1663_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1600_1663_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1600_1663_3_3 : label is 1600;
  attribute ram_addr_end of motion_score_reg_r9_1600_1663_3_3 : label is 1663;
  attribute ram_offset of motion_score_reg_r9_1600_1663_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1600_1663_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1600_1663_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1664_1727_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1664_1727_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r9_1664_1727_0_2 : label is 1727;
  attribute ram_offset of motion_score_reg_r9_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1664_1727_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1664_1727_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1664_1727_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1664_1727_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1664_1727_3_3 : label is 1664;
  attribute ram_addr_end of motion_score_reg_r9_1664_1727_3_3 : label is 1727;
  attribute ram_offset of motion_score_reg_r9_1664_1727_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1664_1727_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1664_1727_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1728_1791_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1728_1791_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r9_1728_1791_0_2 : label is 1791;
  attribute ram_offset of motion_score_reg_r9_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1728_1791_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1728_1791_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1728_1791_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1728_1791_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1728_1791_3_3 : label is 1728;
  attribute ram_addr_end of motion_score_reg_r9_1728_1791_3_3 : label is 1791;
  attribute ram_offset of motion_score_reg_r9_1728_1791_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1728_1791_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1728_1791_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1792_1855_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1792_1855_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r9_1792_1855_0_2 : label is 1855;
  attribute ram_offset of motion_score_reg_r9_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1792_1855_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1792_1855_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1792_1855_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1792_1855_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1792_1855_3_3 : label is 1792;
  attribute ram_addr_end of motion_score_reg_r9_1792_1855_3_3 : label is 1855;
  attribute ram_offset of motion_score_reg_r9_1792_1855_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1792_1855_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1792_1855_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1856_1919_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1856_1919_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r9_1856_1919_0_2 : label is 1919;
  attribute ram_offset of motion_score_reg_r9_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1856_1919_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1856_1919_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1856_1919_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1856_1919_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1856_1919_3_3 : label is 1856;
  attribute ram_addr_end of motion_score_reg_r9_1856_1919_3_3 : label is 1919;
  attribute ram_offset of motion_score_reg_r9_1856_1919_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1856_1919_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1856_1919_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1920_1983_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1920_1983_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r9_1920_1983_0_2 : label is 1983;
  attribute ram_offset of motion_score_reg_r9_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1920_1983_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1920_1983_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1920_1983_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1920_1983_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1920_1983_3_3 : label is 1920;
  attribute ram_addr_end of motion_score_reg_r9_1920_1983_3_3 : label is 1983;
  attribute ram_offset of motion_score_reg_r9_1920_1983_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1920_1983_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1920_1983_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_192_255_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_192_255_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_192_255_0_2 : label is 192;
  attribute ram_addr_end of motion_score_reg_r9_192_255_0_2 : label is 255;
  attribute ram_offset of motion_score_reg_r9_192_255_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_192_255_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_192_255_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_192_255_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_192_255_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_192_255_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_192_255_3_3 : label is 192;
  attribute ram_addr_end of motion_score_reg_r9_192_255_3_3 : label is 255;
  attribute ram_offset of motion_score_reg_r9_192_255_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_192_255_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_192_255_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_1984_2047_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1984_2047_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r9_1984_2047_0_2 : label is 2039;
  attribute ram_offset of motion_score_reg_r9_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_1984_2047_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_1984_2047_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_1984_2047_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_1984_2047_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_1984_2047_3_3 : label is 1984;
  attribute ram_addr_end of motion_score_reg_r9_1984_2047_3_3 : label is 2039;
  attribute ram_offset of motion_score_reg_r9_1984_2047_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_1984_2047_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_1984_2047_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_256_319_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_256_319_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_256_319_0_2 : label is 256;
  attribute ram_addr_end of motion_score_reg_r9_256_319_0_2 : label is 319;
  attribute ram_offset of motion_score_reg_r9_256_319_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_256_319_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_256_319_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_256_319_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_256_319_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_256_319_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_256_319_3_3 : label is 256;
  attribute ram_addr_end of motion_score_reg_r9_256_319_3_3 : label is 319;
  attribute ram_offset of motion_score_reg_r9_256_319_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_256_319_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_256_319_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_320_383_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_320_383_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_320_383_0_2 : label is 320;
  attribute ram_addr_end of motion_score_reg_r9_320_383_0_2 : label is 383;
  attribute ram_offset of motion_score_reg_r9_320_383_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_320_383_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_320_383_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_320_383_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_320_383_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_320_383_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_320_383_3_3 : label is 320;
  attribute ram_addr_end of motion_score_reg_r9_320_383_3_3 : label is 383;
  attribute ram_offset of motion_score_reg_r9_320_383_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_320_383_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_320_383_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_384_447_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_384_447_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_384_447_0_2 : label is 384;
  attribute ram_addr_end of motion_score_reg_r9_384_447_0_2 : label is 447;
  attribute ram_offset of motion_score_reg_r9_384_447_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_384_447_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_384_447_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_384_447_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_384_447_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_384_447_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_384_447_3_3 : label is 384;
  attribute ram_addr_end of motion_score_reg_r9_384_447_3_3 : label is 447;
  attribute ram_offset of motion_score_reg_r9_384_447_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_384_447_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_384_447_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_448_511_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_448_511_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_448_511_0_2 : label is 448;
  attribute ram_addr_end of motion_score_reg_r9_448_511_0_2 : label is 511;
  attribute ram_offset of motion_score_reg_r9_448_511_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_448_511_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_448_511_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_448_511_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_448_511_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_448_511_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_448_511_3_3 : label is 448;
  attribute ram_addr_end of motion_score_reg_r9_448_511_3_3 : label is 511;
  attribute ram_offset of motion_score_reg_r9_448_511_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_448_511_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_448_511_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_512_575_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_512_575_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_512_575_0_2 : label is 512;
  attribute ram_addr_end of motion_score_reg_r9_512_575_0_2 : label is 575;
  attribute ram_offset of motion_score_reg_r9_512_575_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_512_575_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_512_575_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_512_575_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_512_575_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_512_575_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_512_575_3_3 : label is 512;
  attribute ram_addr_end of motion_score_reg_r9_512_575_3_3 : label is 575;
  attribute ram_offset of motion_score_reg_r9_512_575_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_512_575_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_512_575_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_576_639_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_576_639_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_576_639_0_2 : label is 576;
  attribute ram_addr_end of motion_score_reg_r9_576_639_0_2 : label is 639;
  attribute ram_offset of motion_score_reg_r9_576_639_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_576_639_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_576_639_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_576_639_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_576_639_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_576_639_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_576_639_3_3 : label is 576;
  attribute ram_addr_end of motion_score_reg_r9_576_639_3_3 : label is 639;
  attribute ram_offset of motion_score_reg_r9_576_639_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_576_639_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_576_639_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_640_703_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_640_703_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_640_703_0_2 : label is 640;
  attribute ram_addr_end of motion_score_reg_r9_640_703_0_2 : label is 703;
  attribute ram_offset of motion_score_reg_r9_640_703_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_640_703_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_640_703_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_640_703_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_640_703_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_640_703_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_640_703_3_3 : label is 640;
  attribute ram_addr_end of motion_score_reg_r9_640_703_3_3 : label is 703;
  attribute ram_offset of motion_score_reg_r9_640_703_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_640_703_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_640_703_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_64_127_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_64_127_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_64_127_0_2 : label is 64;
  attribute ram_addr_end of motion_score_reg_r9_64_127_0_2 : label is 127;
  attribute ram_offset of motion_score_reg_r9_64_127_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_64_127_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_64_127_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_64_127_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_64_127_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_64_127_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_64_127_3_3 : label is 64;
  attribute ram_addr_end of motion_score_reg_r9_64_127_3_3 : label is 127;
  attribute ram_offset of motion_score_reg_r9_64_127_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_64_127_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_64_127_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_704_767_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_704_767_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_704_767_0_2 : label is 704;
  attribute ram_addr_end of motion_score_reg_r9_704_767_0_2 : label is 767;
  attribute ram_offset of motion_score_reg_r9_704_767_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_704_767_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_704_767_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_704_767_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_704_767_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_704_767_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_704_767_3_3 : label is 704;
  attribute ram_addr_end of motion_score_reg_r9_704_767_3_3 : label is 767;
  attribute ram_offset of motion_score_reg_r9_704_767_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_704_767_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_704_767_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_768_831_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_768_831_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_768_831_0_2 : label is 768;
  attribute ram_addr_end of motion_score_reg_r9_768_831_0_2 : label is 831;
  attribute ram_offset of motion_score_reg_r9_768_831_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_768_831_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_768_831_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_768_831_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_768_831_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_768_831_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_768_831_3_3 : label is 768;
  attribute ram_addr_end of motion_score_reg_r9_768_831_3_3 : label is 831;
  attribute ram_offset of motion_score_reg_r9_768_831_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_768_831_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_768_831_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_832_895_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_832_895_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_832_895_0_2 : label is 832;
  attribute ram_addr_end of motion_score_reg_r9_832_895_0_2 : label is 895;
  attribute ram_offset of motion_score_reg_r9_832_895_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_832_895_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_832_895_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_832_895_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_832_895_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_832_895_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_832_895_3_3 : label is 832;
  attribute ram_addr_end of motion_score_reg_r9_832_895_3_3 : label is 895;
  attribute ram_offset of motion_score_reg_r9_832_895_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_832_895_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_832_895_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_896_959_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_896_959_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_896_959_0_2 : label is 896;
  attribute ram_addr_end of motion_score_reg_r9_896_959_0_2 : label is 959;
  attribute ram_offset of motion_score_reg_r9_896_959_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_896_959_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_896_959_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_896_959_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_896_959_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_896_959_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_896_959_3_3 : label is 896;
  attribute ram_addr_end of motion_score_reg_r9_896_959_3_3 : label is 959;
  attribute ram_offset of motion_score_reg_r9_896_959_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_896_959_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_896_959_3_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of motion_score_reg_r9_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of motion_score_reg_r9_960_1023_0_2 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_960_1023_0_2 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_960_1023_0_2 : label is 960;
  attribute ram_addr_end of motion_score_reg_r9_960_1023_0_2 : label is 1023;
  attribute ram_offset of motion_score_reg_r9_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_960_1023_0_2 : label is 0;
  attribute ram_slice_end of motion_score_reg_r9_960_1023_0_2 : label is 2;
  attribute RTL_RAM_BITS of motion_score_reg_r9_960_1023_3_3 : label is 8160;
  attribute RTL_RAM_NAME of motion_score_reg_r9_960_1023_3_3 : label is "inst/u_Calculator/motion_score";
  attribute RTL_RAM_TYPE of motion_score_reg_r9_960_1023_3_3 : label is "RAM_SDP";
  attribute ram_addr_begin of motion_score_reg_r9_960_1023_3_3 : label is 960;
  attribute ram_addr_end of motion_score_reg_r9_960_1023_3_3 : label is 1023;
  attribute ram_offset of motion_score_reg_r9_960_1023_3_3 : label is 0;
  attribute ram_slice_begin of motion_score_reg_r9_960_1023_3_3 : label is 3;
  attribute ram_slice_end of motion_score_reg_r9_960_1023_3_3 : label is 3;
  attribute SOFT_HLUTNM of \motion_score_sum[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \motion_score_sum[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \motion_score_sum[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \motion_score_sum[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \motion_score_sum[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \motion_score_sum[8]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \motion_score_sum[9]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \row[10]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \row[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \row[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \row[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \row[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \row[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \row[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \row[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \row[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \row[9]_i_1\ : label is "soft_lutpair25";
  attribute ADDER_THRESHOLD of \row_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \row_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \row_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \th_high_r[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \th_high_r[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \th_low_r[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \th_low_r[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \th_mid_r[2]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \th_mid_r[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \th_mid_r[4]_i_1\ : label is "soft_lutpair19";
begin
  SR(0) <= \^sr\(0);
  motion_enable <= \^motion_enable\;
  \motion_max_x_reg[5]_0\(5 downto 0) <= \^motion_max_x_reg[5]_0\(5 downto 0);
  \motion_max_y_reg[5]_0\(5 downto 0) <= \^motion_max_y_reg[5]_0\(5 downto 0);
  \motion_min_x_reg[5]_0\(5 downto 0) <= \^motion_min_x_reg[5]_0\(5 downto 0);
  \motion_min_y_reg[5]_0\(5 downto 0) <= \^motion_min_y_reg[5]_0\(5 downto 0);
\__26/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => median_r(7),
      I1 => median_r(6),
      O => th_high(1)
    );
\_inferred__13/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__13/i__carry_n_0\,
      CO(2) => \_inferred__13/i__carry_n_1\,
      CO(1) => \_inferred__13/i__carry_n_2\,
      CO(0) => \_inferred__13/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__3_n_0\,
      O(3 downto 0) => diff_r20(3 downto 0),
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => \i__carry_i_6__4_n_0\,
      S(1) => \i__carry_i_7__3_n_0\,
      S(0) => \i__carry_i_8__3_n_0\
    );
\_inferred__13/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__13/i__carry_n_0\,
      CO(3) => \NLW__inferred__13/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__13/i__carry__0_n_1\,
      CO(1) => \_inferred__13/i__carry__0_n_2\,
      CO(0) => \_inferred__13/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1__1_n_0\,
      DI(1) => \i__carry__0_i_2__1_n_0\,
      DI(0) => \i__carry__0_i_3__1_n_0\,
      O(3 downto 0) => diff_r20(7 downto 4),
      S(3) => \i__carry__0_i_4__1_n_0\,
      S(2) => \i__carry__0_i_5_n_0\,
      S(1) => \i__carry__0_i_6_n_0\,
      S(0) => \i__carry__0_i_7_n_0\
    );
\_inferred__15/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__15/i__carry_n_0\,
      CO(2) => \_inferred__15/i__carry_n_1\,
      CO(1) => \_inferred__15/i__carry_n_2\,
      CO(0) => \_inferred__15/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__2_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW__inferred__15/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__6_n_0\,
      S(2) => \i__carry_i_6__5_n_0\,
      S(1) => \i__carry_i_7__4_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\_inferred__15/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__15/i__carry_n_0\,
      CO(3) => \_inferred__15/i__carry__0_n_0\,
      CO(2) => \_inferred__15/i__carry__0_n_1\,
      CO(1) => \_inferred__15/i__carry__0_n_2\,
      CO(0) => \_inferred__15/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_out(5),
      DI(0) => \i__carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW__inferred__15/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_3__0_n_0\,
      S(2) => \i__carry__0_i_4__0_n_0\,
      S(1) => \i__carry__0_i_5__0_n_0\,
      S(0) => \i__carry__0_i_6__0_n_0\
    );
\_inferred__16/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__16/i__carry_n_0\,
      CO(2) => \_inferred__16/i__carry_n_1\,
      CO(1) => \_inferred__16/i__carry_n_2\,
      CO(0) => \_inferred__16/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \i__carry_i_2__2_n_0\,
      DI(1 downto 0) => th_high_r(1 downto 0),
      O(3 downto 0) => \NLW__inferred__16/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_3__7_n_0\,
      S(2) => \i__carry_i_4__6_n_0\,
      S(1) => \i__carry_i_5__7_n_0\,
      S(0) => \i__carry_i_6__7_n_0\
    );
\_inferred__16/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__16/i__carry_n_0\,
      CO(3) => \_inferred__16/i__carry__0_n_0\,
      CO(2) => \_inferred__16/i__carry__0_n_1\,
      CO(1) => \_inferred__16/i__carry__0_n_2\,
      CO(0) => \_inferred__16/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__0_i_1__0_n_0\,
      DI(0) => \i__carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW__inferred__16/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => p_0_out(7 downto 6),
      S(1) => \i__carry__0_i_5__1_n_0\,
      S(0) => \i__carry__0_i_6__1_n_0\
    );
\col[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compare_en_r3,
      I1 => col(0),
      O => \col[0]_i_1_n_0\
    );
\col[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[11]_i_5_n_6\,
      O => col_0(10)
    );
\col[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => aresetn,
      I1 => compare_en_r3,
      O => \col[11]_i_1_n_0\
    );
\col[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[11]_i_5_n_5\,
      O => col_0(11)
    );
\col[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => col(6),
      I1 => col(7),
      I2 => col(11),
      I3 => col(10),
      I4 => col(8),
      I5 => col(9),
      O => \col[11]_i_3_n_0\
    );
\col[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => col(3),
      I1 => col(4),
      I2 => col(5),
      O => \col[11]_i_4_n_0\
    );
\col[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[4]_i_2_n_7\,
      O => col_0(1)
    );
\col[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[4]_i_2_n_6\,
      O => col_0(2)
    );
\col[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[4]_i_2_n_5\,
      O => col_0(3)
    );
\col[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[4]_i_2_n_4\,
      O => col_0(4)
    );
\col[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[8]_i_2_n_7\,
      O => col_0(5)
    );
\col[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[8]_i_2_n_6\,
      O => col_0(6)
    );
\col[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[8]_i_2_n_5\,
      O => col_0(7)
    );
\col[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[8]_i_2_n_4\,
      O => col_0(8)
    );
\col[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => \col_reg[11]_i_5_n_7\,
      O => col_0(9)
    );
\col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \col[0]_i_1_n_0\,
      Q => col(0),
      R => '0'
    );
\col_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(10),
      Q => col(10),
      R => \col[11]_i_1_n_0\
    );
\col_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(11),
      Q => col(11),
      R => \col[11]_i_1_n_0\
    );
\col_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_col_reg[11]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \col_reg[11]_i_5_n_2\,
      CO(0) => \col_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_col_reg[11]_i_5_O_UNCONNECTED\(3),
      O(2) => \col_reg[11]_i_5_n_5\,
      O(1) => \col_reg[11]_i_5_n_6\,
      O(0) => \col_reg[11]_i_5_n_7\,
      S(3) => '0',
      S(2 downto 0) => col(11 downto 9)
    );
\col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(1),
      Q => col(1),
      R => \col[11]_i_1_n_0\
    );
\col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(2),
      Q => col(2),
      R => \col[11]_i_1_n_0\
    );
\col_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(3),
      Q => col(3),
      R => \col[11]_i_1_n_0\
    );
\col_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(4),
      Q => col(4),
      R => \col[11]_i_1_n_0\
    );
\col_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_reg[4]_i_2_n_0\,
      CO(2) => \col_reg[4]_i_2_n_1\,
      CO(1) => \col_reg[4]_i_2_n_2\,
      CO(0) => \col_reg[4]_i_2_n_3\,
      CYINIT => col(0),
      DI(3 downto 0) => B"0000",
      O(3) => \col_reg[4]_i_2_n_4\,
      O(2) => \col_reg[4]_i_2_n_5\,
      O(1) => \col_reg[4]_i_2_n_6\,
      O(0) => \col_reg[4]_i_2_n_7\,
      S(3 downto 0) => col(4 downto 1)
    );
\col_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(5),
      Q => col(5),
      R => \col[11]_i_1_n_0\
    );
\col_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(6),
      Q => col(6),
      R => \col[11]_i_1_n_0\
    );
\col_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(7),
      Q => col(7),
      R => \col[11]_i_1_n_0\
    );
\col_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(8),
      Q => col(8),
      R => \col[11]_i_1_n_0\
    );
\col_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_reg[4]_i_2_n_0\,
      CO(3) => \col_reg[8]_i_2_n_0\,
      CO(2) => \col_reg[8]_i_2_n_1\,
      CO(1) => \col_reg[8]_i_2_n_2\,
      CO(0) => \col_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_reg[8]_i_2_n_4\,
      O(2) => \col_reg[8]_i_2_n_5\,
      O(1) => \col_reg[8]_i_2_n_6\,
      O(0) => \col_reg[8]_i_2_n_7\,
      S(3 downto 0) => col(8 downto 5)
    );
\col_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => col_0(9),
      Q => col(9),
      R => \col[11]_i_1_n_0\
    );
compare_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => compare_addr0_carry_n_0,
      CO(2) => compare_addr0_carry_n_1,
      CO(1) => compare_addr0_carry_n_2,
      CO(0) => compare_addr0_carry_n_3,
      CYINIT => compare_addr_reg_rep(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => compare_addr_reg_rep(4 downto 1)
    );
\compare_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => compare_addr0_carry_n_0,
      CO(3) => \compare_addr0_carry__0_n_0\,
      CO(2) => \compare_addr0_carry__0_n_1\,
      CO(1) => \compare_addr0_carry__0_n_2\,
      CO(0) => \compare_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => compare_addr_reg_rep(8 downto 5)
    );
\compare_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \compare_addr0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_compare_addr0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \compare_addr0_carry__1_n_2\,
      CO(0) => \compare_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_compare_addr0_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(11 downto 9),
      S(3) => '0',
      S(2) => \compare_addr_reg_n_0_[11]\,
      S(1 downto 0) => compare_addr_reg_rep(10 downto 9)
    );
\compare_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => compare_addr_reg_rep(0),
      O => compare_addr(0)
    );
\compare_addr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(10),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(10)
    );
\compare_addr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(11),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => \compare_addr__0\(11)
    );
\compare_addr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \compare_addr[11]_i_3_n_0\,
      I1 => compare_addr_reg_rep(6),
      I2 => compare_addr_reg_rep(5),
      I3 => compare_addr_reg_rep(7),
      I4 => compare_addr_reg_rep(4),
      I5 => \compare_addr[11]_i_4_n_0\,
      O => \compare_addr[11]_i_2_n_0\
    );
\compare_addr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => compare_addr_reg_rep(3),
      I1 => \compare_addr_reg_n_0_[11]\,
      I2 => compare_addr_reg_rep(2),
      I3 => compare_addr_reg_rep(0),
      O => \compare_addr[11]_i_3_n_0\
    );
\compare_addr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => compare_addr_reg_rep(9),
      I1 => compare_addr_reg_rep(8),
      I2 => compare_addr_reg_rep(10),
      I3 => compare_addr_reg_rep(1),
      O => \compare_addr[11]_i_4_n_0\
    );
\compare_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(1),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(1)
    );
\compare_addr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(2),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(2)
    );
\compare_addr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(3),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(3)
    );
\compare_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(4)
    );
\compare_addr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(5)
    );
\compare_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(6),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(6)
    );
\compare_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(7),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(7)
    );
\compare_addr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(8),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(8)
    );
\compare_addr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(9),
      I1 => \compare_addr[11]_i_2_n_0\,
      O => compare_addr(9)
    );
\compare_addr_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(0),
      Q => compare_addr_r1(0),
      R => '0'
    );
\compare_addr_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(10),
      Q => compare_addr_r1(10),
      R => '0'
    );
\compare_addr_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(1),
      Q => compare_addr_r1(1),
      R => '0'
    );
\compare_addr_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(2),
      Q => compare_addr_r1(2),
      R => '0'
    );
\compare_addr_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(3),
      Q => compare_addr_r1(3),
      R => '0'
    );
\compare_addr_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(4),
      Q => compare_addr_r1(4),
      R => '0'
    );
\compare_addr_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(5),
      Q => compare_addr_r1(5),
      R => '0'
    );
\compare_addr_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(6),
      Q => compare_addr_r1(6),
      R => '0'
    );
\compare_addr_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(7),
      Q => compare_addr_r1(7),
      R => '0'
    );
\compare_addr_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(8),
      Q => compare_addr_r1(8),
      R => '0'
    );
\compare_addr_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => frame_buffer_2_reg_i_2_n_0,
      D => compare_addr_reg_rep(9),
      Q => compare_addr_r1(9),
      R => '0'
    );
\compare_addr_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(0),
      Q => compare_addr_r2(0),
      R => '0'
    );
\compare_addr_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(10),
      Q => compare_addr_r2(10),
      R => '0'
    );
\compare_addr_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(1),
      Q => compare_addr_r2(1),
      R => '0'
    );
\compare_addr_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(2),
      Q => compare_addr_r2(2),
      R => '0'
    );
\compare_addr_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(3),
      Q => compare_addr_r2(3),
      R => '0'
    );
\compare_addr_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(4),
      Q => compare_addr_r2(4),
      R => '0'
    );
\compare_addr_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(5),
      Q => compare_addr_r2(5),
      R => '0'
    );
\compare_addr_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(6),
      Q => compare_addr_r2(6),
      R => '0'
    );
\compare_addr_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(7),
      Q => compare_addr_r2(7),
      R => '0'
    );
\compare_addr_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(8),
      Q => compare_addr_r2(8),
      R => '0'
    );
\compare_addr_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => compare_addr_r1(9),
      Q => compare_addr_r2(9),
      R => '0'
    );
\compare_addr_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(0),
      Q => compare_addr_r3(0),
      R => '0'
    );
\compare_addr_r3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(10),
      Q => compare_addr_r3(10),
      R => '0'
    );
\compare_addr_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(1),
      Q => compare_addr_r3(1),
      R => '0'
    );
\compare_addr_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(2),
      Q => compare_addr_r3(2),
      R => '0'
    );
\compare_addr_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(3),
      Q => compare_addr_r3(3),
      R => '0'
    );
\compare_addr_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(4),
      Q => compare_addr_r3(4),
      R => '0'
    );
\compare_addr_r3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(5),
      Q => compare_addr_r3(5),
      R => '0'
    );
\compare_addr_r3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(6),
      Q => compare_addr_r3(6),
      R => '0'
    );
\compare_addr_r3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(7),
      Q => compare_addr_r3(7),
      R => '0'
    );
\compare_addr_r3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(8),
      Q => compare_addr_r3(8),
      R => '0'
    );
\compare_addr_r3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => compare_addr_r2(9),
      Q => compare_addr_r3(9),
      R => '0'
    );
\compare_addr_r4[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => compare_en_r3,
      O => p_0_in
    );
\compare_addr_r4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \compare_addr_rs_reg[0]_rep__5_n_0\,
      Q => \compare_addr_r4_reg_n_0_[0]\,
      R => '0'
    );
\compare_addr_r4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => compare_addr_rs(10),
      Q => \compare_addr_r4_reg_n_0_[10]\,
      R => '0'
    );
\compare_addr_r4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \compare_addr_rs_reg[1]_rep__6_n_0\,
      Q => \compare_addr_r4_reg_n_0_[1]\,
      R => '0'
    );
\compare_addr_r4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \compare_addr_rs_reg[2]_rep__1_n_0\,
      Q => \compare_addr_r4_reg_n_0_[2]\,
      R => '0'
    );
\compare_addr_r4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \compare_addr_rs_reg[3]_rep_n_0\,
      Q => \compare_addr_r4_reg_n_0_[3]\,
      R => '0'
    );
\compare_addr_r4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \compare_addr_rs_reg[4]_rep_n_0\,
      Q => \compare_addr_r4_reg_n_0_[4]\,
      R => '0'
    );
\compare_addr_r4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => \compare_addr_rs_reg[5]_rep_n_0\,
      Q => \compare_addr_r4_reg_n_0_[5]\,
      R => '0'
    );
\compare_addr_r4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => compare_addr_rs(6),
      Q => \compare_addr_r4_reg_n_0_[6]\,
      R => '0'
    );
\compare_addr_r4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => compare_addr_rs(7),
      Q => \compare_addr_r4_reg_n_0_[7]\,
      R => '0'
    );
\compare_addr_r4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => compare_addr_rs(8),
      Q => \compare_addr_r4_reg_n_0_[8]\,
      R => '0'
    );
\compare_addr_r4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in,
      D => compare_addr_rs(9),
      Q => \compare_addr_r4_reg_n_0_[9]\,
      R => '0'
    );
\compare_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(0),
      Q => compare_addr_reg_rep(0),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(10),
      Q => compare_addr_reg_rep(10),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => \compare_addr__0\(11),
      Q => \compare_addr_reg_n_0_[11]\,
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(1),
      Q => compare_addr_reg_rep(1),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(2),
      Q => compare_addr_reg_rep(2),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(3),
      Q => compare_addr_reg_rep(3),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(4),
      Q => compare_addr_reg_rep(4),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(5),
      Q => compare_addr_reg_rep(5),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(6),
      Q => compare_addr_reg_rep(6),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(7),
      Q => compare_addr_reg_rep(7),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(8),
      Q => compare_addr_reg_rep(8),
      R => compare_en_r4_reg_0
    );
\compare_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => compare_en_reg_n_0,
      D => compare_addr(9),
      Q => compare_addr_reg_rep(9),
      R => compare_en_r4_reg_0
    );
\compare_addr_rs[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => compare_en_ex,
      O => \diff_r3__0\
    );
\compare_addr_rs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => compare_addr_rs(0),
      R => '0'
    );
\compare_addr_rs_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => \compare_addr_rs_reg[0]_rep_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => \compare_addr_rs_reg[0]_rep__0_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => \compare_addr_rs_reg[0]_rep__1_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => \compare_addr_rs_reg[0]_rep__2_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => \compare_addr_rs_reg[0]_rep__3_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => \compare_addr_rs_reg[0]_rep__4_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(0),
      Q => \compare_addr_rs_reg[0]_rep__5_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(10),
      Q => compare_addr_rs(10),
      R => '0'
    );
\compare_addr_rs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => compare_addr_rs(1),
      R => '0'
    );
\compare_addr_rs_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep__0_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep__1_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep__2_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep__3_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep__4_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep__5_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(1),
      Q => \compare_addr_rs_reg[1]_rep__6_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(2),
      Q => compare_addr_rs(2),
      R => '0'
    );
\compare_addr_rs_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(2),
      Q => \compare_addr_rs_reg[2]_rep_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(2),
      Q => \compare_addr_rs_reg[2]_rep__0_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(2),
      Q => \compare_addr_rs_reg[2]_rep__1_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(2),
      Q => \compare_addr_rs_reg[2]_rep__2_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(2),
      Q => \compare_addr_rs_reg[2]_rep__3_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[2]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(2),
      Q => \compare_addr_rs_reg[2]_rep__4_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(3),
      Q => compare_addr_rs(3),
      R => '0'
    );
\compare_addr_rs_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(3),
      Q => \compare_addr_rs_reg[3]_rep_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(3),
      Q => \compare_addr_rs_reg[3]_rep__0_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(3),
      Q => \compare_addr_rs_reg[3]_rep__1_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(3),
      Q => \compare_addr_rs_reg[3]_rep__2_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(3),
      Q => \compare_addr_rs_reg[3]_rep__3_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(4),
      Q => compare_addr_rs(4),
      R => '0'
    );
\compare_addr_rs_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(4),
      Q => \compare_addr_rs_reg[4]_rep_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(4),
      Q => \compare_addr_rs_reg[4]_rep__0_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(4),
      Q => \compare_addr_rs_reg[4]_rep__1_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(4),
      Q => \compare_addr_rs_reg[4]_rep__2_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(4),
      Q => \compare_addr_rs_reg[4]_rep__3_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(5),
      Q => compare_addr_rs(5),
      R => '0'
    );
\compare_addr_rs_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(5),
      Q => \compare_addr_rs_reg[5]_rep_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(5),
      Q => \compare_addr_rs_reg[5]_rep__0_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(5),
      Q => \compare_addr_rs_reg[5]_rep__1_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(5),
      Q => \compare_addr_rs_reg[5]_rep__2_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(5),
      Q => \compare_addr_rs_reg[5]_rep__3_n_0\,
      R => '0'
    );
\compare_addr_rs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(6),
      Q => compare_addr_rs(6),
      R => '0'
    );
\compare_addr_rs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(7),
      Q => compare_addr_rs(7),
      R => '0'
    );
\compare_addr_rs_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(8),
      Q => compare_addr_rs(8),
      R => '0'
    );
\compare_addr_rs_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => compare_addr_r3(9),
      Q => compare_addr_rs(9),
      R => '0'
    );
compare_en_ex_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => compare_en_r2,
      Q => compare_en_ex,
      R => compare_en_r4_reg_0
    );
compare_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => s_axis_tuser,
      I1 => compare_en_i_2_n_0,
      I2 => compare_en_reg_n_0,
      O => compare_en_i_1_n_0
    );
compare_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => compare_en_reg_n_0,
      I1 => compare_en_i_3_n_0,
      I2 => compare_addr_reg_rep(6),
      I3 => \compare_addr_reg_n_0_[11]\,
      I4 => compare_addr_reg_rep(5),
      I5 => compare_addr_reg_rep(0),
      O => compare_en_i_2_n_0
    );
compare_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => compare_addr_reg_rep(7),
      I1 => compare_addr_reg_rep(9),
      I2 => compare_addr_reg_rep(4),
      I3 => compare_addr_reg_rep(8),
      I4 => compare_en_i_4_n_0,
      O => compare_en_i_3_n_0
    );
compare_en_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => compare_addr_reg_rep(1),
      I1 => compare_addr_reg_rep(2),
      I2 => compare_addr_reg_rep(10),
      I3 => compare_addr_reg_rep(3),
      O => compare_en_i_4_n_0
    );
compare_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => compare_en_reg_n_0,
      Q => compare_en_r1,
      R => compare_en_r4_reg_0
    );
compare_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => compare_en_r1,
      Q => compare_en_r2,
      R => compare_en_r4_reg_0
    );
compare_en_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => compare_en_ex,
      Q => compare_en_r3,
      R => compare_en_r4_reg_0
    );
compare_en_r4_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => compare_en_r3,
      Q => compare_en_r4,
      R => compare_en_r4_reg_0
    );
compare_en_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => compare_en_i_1_n_0,
      Q => compare_en_reg_n_0,
      R => compare_en_r4_reg_0
    );
\current_pixel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(0),
      Q => current_pixel_r(0),
      R => '0'
    );
\current_pixel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(1),
      Q => current_pixel_r(1),
      R => '0'
    );
\current_pixel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(2),
      Q => current_pixel_r(2),
      R => '0'
    );
\current_pixel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(3),
      Q => current_pixel_r(3),
      R => '0'
    );
\current_pixel_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(4),
      Q => current_pixel_r(4),
      R => '0'
    );
\current_pixel_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(5),
      Q => current_pixel_r(5),
      R => '0'
    );
\current_pixel_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(6),
      Q => current_pixel_r(6),
      R => '0'
    );
\current_pixel_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => tmf_d2(7),
      Q => current_pixel_r(7),
      R => '0'
    );
diff_prev_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 6) => compare_addr_rs(10 downto 3),
      ADDRARDADDR(5) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRARDADDR(4) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRARDADDR(3) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => compare_addr_r2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => diff_r3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_diff_prev_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_diff_prev_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => diff_prev_r(7 downto 0),
      DOPADOP(1 downto 0) => NLW_diff_prev_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_diff_prev_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => compare_en_r3,
      ENBWREN => diff_prev_reg_i_1_n_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => aresetn,
      WEA(0) => aresetn,
      WEBWE(3 downto 0) => B"0000"
    );
diff_prev_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => compare_en_r2,
      O => diff_prev_reg_i_1_n_0
    );
diff_r22_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diff_r22,
      CO(2) => diff_r22_carry_n_1,
      CO(1) => diff_r22_carry_n_2,
      CO(0) => diff_r22_carry_n_3,
      CYINIT => '0',
      DI(3) => diff_r22_carry_i_1_n_0,
      DI(2) => diff_r22_carry_i_2_n_0,
      DI(1) => diff_r22_carry_i_3_n_0,
      DI(0) => diff_r22_carry_i_4_n_0,
      O(3 downto 0) => NLW_diff_r22_carry_O_UNCONNECTED(3 downto 0),
      S(3) => diff_r22_carry_i_5_n_0,
      S(2) => diff_r22_carry_i_6_n_0,
      S(1) => diff_r22_carry_i_7_n_0,
      S(0) => diff_r22_carry_i_8_n_0
    );
diff_r22_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => median_r(6),
      I1 => current_pixel_r(6),
      I2 => current_pixel_r(7),
      I3 => median_r(7),
      O => diff_r22_carry_i_1_n_0
    );
diff_r22_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => median_r(4),
      I1 => current_pixel_r(4),
      I2 => current_pixel_r(5),
      I3 => median_r(5),
      O => diff_r22_carry_i_2_n_0
    );
diff_r22_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => median_r(2),
      I1 => current_pixel_r(2),
      I2 => current_pixel_r(3),
      I3 => median_r(3),
      O => diff_r22_carry_i_3_n_0
    );
diff_r22_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => median_r(0),
      I1 => current_pixel_r(0),
      I2 => current_pixel_r(1),
      I3 => median_r(1),
      O => diff_r22_carry_i_4_n_0
    );
diff_r22_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => median_r(6),
      I1 => current_pixel_r(6),
      I2 => median_r(7),
      I3 => current_pixel_r(7),
      O => diff_r22_carry_i_5_n_0
    );
diff_r22_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => median_r(4),
      I1 => current_pixel_r(4),
      I2 => median_r(5),
      I3 => current_pixel_r(5),
      O => diff_r22_carry_i_6_n_0
    );
diff_r22_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => median_r(2),
      I1 => current_pixel_r(2),
      I2 => median_r(3),
      I3 => current_pixel_r(3),
      O => diff_r22_carry_i_7_n_0
    );
diff_r22_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => median_r(0),
      I1 => current_pixel_r(0),
      I2 => median_r(1),
      I3 => current_pixel_r(1),
      O => diff_r22_carry_i_8_n_0
    );
\diff_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(0),
      Q => \diff_r2_reg_n_0_[0]\,
      R => '0'
    );
\diff_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(1),
      Q => \diff_r2_reg_n_0_[1]\,
      R => '0'
    );
\diff_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(2),
      Q => \diff_r2_reg_n_0_[2]\,
      R => '0'
    );
\diff_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(3),
      Q => \diff_r2_reg_n_0_[3]\,
      R => '0'
    );
\diff_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(4),
      Q => \diff_r2_reg_n_0_[4]\,
      R => '0'
    );
\diff_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(5),
      Q => \diff_r2_reg_n_0_[5]\,
      R => '0'
    );
\diff_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(6),
      Q => \diff_r2_reg_n_0_[6]\,
      R => '0'
    );
\diff_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => diff_r20(7),
      Q => \diff_r2_reg_n_0_[7]\,
      R => '0'
    );
\diff_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[0]\,
      Q => diff_r3(0),
      R => '0'
    );
\diff_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[1]\,
      Q => diff_r3(1),
      R => '0'
    );
\diff_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[2]\,
      Q => diff_r3(2),
      R => '0'
    );
\diff_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[3]\,
      Q => diff_r3(3),
      R => '0'
    );
\diff_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[4]\,
      Q => diff_r3(4),
      R => '0'
    );
\diff_r3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[5]\,
      Q => diff_r3(5),
      R => '0'
    );
\diff_r3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[6]\,
      Q => diff_r3(6),
      R => '0'
    );
\diff_r3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \diff_r3__0\,
      D => \diff_r2_reg_n_0_[7]\,
      Q => diff_r3(7),
      R => '0'
    );
frame_buffer_0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => compare_addr_reg_rep(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => frame_buffer_2_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_frame_buffer_0_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_frame_buffer_0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => tmf_d0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_frame_buffer_0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_frame_buffer_0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buffer1_en,
      ENBWREN => frame_buffer_2_reg_i_2_n_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => aresetn,
      WEA(0) => aresetn,
      WEBWE(3 downto 0) => B"0000"
    );
frame_buffer_1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => compare_addr_reg_rep(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => frame_buffer_2_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_frame_buffer_1_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_frame_buffer_1_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => tmf_d1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_frame_buffer_1_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_frame_buffer_1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => frame_buffer_1_reg_0,
      ENBWREN => frame_buffer_2_reg_i_2_n_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => aresetn,
      WEA(0) => aresetn,
      WEBWE(3 downto 0) => B"0000"
    );
frame_buffer_2_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => compare_addr_reg_rep(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => frame_buffer_2_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_frame_buffer_2_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_frame_buffer_2_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => tmf_d2(7 downto 0),
      DOPADOP(1 downto 0) => NLW_frame_buffer_2_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_frame_buffer_2_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => frame_buffer_2_reg_0,
      ENBWREN => frame_buffer_2_reg_i_2_n_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => aresetn,
      WEA(0) => aresetn,
      WEBWE(3 downto 0) => B"0000"
    );
frame_buffer_2_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => compare_en_reg_n_0,
      O => frame_buffer_2_reg_i_2_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[5]\,
      O => p_0_out(5)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => th_high_r(4),
      I1 => th_high_r(3),
      I2 => th_high_r(2),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => current_pixel_r(6),
      I1 => median_r(6),
      I2 => diff_r22,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => th_high_r(2),
      I1 => th_high_r(3),
      I2 => th_high_r(1),
      I3 => th_high_r(0),
      I4 => th_high_r(4),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => th_high_r(3),
      I1 => th_high_r(2),
      I2 => th_high_r(4),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => current_pixel_r(5),
      I1 => median_r(5),
      I2 => diff_r22,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[7]\,
      O => p_0_out(7)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[7]\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => current_pixel_r(4),
      I1 => median_r(4),
      I2 => diff_r22,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[6]\,
      O => p_0_out(6)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[6]\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(7),
      I1 => median_r(7),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(6),
      I1 => median_r(6),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => th_high_r(4),
      I1 => th_high_r(3),
      I2 => th_high_r(2),
      I3 => th_high_r(1),
      I4 => th_high_r(0),
      I5 => \diff_r2_reg_n_0_[5]\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => th_high_r(2),
      I1 => th_high_r(3),
      I2 => th_high_r(4),
      I3 => \diff_r2_reg_n_0_[5]\,
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(5),
      I1 => median_r(5),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => th_high_r(4),
      I1 => th_high_r(0),
      I2 => th_high_r(1),
      I3 => th_high_r(3),
      I4 => th_high_r(2),
      I5 => \diff_r2_reg_n_0_[4]\,
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => th_high_r(4),
      I1 => th_high_r(2),
      I2 => th_high_r(3),
      I3 => \diff_r2_reg_n_0_[4]\,
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(4),
      I1 => median_r(4),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[7]\,
      I1 => \diff_r2_reg_n_0_[6]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => diff_prev_r(3),
      I1 => th_low_r(3),
      I2 => th_low_r(2),
      I3 => diff_prev_r(2),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[3]\,
      I1 => th_low_r(3),
      I2 => th_low_r(2),
      I3 => \diff_r2_reg_n_0_[2]\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => th_high_r(2),
      I1 => th_high_r(1),
      I2 => th_high_r(0),
      I3 => th_high_r(3),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => th_high_r(2),
      I1 => th_high_r(3),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => current_pixel_r(3),
      I1 => median_r(3),
      I2 => diff_r22,
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(6),
      I1 => tmf_d1(6),
      I2 => tmf_d1(7),
      I3 => tmf_d2(7),
      O => \i__carry_i_1__4__0_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(6),
      I1 => tmf_d2(6),
      I2 => tmf_d2(7),
      I3 => tmf_d0(7),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(6),
      I1 => tmf_d0(6),
      I2 => tmf_d0(7),
      I3 => tmf_d2(7),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[5]\,
      I1 => th_mid_r(4),
      I2 => \diff_r2_reg_n_0_[4]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => diff_prev_r(1),
      I1 => th_low_r(1),
      I2 => th_low_r(0),
      I3 => diff_prev_r(0),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[1]\,
      I1 => th_low_r(1),
      I2 => th_low_r(0),
      I3 => \diff_r2_reg_n_0_[0]\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => th_high_r(2),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => th_high_r(0),
      I1 => th_high_r(1),
      I2 => th_high_r(2),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => current_pixel_r(2),
      I1 => median_r(2),
      I2 => diff_r22,
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(4),
      I1 => tmf_d1(4),
      I2 => tmf_d1(5),
      I3 => tmf_d2(5),
      O => \i__carry_i_2__4__0_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(4),
      I1 => tmf_d2(4),
      I2 => tmf_d2(5),
      I3 => tmf_d0(5),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(4),
      I1 => tmf_d0(4),
      I2 => tmf_d0(5),
      I3 => tmf_d2(5),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_prev_r(6),
      I1 => diff_prev_r(7),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => th_mid_r(3),
      I1 => \diff_r2_reg_n_0_[3]\,
      I2 => \diff_r2_reg_n_0_[2]\,
      I3 => th_mid_r(2),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[6]\,
      I1 => \diff_r2_reg_n_0_[7]\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => th_high_r(0),
      I1 => th_high_r(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => current_pixel_r(1),
      I1 => median_r(1),
      I2 => diff_r22,
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(2),
      I1 => tmf_d1(2),
      I2 => tmf_d1(3),
      I3 => tmf_d2(3),
      O => \i__carry_i_3__3__0_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(2),
      I1 => tmf_d2(2),
      I2 => tmf_d2(3),
      I3 => tmf_d0(3),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(2),
      I1 => tmf_d0(2),
      I2 => tmf_d0(3),
      I3 => tmf_d2(3),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => th_high_r(3),
      I1 => th_high_r(2),
      I2 => \diff_r2_reg_n_0_[3]\,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => th_high_r(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => th_high_r(0),
      I1 => \diff_r2_reg_n_0_[1]\,
      I2 => \diff_r2_reg_n_0_[0]\,
      I3 => th_high_r(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_prev_r(4),
      I1 => diff_prev_r(5),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[4]\,
      I1 => \diff_r2_reg_n_0_[5]\,
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => current_pixel_r(0),
      I1 => median_r(0),
      I2 => diff_r22,
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(0),
      I1 => tmf_d1(0),
      I2 => tmf_d1(1),
      I3 => tmf_d2(1),
      O => \i__carry_i_4__3__0_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(0),
      I1 => tmf_d2(0),
      I2 => tmf_d2(1),
      I3 => tmf_d0(1),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d2(0),
      I1 => tmf_d0(0),
      I2 => tmf_d0(1),
      I3 => tmf_d2(1),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => th_high_r(2),
      I1 => \diff_r2_reg_n_0_[2]\,
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_r(3),
      I1 => diff_prev_r(3),
      I2 => th_low_r(2),
      I3 => diff_prev_r(2),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_r(3),
      I1 => \diff_r2_reg_n_0_[3]\,
      I2 => th_low_r(2),
      I3 => \diff_r2_reg_n_0_[2]\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[6]\,
      I1 => \diff_r2_reg_n_0_[7]\,
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(6),
      I1 => tmf_d1(6),
      I2 => tmf_d2(7),
      I3 => tmf_d1(7),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(6),
      I1 => tmf_d2(6),
      I2 => tmf_d0(7),
      I3 => tmf_d2(7),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(6),
      I1 => tmf_d0(6),
      I2 => tmf_d2(7),
      I3 => tmf_d0(7),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(3),
      I1 => median_r(3),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => th_high_r(3),
      I1 => th_high_r(0),
      I2 => th_high_r(1),
      I3 => th_high_r(2),
      I4 => \diff_r2_reg_n_0_[3]\,
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => th_high_r(1),
      I1 => \diff_r2_reg_n_0_[1]\,
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_r(1),
      I1 => diff_prev_r(1),
      I2 => th_low_r(0),
      I3 => diff_prev_r(0),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_r(1),
      I1 => \diff_r2_reg_n_0_[1]\,
      I2 => th_low_r(0),
      I3 => \diff_r2_reg_n_0_[0]\,
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(4),
      I1 => tmf_d1(4),
      I2 => tmf_d2(5),
      I3 => tmf_d1(5),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(4),
      I1 => tmf_d2(4),
      I2 => tmf_d0(5),
      I3 => tmf_d2(5),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(4),
      I1 => tmf_d0(4),
      I2 => tmf_d2(5),
      I3 => tmf_d0(5),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(2),
      I1 => median_r(2),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => th_high_r(2),
      I1 => th_high_r(1),
      I2 => th_high_r(0),
      I3 => \diff_r2_reg_n_0_[2]\,
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[5]\,
      I1 => \diff_r2_reg_n_0_[4]\,
      I2 => th_mid_r(4),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => th_high_r(0),
      I1 => \diff_r2_reg_n_0_[0]\,
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[3]\,
      I1 => th_mid_r(3),
      I2 => \diff_r2_reg_n_0_[2]\,
      I3 => th_mid_r(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(2),
      I1 => tmf_d1(2),
      I2 => tmf_d2(3),
      I3 => tmf_d1(3),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(2),
      I1 => tmf_d2(2),
      I2 => tmf_d0(3),
      I3 => tmf_d2(3),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(2),
      I1 => tmf_d0(2),
      I2 => tmf_d2(3),
      I3 => tmf_d0(3),
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(1),
      I1 => median_r(1),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => th_high_r(1),
      I1 => th_high_r(0),
      I2 => \diff_r2_reg_n_0_[1]\,
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[1]\,
      I1 => th_high_r(0),
      I2 => \diff_r2_reg_n_0_[0]\,
      I3 => th_high_r(1),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(0),
      I1 => tmf_d1(0),
      I2 => tmf_d2(1),
      I3 => tmf_d1(1),
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(0),
      I1 => tmf_d2(0),
      I2 => tmf_d0(1),
      I3 => tmf_d2(1),
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d2(0),
      I1 => tmf_d0(0),
      I2 => tmf_d2(1),
      I3 => tmf_d0(1),
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => current_pixel_r(0),
      I1 => median_r(0),
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \diff_r2_reg_n_0_[0]\,
      I1 => th_high_r(0),
      O => \i__carry_i_8__4_n_0\
    );
\idx_c[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => compare_en_r4,
      O => \idx_c__0\
    );
\idx_c_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[0]\,
      Q => idx_c(0),
      R => '0'
    );
\idx_c_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[0]\,
      Q => \idx_c_reg[0]_rep_n_0\,
      R => '0'
    );
\idx_c_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[0]\,
      Q => \idx_c_reg[0]_rep__0_n_0\,
      R => '0'
    );
\idx_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[10]\,
      Q => idx_c(10),
      R => '0'
    );
\idx_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[1]\,
      Q => idx_c(1),
      R => '0'
    );
\idx_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[2]\,
      Q => idx_c(2),
      R => '0'
    );
\idx_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[3]\,
      Q => idx_c(3),
      R => '0'
    );
\idx_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[4]\,
      Q => idx_c(4),
      R => '0'
    );
\idx_c_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[5]\,
      Q => idx_c(5),
      R => '0'
    );
\idx_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[6]\,
      Q => idx_c(6),
      R => '0'
    );
\idx_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[7]\,
      Q => idx_c(7),
      R => '0'
    );
\idx_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[8]\,
      Q => idx_c(8),
      R => '0'
    );
\idx_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => \compare_addr_r4_reg_n_0_[9]\,
      Q => idx_c(9),
      R => '0'
    );
\idx_d1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \idx_d1__0_carry_n_0\,
      CO(2) => \idx_d1__0_carry_n_1\,
      CO(1) => \idx_d1__0_carry_n_2\,
      CO(0) => \idx_d1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \compare_addr_r4_reg_n_0_[4]\,
      DI(2) => \compare_addr_r4_reg_n_0_[3]\,
      DI(1) => \idx_d1__0_carry_i_1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => idx_d0(5 downto 2),
      S(3) => \idx_d1__0_carry_i_2_n_0\,
      S(2) => \idx_d1__0_carry_i_3_n_0\,
      S(1) => \idx_d1__0_carry_i_4_n_0\,
      S(0) => \idx_d1__0_carry_i_5_n_0\
    );
\idx_d1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_d1__0_carry_n_0\,
      CO(3) => \idx_d1__0_carry__0_n_0\,
      CO(2) => \idx_d1__0_carry__0_n_1\,
      CO(1) => \idx_d1__0_carry__0_n_2\,
      CO(0) => \idx_d1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \compare_addr_r4_reg_n_0_[8]\,
      DI(2) => \compare_addr_r4_reg_n_0_[7]\,
      DI(1) => \idx_d1__0_carry__0_i_1_n_0\,
      DI(0) => \compare_addr_r4_reg_n_0_[5]\,
      O(3 downto 0) => idx_d0(9 downto 6),
      S(3) => \idx_d1__0_carry__0_i_2_n_0\,
      S(2) => \idx_d1__0_carry__0_i_3_n_0\,
      S(1) => \idx_d1__0_carry__0_i_4_n_0\,
      S(0) => \idx_d1__0_carry__0_i_5_n_0\
    );
\idx_d1__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[6]\,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      O => \idx_d1__0_carry__0_i_1_n_0\
    );
\idx_d1__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[8]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_d1__0_carry__0_i_2_n_0\
    );
\idx_d1__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[7]\,
      I1 => \compare_addr_r4_reg_n_0_[8]\,
      O => \idx_d1__0_carry__0_i_3_n_0\
    );
\idx_d1__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \idx_d1__0_carry_i_6_n_0\,
      I1 => \compare_addr_r4_reg_n_0_[6]\,
      I2 => \compare_addr_r4_reg_n_0_[7]\,
      O => \idx_d1__0_carry__0_i_4_n_0\
    );
\idx_d1__0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \idx_d1__0_carry_i_6_n_0\,
      I1 => \compare_addr_r4_reg_n_0_[6]\,
      I2 => \compare_addr_r4_reg_n_0_[5]\,
      O => \idx_d1__0_carry__0_i_5_n_0\
    );
\idx_d1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_d1__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_idx_d1__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_idx_d1__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => idx_d0(10),
      S(3 downto 1) => B"000",
      S(0) => \idx_d1__0_carry__1_i_1_n_0\
    );
\idx_d1__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[10]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_d1__0_carry__1_i_1_n_0\
    );
\idx_d1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[2]\,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      O => \idx_d1__0_carry_i_1_n_0\
    );
\idx_d1__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[4]\,
      I1 => \compare_addr_r4_reg_n_0_[5]\,
      O => \idx_d1__0_carry_i_2_n_0\
    );
\idx_d1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[3]\,
      I1 => \compare_addr_r4_reg_n_0_[4]\,
      O => \idx_d1__0_carry_i_3_n_0\
    );
\idx_d1__0_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \idx_d1__0_carry_i_6_n_0\,
      I1 => \compare_addr_r4_reg_n_0_[2]\,
      I2 => \compare_addr_r4_reg_n_0_[3]\,
      O => \idx_d1__0_carry_i_4_n_0\
    );
\idx_d1__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[2]\,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      O => \idx_d1__0_carry_i_5_n_0\
    );
\idx_d1__0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFCFC"
    )
        port map (
      I0 => \idx_u1_carry__0_i_5_n_0\,
      I1 => row(10),
      I2 => row(8),
      I3 => row(0),
      I4 => row(5),
      I5 => \idx_u1_carry__0_i_6_n_0\,
      O => \idx_d1__0_carry_i_6_n_0\
    );
\idx_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(10),
      Q => idx_d(10),
      R => '0'
    );
\idx_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(2),
      Q => idx_d(2),
      R => '0'
    );
\idx_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(3),
      Q => idx_d(3),
      R => '0'
    );
\idx_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(4),
      Q => idx_d(4),
      R => '0'
    );
\idx_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(5),
      Q => idx_d(5),
      R => '0'
    );
\idx_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(6),
      Q => idx_d(6),
      R => '0'
    );
\idx_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(7),
      Q => idx_d(7),
      R => '0'
    );
\idx_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(8),
      Q => idx_d(8),
      R => '0'
    );
\idx_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_d0(9),
      Q => idx_d(9),
      R => '0'
    );
idx_dl1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => idx_dl1_carry_n_0,
      CO(2) => idx_dl1_carry_n_1,
      CO(1) => idx_dl1_carry_n_2,
      CO(0) => idx_dl1_carry_n_3,
      CYINIT => '1',
      DI(3) => \compare_addr_r4_reg_n_0_[3]\,
      DI(2) => \compare_addr_r4_reg_n_0_[2]\,
      DI(1) => \compare_addr_r4_reg_n_0_[1]\,
      DI(0) => \compare_addr_r4_reg_n_0_[0]\,
      O(3 downto 0) => idx_dl0(3 downto 0),
      S(3) => idx_dl1_carry_i_1_n_0,
      S(2) => idx_dl1_carry_i_2_n_0,
      S(1) => idx_dl1_carry_i_3_n_0,
      S(0) => idx_dl1_carry_i_4_n_0
    );
\idx_dl1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => idx_dl1_carry_n_0,
      CO(3) => \idx_dl1_carry__0_n_0\,
      CO(2) => \idx_dl1_carry__0_n_1\,
      CO(1) => \idx_dl1_carry__0_n_2\,
      CO(0) => \idx_dl1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \idx_dl1_carry__0_i_1_n_0\,
      DI(2) => \compare_addr_r4_reg_n_0_[6]\,
      DI(1) => \compare_addr_r4_reg_n_0_[5]\,
      DI(0) => \compare_addr_r4_reg_n_0_[4]\,
      O(3 downto 0) => idx_dl0(7 downto 4),
      S(3) => \idx_dl1_carry__0_i_2_n_0\,
      S(2) => \idx_dl1_carry__0_i_3_n_0\,
      S(1) => \idx_dl1_carry__0_i_4_n_0\,
      S(0) => \idx_dl1_carry__0_i_5_n_0\
    );
\idx_dl1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_d1__0_carry_i_6_n_0\,
      O => \idx_dl1_carry__0_i_1_n_0\
    );
\idx_dl1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_d1__0_carry_i_6_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[7]\,
      O => \idx_dl1_carry__0_i_2_n_0\
    );
\idx_dl1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_d1__0_carry_i_6_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[6]\,
      O => \idx_dl1_carry__0_i_3_n_0\
    );
\idx_dl1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[5]\,
      O => \idx_dl1_carry__0_i_4_n_0\
    );
\idx_dl1_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[4]\,
      O => \idx_dl1_carry__0_i_5_n_0\
    );
\idx_dl1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_dl1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_idx_dl1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \idx_dl1_carry__1_n_2\,
      CO(0) => \idx_dl1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \compare_addr_r4_reg_n_0_[8]\,
      DI(0) => \compare_addr_r4_reg_n_0_[7]\,
      O(3) => \NLW_idx_dl1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => idx_dl0(10 downto 8),
      S(3) => '0',
      S(2) => \idx_dl1_carry__1_i_1_n_0\,
      S(1) => \idx_dl1_carry__1_i_2_n_0\,
      S(0) => \idx_dl1_carry__1_i_3_n_0\
    );
\idx_dl1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[10]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_dl1_carry__1_i_1_n_0\
    );
\idx_dl1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[8]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_dl1_carry__1_i_2_n_0\
    );
\idx_dl1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[7]\,
      I1 => \compare_addr_r4_reg_n_0_[8]\,
      O => \idx_dl1_carry__1_i_3_n_0\
    );
idx_dl1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[3]\,
      O => idx_dl1_carry_i_1_n_0
    );
idx_dl1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_d1__0_carry_i_6_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[2]\,
      O => idx_dl1_carry_i_2_n_0
    );
idx_dl1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[1]\,
      O => idx_dl1_carry_i_3_n_0
    );
idx_dl1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_d1__0_carry_i_6_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[0]\,
      O => idx_dl1_carry_i_4_n_0
    );
\idx_dl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(0),
      Q => idx_dl(0),
      R => '0'
    );
\idx_dl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(10),
      Q => idx_dl(10),
      R => '0'
    );
\idx_dl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(1),
      Q => idx_dl(1),
      R => '0'
    );
\idx_dl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(2),
      Q => idx_dl(2),
      R => '0'
    );
\idx_dl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(3),
      Q => idx_dl(3),
      R => '0'
    );
\idx_dl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(4),
      Q => idx_dl(4),
      R => '0'
    );
\idx_dl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(5),
      Q => idx_dl(5),
      R => '0'
    );
\idx_dl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(6),
      Q => idx_dl(6),
      R => '0'
    );
\idx_dl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(7),
      Q => idx_dl(7),
      R => '0'
    );
\idx_dl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(8),
      Q => idx_dl(8),
      R => '0'
    );
\idx_dl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dl0(9),
      Q => idx_dl(9),
      R => '0'
    );
idx_dr1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => idx_dr1_carry_n_0,
      CO(2) => idx_dr1_carry_n_1,
      CO(1) => idx_dr1_carry_n_2,
      CO(0) => idx_dr1_carry_n_3,
      CYINIT => '0',
      DI(3) => idx_dr1_carry_i_1_n_0,
      DI(2) => idx_dr1_carry_i_2_n_0,
      DI(1) => '0',
      DI(0) => \compare_addr_r4_reg_n_0_[0]\,
      O(3 downto 0) => idx_dr0(3 downto 0),
      S(3) => idx_dr1_carry_i_3_n_0,
      S(2) => idx_dr1_carry_i_4_n_0,
      S(1) => \compare_addr_r4_reg_n_0_[1]\,
      S(0) => idx_dr1_carry_i_5_n_0
    );
\idx_dr1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => idx_dr1_carry_n_0,
      CO(3) => \idx_dr1_carry__0_n_0\,
      CO(2) => \idx_dr1_carry__0_n_1\,
      CO(1) => \idx_dr1_carry__0_n_2\,
      CO(0) => \idx_dr1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \idx_dr1_carry__0_i_1_n_0\,
      DI(2) => \compare_addr_r4_reg_n_0_[5]\,
      DI(1) => \compare_addr_r4_reg_n_0_[4]\,
      DI(0) => \compare_addr_r4_reg_n_0_[3]\,
      O(3 downto 0) => idx_dr0(7 downto 4),
      S(3) => \idx_dr1_carry__0_i_2_n_0\,
      S(2) => \idx_dr1_carry__0_i_3_n_0\,
      S(1) => \idx_dr1_carry__0_i_4_n_0\,
      S(0) => \idx_dr1_carry__0_i_5_n_0\
    );
\idx_dr1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[6]\,
      O => \idx_dr1_carry__0_i_1_n_0\
    );
\idx_dr1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F20D"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[6]\,
      I3 => \compare_addr_r4_reg_n_0_[7]\,
      O => \idx_dr1_carry__0_i_2_n_0\
    );
\idx_dr1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[6]\,
      I3 => \compare_addr_r4_reg_n_0_[5]\,
      O => \idx_dr1_carry__0_i_3_n_0\
    );
\idx_dr1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[4]\,
      I1 => \compare_addr_r4_reg_n_0_[5]\,
      O => \idx_dr1_carry__0_i_4_n_0\
    );
\idx_dr1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[3]\,
      I1 => \compare_addr_r4_reg_n_0_[4]\,
      O => \idx_dr1_carry__0_i_5_n_0\
    );
\idx_dr1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_dr1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_idx_dr1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \idx_dr1_carry__1_n_2\,
      CO(0) => \idx_dr1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \compare_addr_r4_reg_n_0_[8]\,
      DI(0) => \compare_addr_r4_reg_n_0_[7]\,
      O(3) => \NLW_idx_dr1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => idx_dr0(10 downto 8),
      S(3) => '0',
      S(2) => \idx_dr1_carry__1_i_1_n_0\,
      S(1) => \idx_dr1_carry__1_i_2_n_0\,
      S(0) => \idx_dr1_carry__1_i_3_n_0\
    );
\idx_dr1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[10]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_dr1_carry__1_i_1_n_0\
    );
\idx_dr1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[8]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_dr1_carry__1_i_2_n_0\
    );
\idx_dr1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[7]\,
      I1 => \compare_addr_r4_reg_n_0_[8]\,
      O => \idx_dr1_carry__1_i_3_n_0\
    );
idx_dr1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      O => idx_dr1_carry_i_1_n_0
    );
idx_dr1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      O => idx_dr1_carry_i_2_n_0
    );
idx_dr1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[3]\,
      O => idx_dr1_carry_i_3_n_0
    );
idx_dr1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[2]\,
      O => idx_dr1_carry_i_4_n_0
    );
idx_dr1_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_d1__0_carry_i_6_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[0]\,
      O => idx_dr1_carry_i_5_n_0
    );
\idx_dr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(0),
      Q => idx_dr(0),
      R => '0'
    );
\idx_dr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(10),
      Q => idx_dr(10),
      R => '0'
    );
\idx_dr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(1),
      Q => idx_dr(1),
      R => '0'
    );
\idx_dr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(2),
      Q => idx_dr(2),
      R => '0'
    );
\idx_dr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(3),
      Q => idx_dr(3),
      R => '0'
    );
\idx_dr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(4),
      Q => idx_dr(4),
      R => '0'
    );
\idx_dr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(5),
      Q => idx_dr(5),
      R => '0'
    );
\idx_dr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(6),
      Q => idx_dr(6),
      R => '0'
    );
\idx_dr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(7),
      Q => idx_dr(7),
      R => '0'
    );
\idx_dr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(8),
      Q => idx_dr(8),
      R => '0'
    );
\idx_dr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_dr0(9),
      Q => idx_dr(9),
      R => '0'
    );
idx_l1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => idx_l1_carry_n_0,
      CO(2) => idx_l1_carry_n_1,
      CO(1) => idx_l1_carry_n_2,
      CO(0) => idx_l1_carry_n_3,
      CYINIT => '1',
      DI(3) => \compare_addr_r4_reg_n_0_[3]\,
      DI(2) => \compare_addr_r4_reg_n_0_[2]\,
      DI(1) => \compare_addr_r4_reg_n_0_[1]\,
      DI(0) => \compare_addr_r4_reg_n_0_[0]\,
      O(3 downto 0) => idx_l0(3 downto 0),
      S(3) => idx_l1_carry_i_1_n_0,
      S(2) => idx_l1_carry_i_2_n_0,
      S(1) => idx_l1_carry_i_3_n_0,
      S(0) => idx_l1_carry_i_4_n_0
    );
\idx_l1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => idx_l1_carry_n_0,
      CO(3) => \idx_l1_carry__0_n_0\,
      CO(2) => \idx_l1_carry__0_n_1\,
      CO(1) => \idx_l1_carry__0_n_2\,
      CO(0) => \idx_l1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \compare_addr_r4_reg_n_0_[7]\,
      DI(2) => \compare_addr_r4_reg_n_0_[6]\,
      DI(1) => \compare_addr_r4_reg_n_0_[5]\,
      DI(0) => \compare_addr_r4_reg_n_0_[4]\,
      O(3 downto 0) => idx_l0(7 downto 4),
      S(3) => \idx_l1_carry__0_i_1_n_0\,
      S(2) => \idx_l1_carry__0_i_2_n_0\,
      S(1) => \idx_l1_carry__0_i_3_n_0\,
      S(0) => \idx_l1_carry__0_i_4_n_0\
    );
\idx_l1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[7]\,
      O => \idx_l1_carry__0_i_1_n_0\
    );
\idx_l1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[6]\,
      O => \idx_l1_carry__0_i_2_n_0\
    );
\idx_l1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[5]\,
      O => \idx_l1_carry__0_i_3_n_0\
    );
\idx_l1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[4]\,
      O => \idx_l1_carry__0_i_4_n_0\
    );
\idx_l1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_l1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_idx_l1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \idx_l1_carry__1_n_2\,
      CO(0) => \idx_l1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \compare_addr_r4_reg_n_0_[9]\,
      DI(0) => \compare_addr_r4_reg_n_0_[8]\,
      O(3) => \NLW_idx_l1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => idx_l0(10 downto 8),
      S(3) => '0',
      S(2) => \idx_l1_carry__1_i_1_n_0\,
      S(1) => \idx_l1_carry__1_i_2_n_0\,
      S(0) => \idx_l1_carry__1_i_3_n_0\
    );
\idx_l1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[10]\,
      O => \idx_l1_carry__1_i_1_n_0\
    );
\idx_l1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_l1_carry__1_i_2_n_0\
    );
\idx_l1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[8]\,
      O => \idx_l1_carry__1_i_3_n_0\
    );
idx_l1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[3]\,
      O => idx_l1_carry_i_1_n_0
    );
idx_l1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[2]\,
      O => idx_l1_carry_i_2_n_0
    );
idx_l1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[1]\,
      O => idx_l1_carry_i_3_n_0
    );
idx_l1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \compare_addr_r4_reg_n_0_[0]\,
      O => idx_l1_carry_i_4_n_0
    );
idx_l1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => col(2),
      I1 => col(1),
      I2 => col(5),
      I3 => col(4),
      I4 => col(0),
      I5 => col(3),
      O => idx_l1_carry_i_5_n_0
    );
\idx_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(0),
      Q => idx_l(0),
      R => '0'
    );
\idx_l_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(10),
      Q => idx_l(10),
      R => '0'
    );
\idx_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(1),
      Q => idx_l(1),
      R => '0'
    );
\idx_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(2),
      Q => idx_l(2),
      R => '0'
    );
\idx_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(3),
      Q => idx_l(3),
      R => '0'
    );
\idx_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(4),
      Q => idx_l(4),
      R => '0'
    );
\idx_l_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(5),
      Q => idx_l(5),
      R => '0'
    );
\idx_l_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(6),
      Q => idx_l(6),
      R => '0'
    );
\idx_l_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(7),
      Q => idx_l(7),
      R => '0'
    );
\idx_l_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(8),
      Q => idx_l(8),
      R => '0'
    );
\idx_l_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_l0(9),
      Q => idx_l(9),
      R => '0'
    );
\idx_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[0]\,
      I1 => idx_r2,
      O => \idx_r[3]_i_2_n_0\
    );
\idx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(0),
      Q => idx_r(0),
      R => '0'
    );
\idx_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(10),
      Q => idx_r(10),
      R => '0'
    );
\idx_r_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_r_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_idx_r_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \idx_r_reg[10]_i_1_n_2\,
      CO(0) => \idx_r_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_idx_r_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => idx_r0(10 downto 8),
      S(3) => '0',
      S(2) => \compare_addr_r4_reg_n_0_[10]\,
      S(1) => \compare_addr_r4_reg_n_0_[9]\,
      S(0) => \compare_addr_r4_reg_n_0_[8]\
    );
\idx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(1),
      Q => idx_r(1),
      R => '0'
    );
\idx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(2),
      Q => idx_r(2),
      R => '0'
    );
\idx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(3),
      Q => idx_r(3),
      R => '0'
    );
\idx_r_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \idx_r_reg[3]_i_1_n_0\,
      CO(2) => \idx_r_reg[3]_i_1_n_1\,
      CO(1) => \idx_r_reg[3]_i_1_n_2\,
      CO(0) => \idx_r_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \compare_addr_r4_reg_n_0_[0]\,
      O(3 downto 0) => idx_r0(3 downto 0),
      S(3) => \compare_addr_r4_reg_n_0_[3]\,
      S(2) => \compare_addr_r4_reg_n_0_[2]\,
      S(1) => \compare_addr_r4_reg_n_0_[1]\,
      S(0) => \idx_r[3]_i_2_n_0\
    );
\idx_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(4),
      Q => idx_r(4),
      R => '0'
    );
\idx_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(5),
      Q => idx_r(5),
      R => '0'
    );
\idx_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(6),
      Q => idx_r(6),
      R => '0'
    );
\idx_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(7),
      Q => idx_r(7),
      R => '0'
    );
\idx_r_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_r_reg[3]_i_1_n_0\,
      CO(3) => \idx_r_reg[7]_i_1_n_0\,
      CO(2) => \idx_r_reg[7]_i_1_n_1\,
      CO(1) => \idx_r_reg[7]_i_1_n_2\,
      CO(0) => \idx_r_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => idx_r0(7 downto 4),
      S(3) => \compare_addr_r4_reg_n_0_[7]\,
      S(2) => \compare_addr_r4_reg_n_0_[6]\,
      S(1) => \compare_addr_r4_reg_n_0_[5]\,
      S(0) => \compare_addr_r4_reg_n_0_[4]\
    );
\idx_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(8),
      Q => idx_r(8),
      R => '0'
    );
\idx_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_r0(9),
      Q => idx_r(9),
      R => '0'
    );
idx_u1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => idx_u1_carry_n_0,
      CO(2) => idx_u1_carry_n_1,
      CO(1) => idx_u1_carry_n_2,
      CO(0) => idx_u1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \compare_addr_r4_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 0) => idx_u0(4 downto 1),
      S(3) => \compare_addr_r4_reg_n_0_[4]\,
      S(2) => \compare_addr_r4_reg_n_0_[3]\,
      S(1) => idx_u1_carry_i_1_n_0,
      S(0) => \compare_addr_r4_reg_n_0_[1]\
    );
\idx_u1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => idx_u1_carry_n_0,
      CO(3) => \idx_u1_carry__0_n_0\,
      CO(2) => \idx_u1_carry__0_n_1\,
      CO(1) => \idx_u1_carry__0_n_2\,
      CO(0) => \idx_u1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \compare_addr_r4_reg_n_0_[7]\,
      DI(2) => \idx_u1_carry__0_i_1_n_0\,
      DI(1) => \compare_addr_r4_reg_n_0_[6]\,
      DI(0) => '0',
      O(3 downto 0) => idx_u0(8 downto 5),
      S(3) => \idx_u1_carry__0_i_2_n_0\,
      S(2) => \idx_u1_carry__0_i_3_n_0\,
      S(1) => \idx_u1_carry__0_i_4_n_0\,
      S(0) => \compare_addr_r4_reg_n_0_[5]\
    );
\idx_u1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => row(0),
      I1 => row(5),
      I2 => \idx_u1_carry__0_i_5_n_0\,
      I3 => \idx_u1_carry__0_i_6_n_0\,
      I4 => row(10),
      I5 => row(8),
      O => \idx_u1_carry__0_i_1_n_0\
    );
\idx_u1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[7]\,
      I1 => \compare_addr_r4_reg_n_0_[8]\,
      O => \idx_u1_carry__0_i_2_n_0\
    );
\idx_u1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \idx_u1_carry__0_i_1_n_0\,
      I1 => \compare_addr_r4_reg_n_0_[7]\,
      O => \idx_u1_carry__0_i_3_n_0\
    );
\idx_u1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \idx_u1_carry__0_i_1_n_0\,
      I1 => \compare_addr_r4_reg_n_0_[6]\,
      O => \idx_u1_carry__0_i_4_n_0\
    );
\idx_u1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => row(1),
      I1 => row(2),
      I2 => row(3),
      I3 => row(4),
      O => \idx_u1_carry__0_i_5_n_0\
    );
\idx_u1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => row(7),
      I1 => row(11),
      I2 => row(6),
      I3 => row(9),
      O => \idx_u1_carry__0_i_6_n_0\
    );
\idx_u1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_u1_carry__0_n_0\,
      CO(3 downto 1) => \NLW_idx_u1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \idx_u1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \compare_addr_r4_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_idx_u1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => idx_u0(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \idx_u1_carry__1_i_1_n_0\,
      S(0) => \idx_u1_carry__1_i_2_n_0\
    );
\idx_u1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[10]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_u1_carry__1_i_1_n_0\
    );
\idx_u1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[8]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_u1_carry__1_i_2_n_0\
    );
idx_u1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[2]\,
      I1 => \idx_u1_carry__0_i_1_n_0\,
      O => idx_u1_carry_i_1_n_0
    );
\idx_u_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(10),
      Q => idx_u(10),
      R => '0'
    );
\idx_u_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(1),
      Q => idx_u(1),
      R => '0'
    );
\idx_u_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(2),
      Q => idx_u(2),
      R => '0'
    );
\idx_u_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(3),
      Q => idx_u(3),
      R => '0'
    );
\idx_u_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(4),
      Q => idx_u(4),
      R => '0'
    );
\idx_u_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(5),
      Q => idx_u(5),
      R => '0'
    );
\idx_u_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(6),
      Q => idx_u(6),
      R => '0'
    );
\idx_u_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(7),
      Q => idx_u(7),
      R => '0'
    );
\idx_u_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(8),
      Q => idx_u(8),
      R => '0'
    );
\idx_u_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_u0(9),
      Q => idx_u(9),
      R => '0'
    );
idx_ul1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => idx_ul1_carry_n_0,
      CO(2) => idx_ul1_carry_n_1,
      CO(1) => idx_ul1_carry_n_2,
      CO(0) => idx_ul1_carry_n_3,
      CYINIT => '1',
      DI(3) => idx_ul1_carry_i_1_n_0,
      DI(2) => \compare_addr_r4_reg_n_0_[2]\,
      DI(1) => \compare_addr_r4_reg_n_0_[1]\,
      DI(0) => \compare_addr_r4_reg_n_0_[0]\,
      O(3 downto 0) => idx_ul0(3 downto 0),
      S(3) => idx_ul1_carry_i_2_n_0,
      S(2) => idx_ul1_carry_i_3_n_0,
      S(1) => idx_ul1_carry_i_4_n_0,
      S(0) => idx_ul1_carry_i_5_n_0
    );
\idx_ul1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => idx_ul1_carry_n_0,
      CO(3) => \idx_ul1_carry__0_n_0\,
      CO(2) => \idx_ul1_carry__0_n_1\,
      CO(1) => \idx_ul1_carry__0_n_2\,
      CO(0) => \idx_ul1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \idx_ul1_carry__0_i_1_n_0\,
      DI(2) => \compare_addr_r4_reg_n_0_[5]\,
      DI(1) => \compare_addr_r4_reg_n_0_[4]\,
      DI(0) => \compare_addr_r4_reg_n_0_[3]\,
      O(3 downto 0) => idx_ul0(7 downto 4),
      S(3) => \idx_ul1_carry__0_i_2_n_0\,
      S(2) => \idx_ul1_carry__0_i_3_n_0\,
      S(1) => \idx_ul1_carry__0_i_4_n_0\,
      S(0) => \idx_ul1_carry__0_i_5_n_0\
    );
\idx_ul1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_u1_carry__0_i_1_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[6]\,
      O => \idx_ul1_carry__0_i_1_n_0\
    );
\idx_ul1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000DFF"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_u1_carry__0_i_1_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[6]\,
      I4 => \compare_addr_r4_reg_n_0_[7]\,
      O => \idx_ul1_carry__0_i_2_n_0\
    );
\idx_ul1_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_u1_carry__0_i_1_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[5]\,
      I4 => \compare_addr_r4_reg_n_0_[6]\,
      O => \idx_ul1_carry__0_i_3_n_0\
    );
\idx_ul1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[4]\,
      I1 => \compare_addr_r4_reg_n_0_[5]\,
      O => \idx_ul1_carry__0_i_4_n_0\
    );
\idx_ul1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[3]\,
      I1 => \compare_addr_r4_reg_n_0_[4]\,
      O => \idx_ul1_carry__0_i_5_n_0\
    );
\idx_ul1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_ul1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_idx_ul1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \idx_ul1_carry__1_n_2\,
      CO(0) => \idx_ul1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \compare_addr_r4_reg_n_0_[8]\,
      DI(0) => \compare_addr_r4_reg_n_0_[7]\,
      O(3) => \NLW_idx_ul1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => idx_ul0(10 downto 8),
      S(3) => '0',
      S(2) => \idx_ul1_carry__1_i_1_n_0\,
      S(1) => \idx_ul1_carry__1_i_2_n_0\,
      S(0) => \idx_ul1_carry__1_i_3_n_0\
    );
\idx_ul1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[10]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_ul1_carry__1_i_1_n_0\
    );
\idx_ul1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[8]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_ul1_carry__1_i_2_n_0\
    );
\idx_ul1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[7]\,
      I1 => \compare_addr_r4_reg_n_0_[8]\,
      O => \idx_ul1_carry__1_i_3_n_0\
    );
idx_ul1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_u1_carry__0_i_1_n_0\,
      O => idx_ul1_carry_i_1_n_0
    );
idx_ul1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_u1_carry__0_i_1_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[3]\,
      O => idx_ul1_carry_i_2_n_0
    );
idx_ul1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_u1_carry__0_i_1_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[2]\,
      O => idx_ul1_carry_i_3_n_0
    );
idx_ul1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[1]\,
      O => idx_ul1_carry_i_4_n_0
    );
idx_ul1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DF2"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => idx_l1_carry_i_5_n_0,
      I2 => \idx_u1_carry__0_i_1_n_0\,
      I3 => \compare_addr_r4_reg_n_0_[0]\,
      O => idx_ul1_carry_i_5_n_0
    );
\idx_ul_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(0),
      Q => idx_ul(0),
      R => '0'
    );
\idx_ul_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(10),
      Q => idx_ul(10),
      R => '0'
    );
\idx_ul_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(1),
      Q => idx_ul(1),
      R => '0'
    );
\idx_ul_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(2),
      Q => idx_ul(2),
      R => '0'
    );
\idx_ul_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(3),
      Q => idx_ul(3),
      R => '0'
    );
\idx_ul_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(4),
      Q => idx_ul(4),
      R => '0'
    );
\idx_ul_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(5),
      Q => idx_ul(5),
      R => '0'
    );
\idx_ul_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(6),
      Q => idx_ul(6),
      R => '0'
    );
\idx_ul_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(7),
      Q => idx_ul(7),
      R => '0'
    );
\idx_ul_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(8),
      Q => idx_ul(8),
      R => '0'
    );
\idx_ul_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ul0(9),
      Q => idx_ul(9),
      R => '0'
    );
idx_ur1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => idx_ur1_carry_n_0,
      CO(2) => idx_ur1_carry_n_1,
      CO(1) => idx_ur1_carry_n_2,
      CO(0) => idx_ur1_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \compare_addr_r4_reg_n_0_[2]\,
      DI(1) => '0',
      DI(0) => \compare_addr_r4_reg_n_0_[0]\,
      O(3 downto 0) => idx_ur0(3 downto 0),
      S(3) => \compare_addr_r4_reg_n_0_[3]\,
      S(2) => idx_ur1_carry_i_1_n_0,
      S(1) => \compare_addr_r4_reg_n_0_[1]\,
      S(0) => idx_ur1_carry_i_2_n_0
    );
\idx_ur1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => idx_ur1_carry_n_0,
      CO(3) => \idx_ur1_carry__0_n_0\,
      CO(2) => \idx_ur1_carry__0_n_1\,
      CO(1) => \idx_ur1_carry__0_n_2\,
      CO(0) => \idx_ur1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \idx_ur1_carry__0_i_1_n_0\,
      DI(2) => \idx_ur1_carry__0_i_2_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => idx_ur0(7 downto 4),
      S(3) => \idx_ur1_carry__0_i_3_n_0\,
      S(2) => \idx_ur1_carry__0_i_4_n_0\,
      S(1) => \compare_addr_r4_reg_n_0_[5]\,
      S(0) => \compare_addr_r4_reg_n_0_[4]\
    );
\idx_ur1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_u1_carry__0_i_1_n_0\,
      O => \idx_ur1_carry__0_i_1_n_0\
    );
\idx_ur1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_u1_carry__0_i_1_n_0\,
      O => \idx_ur1_carry__0_i_2_n_0\
    );
\idx_ur1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_u1_carry__0_i_1_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[7]\,
      O => \idx_ur1_carry__0_i_3_n_0\
    );
\idx_ur1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_u1_carry__0_i_1_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[6]\,
      O => \idx_ur1_carry__0_i_4_n_0\
    );
\idx_ur1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \idx_ur1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_idx_ur1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \idx_ur1_carry__1_n_2\,
      CO(0) => \idx_ur1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \compare_addr_r4_reg_n_0_[8]\,
      DI(0) => \compare_addr_r4_reg_n_0_[7]\,
      O(3) => \NLW_idx_ur1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => idx_ur0(10 downto 8),
      S(3) => '0',
      S(2) => \idx_ur1_carry__1_i_1_n_0\,
      S(1) => \idx_ur1_carry__1_i_2_n_0\,
      S(0) => \idx_ur1_carry__1_i_3_n_0\
    );
\idx_ur1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[10]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_ur1_carry__1_i_1_n_0\
    );
\idx_ur1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[8]\,
      I1 => \compare_addr_r4_reg_n_0_[9]\,
      O => \idx_ur1_carry__1_i_2_n_0\
    );
\idx_ur1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \compare_addr_r4_reg_n_0_[7]\,
      I1 => \compare_addr_r4_reg_n_0_[8]\,
      O => \idx_ur1_carry__1_i_3_n_0\
    );
idx_ur1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_u1_carry__0_i_1_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[2]\,
      O => idx_ur1_carry_i_1_n_0
    );
idx_ur1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => idx_r2,
      I1 => \idx_u1_carry__0_i_1_n_0\,
      I2 => \compare_addr_r4_reg_n_0_[0]\,
      O => idx_ur1_carry_i_2_n_0
    );
idx_ur1_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8A8A"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      O => idx_r2
    );
\idx_ur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(0),
      Q => idx_ur(0),
      R => '0'
    );
\idx_ur_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(10),
      Q => idx_ur(10),
      R => '0'
    );
\idx_ur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(1),
      Q => idx_ur(1),
      R => '0'
    );
\idx_ur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(2),
      Q => idx_ur(2),
      R => '0'
    );
\idx_ur_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(3),
      Q => idx_ur(3),
      R => '0'
    );
\idx_ur_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(4),
      Q => idx_ur(4),
      R => '0'
    );
\idx_ur_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(5),
      Q => idx_ur(5),
      R => '0'
    );
\idx_ur_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(6),
      Q => idx_ur(6),
      R => '0'
    );
\idx_ur_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(7),
      Q => idx_ur(7),
      R => '0'
    );
\idx_ur_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(8),
      Q => idx_ur(8),
      R => '0'
    );
\idx_ur_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \idx_c__0\,
      D => idx_ur0(9),
      Q => idx_ur(9),
      R => '0'
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(0),
      O => D(0)
    );
\m_axis_tdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(11),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(10),
      O => D(10)
    );
\m_axis_tdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(12),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(11),
      O => D(11)
    );
\m_axis_tdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(13),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(12),
      O => D(12)
    );
\m_axis_tdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(14),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(13),
      O => D(13)
    );
\m_axis_tdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(15),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(14),
      O => D(14)
    );
\m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D7F28282828"
    )
        port map (
      I0 => uart_motion_enable,
      I1 => motion_score_out(2),
      I2 => motion_score_out(3),
      I3 => motion_score_out(1),
      I4 => motion_score_out(0),
      I5 => s_axis_tdata(15),
      O => D(15)
    );
\m_axis_tdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(17),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(16),
      O => D(16)
    );
\m_axis_tdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(18),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(17),
      O => D(17)
    );
\m_axis_tdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(19),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(18),
      O => D(18)
    );
\m_axis_tdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(20),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(19),
      O => D(19)
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(1),
      O => D(1)
    );
\m_axis_tdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(21),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(20),
      O => D(20)
    );
\m_axis_tdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(22),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(21),
      O => D(21)
    );
\m_axis_tdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(22),
      O => D(22)
    );
\m_axis_tdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => uart_motion_enable,
      I1 => motion_score_out(0),
      I2 => motion_score_out(1),
      I3 => motion_score_out(3),
      I4 => motion_score_out(2),
      O => \m_axis_tdata[22]_i_2_n_0\
    );
\m_axis_tdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000002AAAAAAAA"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => motion_score_out(0),
      I2 => motion_score_out(1),
      I3 => motion_score_out(3),
      I4 => motion_score_out(2),
      I5 => uart_motion_enable,
      O => D(23)
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(2),
      O => D(2)
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(3),
      O => D(3)
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(4),
      O => D(4)
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(5),
      O => D(5)
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(6),
      O => D(6)
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575702020200"
    )
        port map (
      I0 => uart_motion_enable,
      I1 => motion_score_out(2),
      I2 => motion_score_out(3),
      I3 => motion_score_out(1),
      I4 => motion_score_out(0),
      I5 => s_axis_tdata(7),
      O => D(7)
    );
\m_axis_tdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(9),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(8),
      O => D(8)
    );
\m_axis_tdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tdata(10),
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => s_axis_tdata(9),
      O => D(9)
    );
median33_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median33,
      CO(2) => median33_carry_n_1,
      CO(1) => median33_carry_n_2,
      CO(0) => median33_carry_n_3,
      CYINIT => '1',
      DI(3) => median33_carry_i_1_n_0,
      DI(2) => median33_carry_i_2_n_0,
      DI(1) => median33_carry_i_3_n_0,
      DI(0) => median33_carry_i_4_n_0,
      O(3 downto 0) => NLW_median33_carry_O_UNCONNECTED(3 downto 0),
      S(3) => median33_carry_i_5_n_0,
      S(2) => median33_carry_i_6_n_0,
      S(1) => median33_carry_i_7_n_0,
      S(0) => median33_carry_i_8_n_0
    );
median33_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(6),
      I1 => tmf_d2(6),
      I2 => tmf_d2(7),
      I3 => tmf_d1(7),
      O => median33_carry_i_1_n_0
    );
median33_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(4),
      I1 => tmf_d2(4),
      I2 => tmf_d2(5),
      I3 => tmf_d1(5),
      O => median33_carry_i_2_n_0
    );
median33_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(2),
      I1 => tmf_d2(2),
      I2 => tmf_d2(3),
      I3 => tmf_d1(3),
      O => median33_carry_i_3_n_0
    );
median33_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(0),
      I1 => tmf_d2(0),
      I2 => tmf_d2(1),
      I3 => tmf_d1(1),
      O => median33_carry_i_4_n_0
    );
median33_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(6),
      I1 => tmf_d2(6),
      I2 => tmf_d1(7),
      I3 => tmf_d2(7),
      O => median33_carry_i_5_n_0
    );
median33_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(4),
      I1 => tmf_d2(4),
      I2 => tmf_d1(5),
      I3 => tmf_d2(5),
      O => median33_carry_i_6_n_0
    );
median33_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(2),
      I1 => tmf_d2(2),
      I2 => tmf_d1(3),
      I3 => tmf_d2(3),
      O => median33_carry_i_7_n_0
    );
median33_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(0),
      I1 => tmf_d2(0),
      I2 => tmf_d1(1),
      I3 => tmf_d2(1),
      O => median33_carry_i_8_n_0
    );
\median33_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median331_in,
      CO(2) => \median33_inferred__1/i__carry_n_1\,
      CO(1) => \median33_inferred__1/i__carry_n_2\,
      CO(0) => \median33_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__4__0_n_0\,
      DI(2) => \i__carry_i_2__4__0_n_0\,
      DI(1) => \i__carry_i_3__3__0_n_0\,
      DI(0) => \i__carry_i_4__3__0_n_0\,
      O(3 downto 0) => \NLW_median33_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\median33_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median334_in,
      CO(2) => \median33_inferred__3/i__carry_n_1\,
      CO(1) => \median33_inferred__3/i__carry_n_2\,
      CO(0) => \median33_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(3 downto 0) => \NLW_median33_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => \i__carry_i_6__2_n_0\,
      S(1) => \i__carry_i_7__1_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\median33_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median337_in,
      CO(2) => \median33_inferred__5/i__carry_n_1\,
      CO(1) => \median33_inferred__5/i__carry_n_2\,
      CO(0) => \median33_inferred__5/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__6_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \i__carry_i_4__5_n_0\,
      O(3 downto 0) => \NLW_median33_inferred__5/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__2_n_0\,
      S(0) => \i__carry_i_8__2_n_0\
    );
\median_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(0),
      I1 => median310_out,
      I2 => tmf_d1(0),
      I3 => \median31__2\,
      I4 => tmf_d2(0),
      O => median3_return(0)
    );
\median_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(1),
      I1 => median310_out,
      I2 => tmf_d1(1),
      I3 => \median31__2\,
      I4 => tmf_d2(1),
      O => median3_return(1)
    );
\median_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(2),
      I1 => median310_out,
      I2 => tmf_d1(2),
      I3 => \median31__2\,
      I4 => tmf_d2(2),
      O => median3_return(2)
    );
\median_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(3),
      I1 => median310_out,
      I2 => tmf_d1(3),
      I3 => \median31__2\,
      I4 => tmf_d2(3),
      O => median3_return(3)
    );
\median_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(4),
      I1 => median310_out,
      I2 => tmf_d1(4),
      I3 => \median31__2\,
      I4 => tmf_d2(4),
      O => median3_return(4)
    );
\median_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(5),
      I1 => median310_out,
      I2 => tmf_d1(5),
      I3 => \median31__2\,
      I4 => tmf_d2(5),
      O => median3_return(5)
    );
\median_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(6),
      I1 => median310_out,
      I2 => tmf_d1(6),
      I3 => \median31__2\,
      I4 => tmf_d2(6),
      O => median3_return(6)
    );
\median_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => compare_en_r1,
      O => median_r_2
    );
\median_r[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(4),
      I1 => tmf_d1(4),
      I2 => tmf_d1(5),
      I3 => tmf_d0(5),
      O => \median_r[7]_i_10_n_0\
    );
\median_r[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(2),
      I1 => tmf_d1(2),
      I2 => tmf_d1(3),
      I3 => tmf_d0(3),
      O => \median_r[7]_i_11_n_0\
    );
\median_r[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(0),
      I1 => tmf_d1(0),
      I2 => tmf_d1(1),
      I3 => tmf_d0(1),
      O => \median_r[7]_i_12_n_0\
    );
\median_r[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(6),
      I1 => tmf_d1(6),
      I2 => tmf_d0(7),
      I3 => tmf_d1(7),
      O => \median_r[7]_i_13_n_0\
    );
\median_r[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(4),
      I1 => tmf_d1(4),
      I2 => tmf_d0(5),
      I3 => tmf_d1(5),
      O => \median_r[7]_i_14_n_0\
    );
\median_r[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(2),
      I1 => tmf_d1(2),
      I2 => tmf_d0(3),
      I3 => tmf_d1(3),
      O => \median_r[7]_i_15_n_0\
    );
\median_r[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(0),
      I1 => tmf_d1(0),
      I2 => tmf_d0(1),
      I3 => tmf_d1(1),
      O => \median_r[7]_i_16_n_0\
    );
\median_r[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(6),
      I1 => tmf_d0(6),
      I2 => tmf_d0(7),
      I3 => tmf_d1(7),
      O => \median_r[7]_i_17_n_0\
    );
\median_r[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(4),
      I1 => tmf_d0(4),
      I2 => tmf_d0(5),
      I3 => tmf_d1(5),
      O => \median_r[7]_i_18_n_0\
    );
\median_r[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(2),
      I1 => tmf_d0(2),
      I2 => tmf_d0(3),
      I3 => tmf_d1(3),
      O => \median_r[7]_i_19_n_0\
    );
\median_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmf_d0(7),
      I1 => median310_out,
      I2 => tmf_d1(7),
      I3 => \median31__2\,
      I4 => tmf_d2(7),
      O => median3_return(7)
    );
\median_r[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(0),
      I1 => tmf_d0(0),
      I2 => tmf_d0(1),
      I3 => tmf_d1(1),
      O => \median_r[7]_i_20_n_0\
    );
\median_r[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(6),
      I1 => tmf_d0(6),
      I2 => tmf_d1(7),
      I3 => tmf_d0(7),
      O => \median_r[7]_i_21_n_0\
    );
\median_r[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(4),
      I1 => tmf_d0(4),
      I2 => tmf_d1(5),
      I3 => tmf_d0(5),
      O => \median_r[7]_i_22_n_0\
    );
\median_r[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(2),
      I1 => tmf_d0(2),
      I2 => tmf_d1(3),
      I3 => tmf_d0(3),
      O => \median_r[7]_i_23_n_0\
    );
\median_r[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(0),
      I1 => tmf_d0(0),
      I2 => tmf_d1(1),
      I3 => tmf_d0(1),
      O => \median_r[7]_i_24_n_0\
    );
\median_r[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(6),
      I1 => tmf_d0(6),
      I2 => tmf_d0(7),
      I3 => tmf_d1(7),
      O => \median_r[7]_i_25_n_0\
    );
\median_r[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(4),
      I1 => tmf_d0(4),
      I2 => tmf_d0(5),
      I3 => tmf_d1(5),
      O => \median_r[7]_i_26_n_0\
    );
\median_r[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(2),
      I1 => tmf_d0(2),
      I2 => tmf_d0(3),
      I3 => tmf_d1(3),
      O => \median_r[7]_i_27_n_0\
    );
\median_r[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d1(0),
      I1 => tmf_d0(0),
      I2 => tmf_d0(1),
      I3 => tmf_d1(1),
      O => \median_r[7]_i_28_n_0\
    );
\median_r[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(6),
      I1 => tmf_d0(6),
      I2 => tmf_d1(7),
      I3 => tmf_d0(7),
      O => \median_r[7]_i_29_n_0\
    );
\median_r[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => median337_in,
      I1 => median338_in,
      I2 => median334_in,
      I3 => median335_in,
      O => median310_out
    );
\median_r[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(4),
      I1 => tmf_d0(4),
      I2 => tmf_d1(5),
      I3 => tmf_d0(5),
      O => \median_r[7]_i_30_n_0\
    );
\median_r[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(2),
      I1 => tmf_d0(2),
      I2 => tmf_d1(3),
      I3 => tmf_d0(3),
      O => \median_r[7]_i_31_n_0\
    );
\median_r[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d1(0),
      I1 => tmf_d0(0),
      I2 => tmf_d1(1),
      I3 => tmf_d0(1),
      O => \median_r[7]_i_32_n_0\
    );
\median_r[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(6),
      I1 => tmf_d1(6),
      I2 => tmf_d1(7),
      I3 => tmf_d0(7),
      O => \median_r[7]_i_33_n_0\
    );
\median_r[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(4),
      I1 => tmf_d1(4),
      I2 => tmf_d1(5),
      I3 => tmf_d0(5),
      O => \median_r[7]_i_34_n_0\
    );
\median_r[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(2),
      I1 => tmf_d1(2),
      I2 => tmf_d1(3),
      I3 => tmf_d0(3),
      O => \median_r[7]_i_35_n_0\
    );
\median_r[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(0),
      I1 => tmf_d1(0),
      I2 => tmf_d1(1),
      I3 => tmf_d0(1),
      O => \median_r[7]_i_36_n_0\
    );
\median_r[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(6),
      I1 => tmf_d1(6),
      I2 => tmf_d0(7),
      I3 => tmf_d1(7),
      O => \median_r[7]_i_37_n_0\
    );
\median_r[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(4),
      I1 => tmf_d1(4),
      I2 => tmf_d0(5),
      I3 => tmf_d1(5),
      O => \median_r[7]_i_38_n_0\
    );
\median_r[7]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(2),
      I1 => tmf_d1(2),
      I2 => tmf_d0(3),
      I3 => tmf_d1(3),
      O => \median_r[7]_i_39_n_0\
    );
\median_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => median331_in,
      I1 => median332_in,
      I2 => median33,
      I3 => median330_in,
      O => \median31__2\
    );
\median_r[7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmf_d0(0),
      I1 => tmf_d1(0),
      I2 => tmf_d0(1),
      I3 => tmf_d1(1),
      O => \median_r[7]_i_40_n_0\
    );
\median_r[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmf_d0(6),
      I1 => tmf_d1(6),
      I2 => tmf_d1(7),
      I3 => tmf_d0(7),
      O => \median_r[7]_i_9_n_0\
    );
\median_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(0),
      Q => median_r(0),
      R => '0'
    );
\median_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(1),
      Q => median_r(1),
      R => '0'
    );
\median_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(2),
      Q => median_r(2),
      R => '0'
    );
\median_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(3),
      Q => median_r(3),
      R => '0'
    );
\median_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(4),
      Q => median_r(4),
      R => '0'
    );
\median_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(5),
      Q => median_r(5),
      R => '0'
    );
\median_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(6),
      Q => median_r(6),
      R => '0'
    );
\median_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => median_r_2,
      D => median3_return(7),
      Q => median_r(7),
      R => '0'
    );
\median_r_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median338_in,
      CO(2) => \median_r_reg[7]_i_5_n_1\,
      CO(1) => \median_r_reg[7]_i_5_n_2\,
      CO(0) => \median_r_reg[7]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \median_r[7]_i_9_n_0\,
      DI(2) => \median_r[7]_i_10_n_0\,
      DI(1) => \median_r[7]_i_11_n_0\,
      DI(0) => \median_r[7]_i_12_n_0\,
      O(3 downto 0) => \NLW_median_r_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_r[7]_i_13_n_0\,
      S(2) => \median_r[7]_i_14_n_0\,
      S(1) => \median_r[7]_i_15_n_0\,
      S(0) => \median_r[7]_i_16_n_0\
    );
\median_r_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median335_in,
      CO(2) => \median_r_reg[7]_i_6_n_1\,
      CO(1) => \median_r_reg[7]_i_6_n_2\,
      CO(0) => \median_r_reg[7]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => \median_r[7]_i_17_n_0\,
      DI(2) => \median_r[7]_i_18_n_0\,
      DI(1) => \median_r[7]_i_19_n_0\,
      DI(0) => \median_r[7]_i_20_n_0\,
      O(3 downto 0) => \NLW_median_r_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_r[7]_i_21_n_0\,
      S(2) => \median_r[7]_i_22_n_0\,
      S(1) => \median_r[7]_i_23_n_0\,
      S(0) => \median_r[7]_i_24_n_0\
    );
\median_r_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median332_in,
      CO(2) => \median_r_reg[7]_i_7_n_1\,
      CO(1) => \median_r_reg[7]_i_7_n_2\,
      CO(0) => \median_r_reg[7]_i_7_n_3\,
      CYINIT => '1',
      DI(3) => \median_r[7]_i_25_n_0\,
      DI(2) => \median_r[7]_i_26_n_0\,
      DI(1) => \median_r[7]_i_27_n_0\,
      DI(0) => \median_r[7]_i_28_n_0\,
      O(3 downto 0) => \NLW_median_r_reg[7]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_r[7]_i_29_n_0\,
      S(2) => \median_r[7]_i_30_n_0\,
      S(1) => \median_r[7]_i_31_n_0\,
      S(0) => \median_r[7]_i_32_n_0\
    );
\median_r_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => median330_in,
      CO(2) => \median_r_reg[7]_i_8_n_1\,
      CO(1) => \median_r_reg[7]_i_8_n_2\,
      CO(0) => \median_r_reg[7]_i_8_n_3\,
      CYINIT => '1',
      DI(3) => \median_r[7]_i_33_n_0\,
      DI(2) => \median_r[7]_i_34_n_0\,
      DI(1) => \median_r[7]_i_35_n_0\,
      DI(0) => \median_r[7]_i_36_n_0\,
      O(3 downto 0) => \NLW_median_r_reg[7]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_r[7]_i_37_n_0\,
      S(2) => \median_r[7]_i_38_n_0\,
      S(1) => \median_r[7]_i_39_n_0\,
      S(0) => \median_r[7]_i_40_n_0\
    );
motion_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => motion_score_sum_reg(0),
      I1 => motion_score_sum_reg(1),
      I2 => motion_score_sum_reg(2),
      I3 => motion_enable_i_2_n_0,
      I4 => s_axis_tuser,
      I5 => \^motion_enable\,
      O => motion_enable_i_1_n_0
    );
motion_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => motion_score_sum_reg(8),
      I1 => motion_score_sum_reg(9),
      I2 => motion_score_sum_reg(3),
      I3 => motion_score_sum_reg(10),
      I4 => motion_enable_i_3_n_0,
      O => motion_enable_i_2_n_0
    );
motion_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => motion_score_sum_reg(7),
      I1 => motion_score_sum_reg(6),
      I2 => motion_score_sum_reg(5),
      I3 => motion_score_sum_reg(4),
      O => motion_enable_i_3_n_0
    );
motion_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => motion_enable_i_1_n_0,
      Q => \^motion_enable\,
      R => compare_en_r4_reg_0
    );
motion_max_x0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_motion_max_x0_carry_CO_UNCONNECTED(3),
      CO(2) => motion_max_x0_carry_n_1,
      CO(1) => motion_max_x0_carry_n_2,
      CO(0) => motion_max_x0_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => NLW_motion_max_x0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => motion_max_x0_carry_i_4_n_0,
      S(1) => motion_max_x0_carry_i_5_n_0,
      S(0) => motion_max_x0_carry_i_6_n_0
    );
motion_max_x0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^motion_max_x_reg[5]_0\(5),
      I1 => check_x(3),
      I2 => \^motion_max_x_reg[5]_0\(4),
      I3 => check_x(2),
      O => motion_max_x0_carry_i_4_n_0
    );
motion_max_x0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^motion_max_x_reg[5]_0\(3),
      I1 => check_x(1),
      I2 => \^motion_max_x_reg[5]_0\(2),
      I3 => check_x(0),
      O => motion_max_x0_carry_i_5_n_0
    );
motion_max_x0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^motion_max_x_reg[5]_0\(1),
      I1 => ADDRBWRADDR(1),
      I2 => \^motion_max_x_reg[5]_0\(0),
      I3 => ADDRBWRADDR(0),
      O => motion_max_x0_carry_i_6_n_0
    );
\motion_max_x[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => motion_max_x0_carry_n_1,
      I1 => motion_score_out(1),
      I2 => motion_score_out(3),
      I3 => motion_score_out(2),
      O => motion_max_x
    );
\motion_max_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_x,
      D => ADDRBWRADDR(0),
      Q => \^motion_max_x_reg[5]_0\(0),
      R => \^sr\(0)
    );
\motion_max_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_x,
      D => ADDRBWRADDR(1),
      Q => \^motion_max_x_reg[5]_0\(1),
      R => \^sr\(0)
    );
\motion_max_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_x,
      D => check_x(0),
      Q => \^motion_max_x_reg[5]_0\(2),
      R => \^sr\(0)
    );
\motion_max_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_x,
      D => check_x(1),
      Q => \^motion_max_x_reg[5]_0\(3),
      R => \^sr\(0)
    );
\motion_max_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_x,
      D => check_x(2),
      Q => \^motion_max_x_reg[5]_0\(4),
      R => \^sr\(0)
    );
\motion_max_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_x,
      D => check_x(3),
      Q => \^motion_max_x_reg[5]_0\(5),
      R => \^sr\(0)
    );
motion_max_y0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_motion_max_y0_carry_CO_UNCONNECTED(3),
      CO(2) => motion_max_y0_carry_n_1,
      CO(1) => motion_max_y0_carry_n_2,
      CO(0) => motion_max_y0_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => motion_max_y0_carry_i_1_n_0,
      DI(1) => motion_max_y0_carry_i_2_n_0,
      DI(0) => motion_max_y0_carry_i_3_n_0,
      O(3 downto 0) => NLW_motion_max_y0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \motion_max_y_reg[0]_0\(2 downto 0)
    );
motion_max_y0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^motion_max_y_reg[5]_0\(5),
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \^motion_max_y_reg[5]_0\(4),
      O => motion_max_y0_carry_i_1_n_0
    );
motion_max_y0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^motion_max_y_reg[5]_0\(3),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \^motion_max_y_reg[5]_0\(2),
      O => motion_max_y0_carry_i_2_n_0
    );
motion_max_y0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^motion_max_y_reg[5]_0\(1),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \^motion_max_y_reg[5]_0\(0),
      O => motion_max_y0_carry_i_3_n_0
    );
\motion_max_y[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => motion_max_y0_carry_n_1,
      I1 => motion_score_out(1),
      I2 => motion_score_out(3),
      I3 => motion_score_out(2),
      O => motion_max_y
    );
\motion_max_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_y,
      D => \out\(0),
      Q => \^motion_max_y_reg[5]_0\(0),
      R => \^sr\(0)
    );
\motion_max_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_y,
      D => \out\(1),
      Q => \^motion_max_y_reg[5]_0\(1),
      R => \^sr\(0)
    );
\motion_max_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_y,
      D => \out\(2),
      Q => \^motion_max_y_reg[5]_0\(2),
      R => \^sr\(0)
    );
\motion_max_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_y,
      D => \out\(3),
      Q => \^motion_max_y_reg[5]_0\(3),
      R => \^sr\(0)
    );
\motion_max_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_y,
      D => \out\(4),
      Q => \^motion_max_y_reg[5]_0\(4),
      R => \^sr\(0)
    );
\motion_max_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => motion_max_y,
      D => \out\(5),
      Q => \^motion_max_y_reg[5]_0\(5),
      R => \^sr\(0)
    );
motion_min_x0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_min_x0_carry_n_0,
      CO(2) => motion_min_x0_carry_n_1,
      CO(1) => motion_min_x0_carry_n_2,
      CO(0) => motion_min_x0_carry_n_3,
      CYINIT => '0',
      DI(3) => \motion_min_x_reg_n_0_[6]\,
      DI(2) => motion_min_x0_carry_i_1_n_0,
      DI(1) => motion_min_x0_carry_i_2_n_0,
      DI(0) => motion_min_x0_carry_i_3_n_0,
      O(3 downto 0) => NLW_motion_min_x0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => motion_min_x0_carry_i_4_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
motion_min_x0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^motion_min_x_reg[5]_0\(5),
      I1 => check_x(3),
      I2 => \^motion_min_x_reg[5]_0\(4),
      I3 => check_x(2),
      O => motion_min_x0_carry_i_1_n_0
    );
motion_min_x0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^motion_min_x_reg[5]_0\(3),
      I1 => check_x(1),
      I2 => \^motion_min_x_reg[5]_0\(2),
      I3 => check_x(0),
      O => motion_min_x0_carry_i_2_n_0
    );
motion_min_x0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^motion_min_x_reg[5]_0\(1),
      I1 => ADDRBWRADDR(1),
      I2 => \^motion_min_x_reg[5]_0\(0),
      I3 => ADDRBWRADDR(0),
      O => motion_min_x0_carry_i_3_n_0
    );
motion_min_x0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \motion_min_x_reg_n_0_[6]\,
      O => motion_min_x0_carry_i_4_n_0
    );
\motion_min_x[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axis_tuser,
      I1 => aresetn,
      O => \^sr\(0)
    );
\motion_min_x[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => motion_min_x0_carry_n_0,
      I1 => motion_score_out(1),
      I2 => motion_score_out(3),
      I3 => motion_score_out(2),
      O => \motion_min_x[5]_i_2_n_0\
    );
\motion_min_x[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55570000"
    )
        port map (
      I0 => motion_min_x0_carry_n_0,
      I1 => motion_score_out(1),
      I2 => motion_score_out(3),
      I3 => motion_score_out(2),
      I4 => \motion_min_x_reg_n_0_[6]\,
      I5 => \^sr\(0),
      O => \motion_min_x[6]_i_1_n_0\
    );
\motion_min_x_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_x[5]_i_2_n_0\,
      D => ADDRBWRADDR(0),
      Q => \^motion_min_x_reg[5]_0\(0),
      S => \^sr\(0)
    );
\motion_min_x_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_x[5]_i_2_n_0\,
      D => ADDRBWRADDR(1),
      Q => \^motion_min_x_reg[5]_0\(1),
      S => \^sr\(0)
    );
\motion_min_x_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_x[5]_i_2_n_0\,
      D => check_x(0),
      Q => \^motion_min_x_reg[5]_0\(2),
      S => \^sr\(0)
    );
\motion_min_x_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_x[5]_i_2_n_0\,
      D => check_x(1),
      Q => \^motion_min_x_reg[5]_0\(3),
      S => \^sr\(0)
    );
\motion_min_x_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_x[5]_i_2_n_0\,
      D => check_x(2),
      Q => \^motion_min_x_reg[5]_0\(4),
      S => \^sr\(0)
    );
\motion_min_x_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_x[5]_i_2_n_0\,
      D => check_x(3),
      Q => \^motion_min_x_reg[5]_0\(5),
      S => \^sr\(0)
    );
\motion_min_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \motion_min_x[6]_i_1_n_0\,
      Q => \motion_min_x_reg_n_0_[6]\,
      R => '0'
    );
motion_min_y0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_min_y0_carry_n_0,
      CO(2) => motion_min_y0_carry_n_1,
      CO(1) => motion_min_y0_carry_n_2,
      CO(0) => motion_min_y0_carry_n_3,
      CYINIT => '0',
      DI(3) => \motion_min_y_reg_n_0_[6]\,
      DI(2) => motion_min_y0_carry_i_1_n_0,
      DI(1) => motion_min_y0_carry_i_2_n_0,
      DI(0) => motion_min_y0_carry_i_3_n_0,
      O(3 downto 0) => NLW_motion_min_y0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => motion_min_y0_carry_i_4_n_0,
      S(2 downto 0) => \motion_min_y_reg[5]_1\(2 downto 0)
    );
motion_min_y0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^motion_min_y_reg[5]_0\(5),
      I1 => \out\(5),
      I2 => \^motion_min_y_reg[5]_0\(4),
      I3 => \out\(4),
      O => motion_min_y0_carry_i_1_n_0
    );
motion_min_y0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^motion_min_y_reg[5]_0\(3),
      I1 => \out\(3),
      I2 => \^motion_min_y_reg[5]_0\(2),
      I3 => \out\(2),
      O => motion_min_y0_carry_i_2_n_0
    );
motion_min_y0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^motion_min_y_reg[5]_0\(1),
      I1 => \out\(1),
      I2 => \^motion_min_y_reg[5]_0\(0),
      I3 => \out\(0),
      O => motion_min_y0_carry_i_3_n_0
    );
motion_min_y0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \motion_min_y_reg_n_0_[6]\,
      O => motion_min_y0_carry_i_4_n_0
    );
\motion_min_y[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => motion_min_y0_carry_n_0,
      I1 => motion_score_out(1),
      I2 => motion_score_out(3),
      I3 => motion_score_out(2),
      O => \motion_min_y[5]_i_1_n_0\
    );
\motion_min_y[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55570000"
    )
        port map (
      I0 => motion_min_y0_carry_n_0,
      I1 => motion_score_out(1),
      I2 => motion_score_out(3),
      I3 => motion_score_out(2),
      I4 => \motion_min_y_reg_n_0_[6]\,
      I5 => \^sr\(0),
      O => \motion_min_y[6]_i_1_n_0\
    );
\motion_min_y_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_y[5]_i_1_n_0\,
      D => \out\(0),
      Q => \^motion_min_y_reg[5]_0\(0),
      S => \^sr\(0)
    );
\motion_min_y_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_y[5]_i_1_n_0\,
      D => \out\(1),
      Q => \^motion_min_y_reg[5]_0\(1),
      S => \^sr\(0)
    );
\motion_min_y_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_y[5]_i_1_n_0\,
      D => \out\(2),
      Q => \^motion_min_y_reg[5]_0\(2),
      S => \^sr\(0)
    );
\motion_min_y_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_y[5]_i_1_n_0\,
      D => \out\(3),
      Q => \^motion_min_y_reg[5]_0\(3),
      S => \^sr\(0)
    );
\motion_min_y_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_y[5]_i_1_n_0\,
      D => \out\(4),
      Q => \^motion_min_y_reg[5]_0\(4),
      S => \^sr\(0)
    );
\motion_min_y_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_min_y[5]_i_1_n_0\,
      D => \out\(5),
      Q => \^motion_min_y_reg[5]_0\(5),
      S => \^sr\(0)
    );
\motion_min_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \motion_min_y[6]_i_1_n_0\,
      Q => \motion_min_y_reg_n_0_[6]\,
      R => '0'
    );
motion_score_calc_comb2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_score_calc_comb211_in,
      CO(2) => motion_score_calc_comb2_carry_n_1,
      CO(1) => motion_score_calc_comb2_carry_n_2,
      CO(0) => motion_score_calc_comb2_carry_n_3,
      CYINIT => '0',
      DI(3) => motion_score_calc_comb2_carry_i_1_n_0,
      DI(2) => motion_score_calc_comb2_carry_i_2_n_0,
      DI(1) => motion_score_calc_comb2_carry_i_3_n_0,
      DI(0) => motion_score_calc_comb2_carry_i_4_n_0,
      O(3 downto 0) => NLW_motion_score_calc_comb2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => motion_score_calc_comb2_carry_i_5_n_0,
      S(2) => motion_score_calc_comb2_carry_i_6_n_0,
      S(1) => motion_score_calc_comb2_carry_i_7_n_0,
      S(0) => motion_score_calc_comb2_carry_i_8_n_0
    );
motion_score_calc_comb2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_prev_r(7),
      I1 => diff_prev_r(6),
      O => motion_score_calc_comb2_carry_i_1_n_0
    );
motion_score_calc_comb2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => diff_prev_r(5),
      I1 => th_mid_r(4),
      I2 => diff_prev_r(4),
      O => motion_score_calc_comb2_carry_i_2_n_0
    );
motion_score_calc_comb2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => diff_prev_r(3),
      I1 => th_mid_r(3),
      I2 => diff_prev_r(2),
      I3 => th_mid_r(2),
      O => motion_score_calc_comb2_carry_i_3_n_0
    );
motion_score_calc_comb2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => diff_prev_r(1),
      I1 => th_high_r(0),
      I2 => diff_prev_r(0),
      I3 => th_high_r(1),
      O => motion_score_calc_comb2_carry_i_4_n_0
    );
motion_score_calc_comb2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_prev_r(6),
      I1 => diff_prev_r(7),
      O => motion_score_calc_comb2_carry_i_5_n_0
    );
motion_score_calc_comb2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => diff_prev_r(5),
      I1 => th_mid_r(4),
      I2 => diff_prev_r(4),
      O => motion_score_calc_comb2_carry_i_6_n_0
    );
motion_score_calc_comb2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_mid_r(3),
      I1 => diff_prev_r(3),
      I2 => th_mid_r(2),
      I3 => diff_prev_r(2),
      O => motion_score_calc_comb2_carry_i_7_n_0
    );
motion_score_calc_comb2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_high_r(0),
      I1 => diff_prev_r(1),
      I2 => th_high_r(1),
      I3 => diff_prev_r(0),
      O => motion_score_calc_comb2_carry_i_8_n_0
    );
\motion_score_calc_comb2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_score_calc_comb212_in,
      CO(2) => \motion_score_calc_comb2_inferred__0/i__carry_n_1\,
      CO(1) => \motion_score_calc_comb2_inferred__0/i__carry_n_2\,
      CO(0) => \motion_score_calc_comb2_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_motion_score_calc_comb2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__1_n_0\,
      S(2) => \i__carry_i_6__6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\motion_score_calc_comb2_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_score_calc_comb2,
      CO(2) => \motion_score_calc_comb2_inferred__1/i__carry_n_1\,
      CO(1) => \motion_score_calc_comb2_inferred__1/i__carry_n_2\,
      CO(0) => \motion_score_calc_comb2_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry_i_1__0_n_0\,
      DI(0) => \i__carry_i_2__0_n_0\,
      O(3 downto 0) => \NLW_motion_score_calc_comb2_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_3_n_0\,
      S(2) => \i__carry_i_4__1_n_0\,
      S(1) => \i__carry_i_5_n_0\,
      S(0) => \i__carry_i_6_n_0\
    );
\motion_score_calc_comb2_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_score_calc_comb210_in,
      CO(2) => \motion_score_calc_comb2_inferred__2/i__carry_n_1\,
      CO(1) => \motion_score_calc_comb2_inferred__2/i__carry_n_2\,
      CO(0) => \motion_score_calc_comb2_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry_i_1__1_n_0\,
      DI(0) => \i__carry_i_2__1_n_0\,
      O(3 downto 0) => \NLW_motion_score_calc_comb2_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_3__1_n_0\,
      S(2) => \i__carry_i_4__2_n_0\,
      S(1) => \i__carry_i_5__0_n_0\,
      S(0) => \i__carry_i_6__0_n_0\
    );
\motion_score_calc_comb[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F70"
    )
        port map (
      I0 => \_inferred__15/i__carry__0_n_0\,
      I1 => \motion_score_calc_comb[2]_i_2_n_0\,
      I2 => \_inferred__16/i__carry__0_n_0\,
      I3 => motion_score_r(0),
      I4 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[0]_i_1_n_0\
    );
\motion_score_calc_comb[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F70"
    )
        port map (
      I0 => \_inferred__15/i__carry__0_n_0\,
      I1 => \motion_score_calc_comb[2]_i_2_n_0\,
      I2 => \_inferred__16/i__carry__0_n_0\,
      I3 => motion_score_r(0),
      I4 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[0]_rep_i_1_n_0\
    );
\motion_score_calc_comb[0]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F70"
    )
        port map (
      I0 => \_inferred__15/i__carry__0_n_0\,
      I1 => \motion_score_calc_comb[2]_i_2_n_0\,
      I2 => \_inferred__16/i__carry__0_n_0\,
      I3 => motion_score_r(0),
      I4 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[0]_rep_i_1__0_n_0\
    );
\motion_score_calc_comb[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => motion_score_r(1),
      I1 => \motion_score_calc_comb[1]_i_2_n_0\,
      I2 => \motion_score_calc_comb[1]_i_3_n_0\,
      I3 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[1]_i_1_n_0\
    );
\motion_score_calc_comb[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA222A222A222"
    )
        port map (
      I0 => \_inferred__16/i__carry__0_n_0\,
      I1 => \_inferred__15/i__carry__0_n_0\,
      I2 => motion_score_calc_comb210_in,
      I3 => motion_score_calc_comb2,
      I4 => motion_score_calc_comb211_in,
      I5 => motion_score_calc_comb212_in,
      O => \motion_score_calc_comb[1]_i_2_n_0\
    );
\motion_score_calc_comb[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \_inferred__15/i__carry__0_n_0\,
      I1 => \motion_score_calc_comb[2]_i_2_n_0\,
      I2 => \_inferred__16/i__carry__0_n_0\,
      I3 => motion_score_r(0),
      O => \motion_score_calc_comb[1]_i_3_n_0\
    );
\motion_score_calc_comb[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => motion_score_r(1),
      I1 => \motion_score_calc_comb[1]_i_2_n_0\,
      I2 => \motion_score_calc_comb[1]_i_3_n_0\,
      I3 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[1]_rep_i_1_n_0\
    );
\motion_score_calc_comb[1]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => motion_score_r(1),
      I1 => \motion_score_calc_comb[1]_i_2_n_0\,
      I2 => \motion_score_calc_comb[1]_i_3_n_0\,
      I3 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[1]_rep_i_1__0_n_0\
    );
\motion_score_calc_comb[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A65559AA"
    )
        port map (
      I0 => motion_score_r(2),
      I1 => \_inferred__15/i__carry__0_n_0\,
      I2 => \motion_score_calc_comb[2]_i_2_n_0\,
      I3 => \_inferred__16/i__carry__0_n_0\,
      I4 => \motion_score_calc_comb[3]_i_7_n_0\,
      I5 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[2]_i_1_n_0\
    );
\motion_score_calc_comb[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => motion_score_calc_comb210_in,
      I1 => motion_score_calc_comb2,
      I2 => motion_score_calc_comb212_in,
      I3 => motion_score_calc_comb211_in,
      O => \motion_score_calc_comb[2]_i_2_n_0\
    );
\motion_score_calc_comb[2]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A65559AA"
    )
        port map (
      I0 => motion_score_r(2),
      I1 => \_inferred__15/i__carry__0_n_0\,
      I2 => \motion_score_calc_comb[2]_i_2_n_0\,
      I3 => \_inferred__16/i__carry__0_n_0\,
      I4 => \motion_score_calc_comb[3]_i_7_n_0\,
      I5 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[2]_rep_i_1_n_0\
    );
\motion_score_calc_comb[2]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A65559AA"
    )
        port map (
      I0 => motion_score_r(2),
      I1 => \_inferred__15/i__carry__0_n_0\,
      I2 => \motion_score_calc_comb[2]_i_2_n_0\,
      I3 => \_inferred__16/i__carry__0_n_0\,
      I4 => \motion_score_calc_comb[3]_i_7_n_0\,
      I5 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[2]_rep_i_1__0_n_0\
    );
\motion_score_calc_comb[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F000F000F0000"
    )
        port map (
      I0 => motion_score_calc_comb212_in,
      I1 => motion_score_calc_comb211_in,
      I2 => \motion_score_calc_comb[3]_i_4_n_0\,
      I3 => \motion_score_calc_comb[3]_i_5_n_0\,
      I4 => motion_score_r(1),
      I5 => motion_score_r(0),
      O => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => compare_en_ex,
      I1 => aresetn,
      I2 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[3]_i_2_n_0\
    );
\motion_score_calc_comb[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002BD4D42B"
    )
        port map (
      I0 => motion_score_r(2),
      I1 => \motion_score_calc_comb[3]_i_7_n_0\,
      I2 => \motion_score_calc_comb[3]_i_8_n_0\,
      I3 => motion_score_r(3),
      I4 => \motion_score_calc_comb[3]_i_9_n_0\,
      I5 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[3]_i_3_n_0\
    );
\motion_score_calc_comb[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => compare_en_ex,
      I1 => aresetn,
      I2 => motion_score_r(2),
      I3 => motion_score_r(3),
      O => \motion_score_calc_comb[3]_i_4_n_0\
    );
\motion_score_calc_comb[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_inferred__15/i__carry__0_n_0\,
      I1 => \_inferred__16/i__carry__0_n_0\,
      O => \motion_score_calc_comb[3]_i_5_n_0\
    );
\motion_score_calc_comb[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => motion_score_r(3),
      I1 => \motion_score_calc_comb[3]_i_9_n_0\,
      I2 => motion_score_r(2),
      I3 => \diff_r3__0\,
      I4 => motion_score_r(0),
      I5 => motion_score_r(1),
      O => \motion_score_calc_comb[3]_i_6_n_0\
    );
\motion_score_calc_comb[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F777F777F777"
    )
        port map (
      I0 => motion_score_r(0),
      I1 => \_inferred__16/i__carry__0_n_0\,
      I2 => \motion_score_calc_comb[2]_i_2_n_0\,
      I3 => \_inferred__15/i__carry__0_n_0\,
      I4 => motion_score_r(1),
      I5 => \motion_score_calc_comb[1]_i_2_n_0\,
      O => \motion_score_calc_comb[3]_i_7_n_0\
    );
\motion_score_calc_comb[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A2A2AAAAAAAAA"
    )
        port map (
      I0 => \_inferred__16/i__carry__0_n_0\,
      I1 => motion_score_calc_comb210_in,
      I2 => motion_score_calc_comb2,
      I3 => motion_score_calc_comb212_in,
      I4 => motion_score_calc_comb211_in,
      I5 => \_inferred__15/i__carry__0_n_0\,
      O => \motion_score_calc_comb[3]_i_8_n_0\
    );
\motion_score_calc_comb[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \_inferred__16/i__carry__0_n_0\,
      I1 => \_inferred__15/i__carry__0_n_0\,
      I2 => motion_score_calc_comb211_in,
      I3 => motion_score_calc_comb212_in,
      I4 => motion_score_calc_comb2,
      I5 => motion_score_calc_comb210_in,
      O => \motion_score_calc_comb[3]_i_9_n_0\
    );
\motion_score_calc_comb[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002BD4D42B"
    )
        port map (
      I0 => motion_score_r(2),
      I1 => \motion_score_calc_comb[3]_i_7_n_0\,
      I2 => \motion_score_calc_comb[3]_i_8_n_0\,
      I3 => motion_score_r(3),
      I4 => \motion_score_calc_comb[3]_i_9_n_0\,
      I5 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[3]_rep_i_1_n_0\
    );
\motion_score_calc_comb[3]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002BD4D42B"
    )
        port map (
      I0 => motion_score_r(2),
      I1 => \motion_score_calc_comb[3]_i_7_n_0\,
      I2 => \motion_score_calc_comb[3]_i_8_n_0\,
      I3 => motion_score_r(3),
      I4 => \motion_score_calc_comb[3]_i_9_n_0\,
      I5 => \motion_score_calc_comb[3]_i_6_n_0\,
      O => \motion_score_calc_comb[3]_rep_i_1__0_n_0\
    );
\motion_score_calc_comb_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[0]_i_1_n_0\,
      Q => motion_score_calc_comb(0),
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[0]_rep_i_1_n_0\,
      Q => \motion_score_calc_comb_reg[0]_rep_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[0]_rep_i_1__0_n_0\,
      Q => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[1]_i_1_n_0\,
      Q => motion_score_calc_comb(1),
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[1]_rep_i_1_n_0\,
      Q => \motion_score_calc_comb_reg[1]_rep_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[1]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[1]_rep_i_1__0_n_0\,
      Q => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[2]_i_1_n_0\,
      Q => motion_score_calc_comb(2),
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[2]_rep_i_1_n_0\,
      Q => \motion_score_calc_comb_reg[2]_rep_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[2]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[2]_rep_i_1__0_n_0\,
      Q => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[3]_i_3_n_0\,
      Q => motion_score_calc_comb(3),
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[3]_rep_i_1_n_0\,
      Q => \motion_score_calc_comb_reg[3]_rep_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
\motion_score_calc_comb_reg[3]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => \motion_score_calc_comb[3]_i_2_n_0\,
      D => \motion_score_calc_comb[3]_rep_i_1__0_n_0\,
      Q => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      S => \motion_score_calc_comb[3]_i_1_n_0\
    );
motion_score_erosion_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 4) => idx_c(10 downto 1),
      ADDRARDADDR(3) => \idx_c_reg[0]_rep__0_n_0\,
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 6) => ADDRBWRADDR(9 downto 2),
      ADDRBWRADDR(5) => \check_addr__0\(2),
      ADDRBWRADDR(4 downto 3) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => p_0_in_3(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000001111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_motion_score_erosion_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 4) => NLW_motion_score_erosion_reg_DOBDO_UNCONNECTED(15 downto 4),
      DOBDO(3 downto 0) => motion_score_out(3 downto 0),
      DOPADOP(1 downto 0) => NLW_motion_score_erosion_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_motion_score_erosion_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => compare_en_r4_reg_0,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
motion_score_erosion_reg_i_100: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_195_n_0,
      I1 => motion_score_erosion_reg_i_196_n_0,
      O => motion_score_erosion_reg_i_100_n_0,
      S => idx_ur(8)
    );
motion_score_erosion_reg_i_101: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_197_n_0,
      I1 => motion_score_erosion_reg_i_198_n_0,
      O => motion_score_erosion_reg_i_101_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_102: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_199_n_0,
      I1 => motion_score_erosion_reg_i_200_n_0,
      O => motion_score_erosion_reg_i_102_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_103: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_201_n_0,
      I1 => motion_score_erosion_reg_i_202_n_0,
      O => motion_score_erosion_reg_i_103_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_104: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_203_n_0,
      I1 => motion_score_erosion_reg_i_204_n_0,
      O => motion_score_erosion_reg_i_104_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_105: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_205_n_0,
      I1 => motion_score_erosion_reg_i_206_n_0,
      O => motion_score_erosion_reg_i_105_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_106: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_207_n_0,
      I1 => motion_score_erosion_reg_i_208_n_0,
      O => motion_score_erosion_reg_i_106_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_107: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_209_n_0,
      I1 => motion_score_erosion_reg_i_210_n_0,
      O => motion_score_erosion_reg_i_107_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_108: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_211_n_0,
      I1 => motion_score_erosion_reg_i_212_n_0,
      O => motion_score_erosion_reg_i_108_n_0,
      S => idx_ul(8)
    );
motion_score_erosion_reg_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_213_n_0,
      I1 => motion_score_erosion_reg_i_214_n_0,
      O => motion_score_erosion_reg_i_109_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_110: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_215_n_0,
      I1 => motion_score_erosion_reg_i_216_n_0,
      O => motion_score_erosion_reg_i_110_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_111: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_217_n_0,
      I1 => motion_score_erosion_reg_i_218_n_0,
      O => motion_score_erosion_reg_i_111_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_112: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_219_n_0,
      I1 => motion_score_erosion_reg_i_220_n_0,
      O => motion_score_erosion_reg_i_112_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_113: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_221_n_0,
      I1 => motion_score_erosion_reg_i_222_n_0,
      O => motion_score_erosion_reg_i_113_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_223_n_0,
      I1 => motion_score_erosion_reg_i_224_n_0,
      O => motion_score_erosion_reg_i_114_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_225_n_0,
      I1 => motion_score_erosion_reg_i_226_n_0,
      O => motion_score_erosion_reg_i_115_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_227_n_0,
      I1 => motion_score_erosion_reg_i_228_n_0,
      O => motion_score_erosion_reg_i_116_n_0,
      S => idx_dl(8)
    );
motion_score_erosion_reg_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_229_n_0,
      I1 => motion_score_erosion_reg_i_230_n_0,
      O => motion_score_erosion_reg_i_117_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_231_n_0,
      I1 => motion_score_erosion_reg_i_232_n_0,
      O => motion_score_erosion_reg_i_118_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_233_n_0,
      I1 => motion_score_erosion_reg_i_234_n_0,
      O => motion_score_erosion_reg_i_119_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(3),
      I1 => check_x(3),
      O => \x_reg[10]\(3)
    );
motion_score_erosion_reg_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_235_n_0,
      I1 => motion_score_erosion_reg_i_236_n_0,
      O => motion_score_erosion_reg_i_120_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_237_n_0,
      I1 => motion_score_erosion_reg_i_238_n_0,
      O => motion_score_erosion_reg_i_121_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_239_n_0,
      I1 => motion_score_erosion_reg_i_240_n_0,
      O => motion_score_erosion_reg_i_122_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_241_n_0,
      I1 => motion_score_erosion_reg_i_242_n_0,
      O => motion_score_erosion_reg_i_123_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_243_n_0,
      I1 => motion_score_erosion_reg_i_244_n_0,
      O => motion_score_erosion_reg_i_124_n_0,
      S => idx_dr(8)
    );
motion_score_erosion_reg_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_245_n_0,
      I1 => motion_score_erosion_reg_i_246_n_0,
      O => motion_score_erosion_reg_i_125_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_247_n_0,
      I1 => motion_score_erosion_reg_i_248_n_0,
      O => motion_score_erosion_reg_i_126_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_249_n_0,
      I1 => motion_score_erosion_reg_i_250_n_0,
      O => motion_score_erosion_reg_i_127_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_251_n_0,
      I1 => motion_score_erosion_reg_i_252_n_0,
      O => motion_score_erosion_reg_i_128_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_253_n_0,
      I1 => motion_score_erosion_reg_i_254_n_0,
      O => motion_score_erosion_reg_i_129_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(2),
      I1 => check_x(2),
      O => \x_reg[10]\(2)
    );
motion_score_erosion_reg_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_255_n_0,
      I1 => motion_score_erosion_reg_i_256_n_0,
      O => motion_score_erosion_reg_i_130_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_257_n_0,
      I1 => motion_score_erosion_reg_i_258_n_0,
      O => motion_score_erosion_reg_i_131_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_259_n_0,
      I1 => motion_score_erosion_reg_i_260_n_0,
      O => motion_score_erosion_reg_i_132_n_0,
      S => idx_l(8)
    );
motion_score_erosion_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_192_255_3_3_n_0,
      I1 => motion_score_reg_r4_128_191_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_64_127_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_133_n_0
    );
motion_score_erosion_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_448_511_3_3_n_0,
      I1 => motion_score_reg_r4_384_447_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_320_383_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_134_n_0
    );
motion_score_erosion_reg_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_704_767_3_3_n_0,
      I1 => motion_score_reg_r4_640_703_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_576_639_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_135_n_0
    );
motion_score_erosion_reg_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_960_1023_3_3_n_0,
      I1 => motion_score_reg_r4_896_959_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_832_895_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_136_n_0
    );
motion_score_erosion_reg_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r4_1152_1215_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1088_1151_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_137_n_0
    );
motion_score_erosion_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r4_1408_1471_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1344_1407_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_138_n_0
    );
motion_score_erosion_reg_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r4_1664_1727_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1600_1663_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_139_n_0
    );
motion_score_erosion_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => check_x(1),
      O => \x_reg[10]\(1)
    );
motion_score_erosion_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r4_1920_1983_3_3_n_0,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1856_1919_3_3_n_0,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_140_n_0
    );
motion_score_erosion_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_192_255_0_2_n_2,
      I1 => motion_score_reg_r4_128_191_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_64_127_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_141_n_0
    );
motion_score_erosion_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_448_511_0_2_n_2,
      I1 => motion_score_reg_r4_384_447_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_320_383_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_142_n_0
    );
motion_score_erosion_reg_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_704_767_0_2_n_2,
      I1 => motion_score_reg_r4_640_703_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_576_639_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_143_n_0
    );
motion_score_erosion_reg_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_960_1023_0_2_n_2,
      I1 => motion_score_reg_r4_896_959_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_832_895_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_144_n_0
    );
motion_score_erosion_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r4_1152_1215_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1088_1151_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_145_n_0
    );
motion_score_erosion_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r4_1408_1471_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1344_1407_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_146_n_0
    );
motion_score_erosion_reg_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r4_1664_1727_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1600_1663_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_147_n_0
    );
motion_score_erosion_reg_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r4_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r4_1920_1983_0_2_n_2,
      I2 => idx_d(7),
      I3 => motion_score_reg_r4_1856_1919_0_2_n_2,
      I4 => idx_d(6),
      I5 => motion_score_reg_r4_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_148_n_0
    );
motion_score_erosion_reg_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_192_255_3_3_n_0,
      I1 => motion_score_reg_r1_128_191_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_64_127_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_149_n_0
    );
motion_score_erosion_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => check_x(0),
      O => \x_reg[10]\(0)
    );
motion_score_erosion_reg_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_448_511_3_3_n_0,
      I1 => motion_score_reg_r1_384_447_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_320_383_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_150_n_0
    );
motion_score_erosion_reg_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_704_767_3_3_n_0,
      I1 => motion_score_reg_r1_640_703_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_576_639_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_151_n_0
    );
motion_score_erosion_reg_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_960_1023_3_3_n_0,
      I1 => motion_score_reg_r1_896_959_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_832_895_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_152_n_0
    );
motion_score_erosion_reg_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r1_1152_1215_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1088_1151_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_153_n_0
    );
motion_score_erosion_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r1_1408_1471_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1344_1407_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_154_n_0
    );
motion_score_erosion_reg_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r1_1664_1727_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1600_1663_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_155_n_0
    );
motion_score_erosion_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r1_1920_1983_3_3_n_0,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1856_1919_3_3_n_0,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_156_n_0
    );
motion_score_erosion_reg_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_192_255_0_2_n_2,
      I1 => motion_score_reg_r1_128_191_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_64_127_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_157_n_0
    );
motion_score_erosion_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_448_511_0_2_n_2,
      I1 => motion_score_reg_r1_384_447_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_320_383_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_158_n_0
    );
motion_score_erosion_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_704_767_0_2_n_2,
      I1 => motion_score_reg_r1_640_703_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_576_639_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_159_n_0
    );
motion_score_erosion_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_2_in,
      I1 => motion_score_erosion_reg_i_30_n_0,
      I2 => p_1_in,
      O => motion_score_erosion_reg_i_16_n_0
    );
motion_score_erosion_reg_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_960_1023_0_2_n_2,
      I1 => motion_score_reg_r1_896_959_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_832_895_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_160_n_0
    );
motion_score_erosion_reg_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r1_1152_1215_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1088_1151_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_161_n_0
    );
motion_score_erosion_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r1_1408_1471_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1344_1407_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_162_n_0
    );
motion_score_erosion_reg_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r1_1664_1727_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1600_1663_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_163_n_0
    );
motion_score_erosion_reg_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r1_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r1_1920_1983_0_2_n_2,
      I2 => idx_r(7),
      I3 => motion_score_reg_r1_1856_1919_0_2_n_2,
      I4 => idx_r(6),
      I5 => motion_score_reg_r1_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_164_n_0
    );
motion_score_erosion_reg_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_192_255_3_3_n_0,
      I1 => motion_score_reg_r3_128_191_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_64_127_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_165_n_0
    );
motion_score_erosion_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_448_511_3_3_n_0,
      I1 => motion_score_reg_r3_384_447_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_320_383_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_166_n_0
    );
motion_score_erosion_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_704_767_3_3_n_0,
      I1 => motion_score_reg_r3_640_703_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_576_639_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_167_n_0
    );
motion_score_erosion_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_960_1023_3_3_n_0,
      I1 => motion_score_reg_r3_896_959_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_832_895_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_168_n_0
    );
motion_score_erosion_reg_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r3_1152_1215_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1088_1151_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_169_n_0
    );
motion_score_erosion_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_4_in,
      I1 => p_3_in,
      I2 => p_5_in,
      I3 => p_6_in,
      I4 => p_7_in,
      O => motion_score_erosion_reg_i_17_n_0
    );
motion_score_erosion_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r3_1408_1471_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1344_1407_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_170_n_0
    );
motion_score_erosion_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r3_1664_1727_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1600_1663_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_171_n_0
    );
motion_score_erosion_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r3_1920_1983_3_3_n_0,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1856_1919_3_3_n_0,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_172_n_0
    );
motion_score_erosion_reg_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_192_255_0_2_n_2,
      I1 => motion_score_reg_r3_128_191_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_64_127_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_173_n_0
    );
motion_score_erosion_reg_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_448_511_0_2_n_2,
      I1 => motion_score_reg_r3_384_447_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_320_383_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_174_n_0
    );
motion_score_erosion_reg_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_704_767_0_2_n_2,
      I1 => motion_score_reg_r3_640_703_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_576_639_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_175_n_0
    );
motion_score_erosion_reg_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_960_1023_0_2_n_2,
      I1 => motion_score_reg_r3_896_959_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_832_895_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_176_n_0
    );
motion_score_erosion_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r3_1152_1215_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1088_1151_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_177_n_0
    );
motion_score_erosion_reg_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r3_1408_1471_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1344_1407_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_178_n_0
    );
motion_score_erosion_reg_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r3_1664_1727_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1600_1663_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_179_n_0
    );
motion_score_erosion_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_6_in,
      I1 => p_7_in,
      I2 => p_4_in,
      I3 => p_3_in,
      I4 => p_5_in,
      O => motion_score_erosion_reg_i_18_n_0
    );
motion_score_erosion_reg_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r3_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r3_1920_1983_0_2_n_2,
      I2 => idx_u(7),
      I3 => motion_score_reg_r3_1856_1919_0_2_n_2,
      I4 => idx_u(6),
      I5 => motion_score_reg_r3_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_180_n_0
    );
motion_score_erosion_reg_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_192_255_3_3_n_0,
      I1 => motion_score_reg_r6_128_191_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_64_127_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_181_n_0
    );
motion_score_erosion_reg_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_448_511_3_3_n_0,
      I1 => motion_score_reg_r6_384_447_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_320_383_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_182_n_0
    );
motion_score_erosion_reg_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_704_767_3_3_n_0,
      I1 => motion_score_reg_r6_640_703_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_576_639_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_183_n_0
    );
motion_score_erosion_reg_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_960_1023_3_3_n_0,
      I1 => motion_score_reg_r6_896_959_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_832_895_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_184_n_0
    );
motion_score_erosion_reg_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r6_1152_1215_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1088_1151_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_185_n_0
    );
motion_score_erosion_reg_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r6_1408_1471_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1344_1407_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_186_n_0
    );
motion_score_erosion_reg_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r6_1664_1727_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1600_1663_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_187_n_0
    );
motion_score_erosion_reg_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r6_1920_1983_3_3_n_0,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1856_1919_3_3_n_0,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_188_n_0
    );
motion_score_erosion_reg_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_192_255_0_2_n_2,
      I1 => motion_score_reg_r6_128_191_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_64_127_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_189_n_0
    );
motion_score_erosion_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => motion_score_erosion_reg_i_30_n_0,
      I1 => p_1_in,
      I2 => p_2_in,
      O => motion_score_erosion_reg_i_19_n_0
    );
motion_score_erosion_reg_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_448_511_0_2_n_2,
      I1 => motion_score_reg_r6_384_447_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_320_383_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_190_n_0
    );
motion_score_erosion_reg_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_704_767_0_2_n_2,
      I1 => motion_score_reg_r6_640_703_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_576_639_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_191_n_0
    );
motion_score_erosion_reg_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_960_1023_0_2_n_2,
      I1 => motion_score_reg_r6_896_959_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_832_895_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_192_n_0
    );
motion_score_erosion_reg_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r6_1152_1215_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1088_1151_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_193_n_0
    );
motion_score_erosion_reg_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r6_1408_1471_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1344_1407_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_194_n_0
    );
motion_score_erosion_reg_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r6_1664_1727_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1600_1663_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_195_n_0
    );
motion_score_erosion_reg_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r6_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r6_1920_1983_0_2_n_2,
      I2 => idx_ur(7),
      I3 => motion_score_reg_r6_1856_1919_0_2_n_2,
      I4 => idx_ur(6),
      I5 => motion_score_reg_r6_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_196_n_0
    );
motion_score_erosion_reg_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_192_255_3_3_n_0,
      I1 => motion_score_reg_r5_128_191_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_64_127_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_197_n_0
    );
motion_score_erosion_reg_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_448_511_3_3_n_0,
      I1 => motion_score_reg_r5_384_447_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_320_383_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_198_n_0
    );
motion_score_erosion_reg_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_704_767_3_3_n_0,
      I1 => motion_score_reg_r5_640_703_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_576_639_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_199_n_0
    );
motion_score_erosion_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      I2 => p_5_in,
      O => motion_score_erosion_reg_i_20_n_0
    );
motion_score_erosion_reg_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_960_1023_3_3_n_0,
      I1 => motion_score_reg_r5_896_959_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_832_895_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_200_n_0
    );
motion_score_erosion_reg_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r5_1152_1215_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1088_1151_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_201_n_0
    );
motion_score_erosion_reg_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r5_1408_1471_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1344_1407_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_202_n_0
    );
motion_score_erosion_reg_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r5_1664_1727_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1600_1663_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_203_n_0
    );
motion_score_erosion_reg_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r5_1920_1983_3_3_n_0,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1856_1919_3_3_n_0,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_204_n_0
    );
motion_score_erosion_reg_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_192_255_0_2_n_2,
      I1 => motion_score_reg_r5_128_191_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_64_127_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_205_n_0
    );
motion_score_erosion_reg_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_448_511_0_2_n_2,
      I1 => motion_score_reg_r5_384_447_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_320_383_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_206_n_0
    );
motion_score_erosion_reg_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_704_767_0_2_n_2,
      I1 => motion_score_reg_r5_640_703_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_576_639_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_207_n_0
    );
motion_score_erosion_reg_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_960_1023_0_2_n_2,
      I1 => motion_score_reg_r5_896_959_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_832_895_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_208_n_0
    );
motion_score_erosion_reg_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r5_1152_1215_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1088_1151_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_209_n_0
    );
motion_score_erosion_reg_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r5_1408_1471_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1344_1407_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_210_n_0
    );
motion_score_erosion_reg_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r5_1664_1727_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1600_1663_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_211_n_0
    );
motion_score_erosion_reg_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r5_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r5_1920_1983_0_2_n_2,
      I2 => idx_ul(7),
      I3 => motion_score_reg_r5_1856_1919_0_2_n_2,
      I4 => idx_ul(6),
      I5 => motion_score_reg_r5_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_212_n_0
    );
motion_score_erosion_reg_i_213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_192_255_3_3_n_0,
      I1 => motion_score_reg_r7_128_191_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_64_127_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_213_n_0
    );
motion_score_erosion_reg_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_448_511_3_3_n_0,
      I1 => motion_score_reg_r7_384_447_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_320_383_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_214_n_0
    );
motion_score_erosion_reg_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_704_767_3_3_n_0,
      I1 => motion_score_reg_r7_640_703_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_576_639_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_215_n_0
    );
motion_score_erosion_reg_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_960_1023_3_3_n_0,
      I1 => motion_score_reg_r7_896_959_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_832_895_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_216_n_0
    );
motion_score_erosion_reg_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r7_1152_1215_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1088_1151_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_217_n_0
    );
motion_score_erosion_reg_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r7_1408_1471_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1344_1407_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_218_n_0
    );
motion_score_erosion_reg_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r7_1664_1727_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1600_1663_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_219_n_0
    );
motion_score_erosion_reg_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r7_1920_1983_3_3_n_0,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1856_1919_3_3_n_0,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_220_n_0
    );
motion_score_erosion_reg_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_192_255_0_2_n_2,
      I1 => motion_score_reg_r7_128_191_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_64_127_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_221_n_0
    );
motion_score_erosion_reg_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_448_511_0_2_n_2,
      I1 => motion_score_reg_r7_384_447_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_320_383_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_222_n_0
    );
motion_score_erosion_reg_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_704_767_0_2_n_2,
      I1 => motion_score_reg_r7_640_703_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_576_639_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_223_n_0
    );
motion_score_erosion_reg_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_960_1023_0_2_n_2,
      I1 => motion_score_reg_r7_896_959_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_832_895_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_224_n_0
    );
motion_score_erosion_reg_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r7_1152_1215_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1088_1151_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_225_n_0
    );
motion_score_erosion_reg_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r7_1408_1471_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1344_1407_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_226_n_0
    );
motion_score_erosion_reg_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r7_1664_1727_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1600_1663_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_227_n_0
    );
motion_score_erosion_reg_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r7_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r7_1920_1983_0_2_n_2,
      I2 => idx_dl(7),
      I3 => motion_score_reg_r7_1856_1919_0_2_n_2,
      I4 => idx_dl(6),
      I5 => motion_score_reg_r7_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_228_n_0
    );
motion_score_erosion_reg_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_192_255_3_3_n_0,
      I1 => motion_score_reg_r8_128_191_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_64_127_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_229_n_0
    );
motion_score_erosion_reg_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_448_511_3_3_n_0,
      I1 => motion_score_reg_r8_384_447_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_320_383_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_230_n_0
    );
motion_score_erosion_reg_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_704_767_3_3_n_0,
      I1 => motion_score_reg_r8_640_703_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_576_639_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_231_n_0
    );
motion_score_erosion_reg_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_960_1023_3_3_n_0,
      I1 => motion_score_reg_r8_896_959_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_832_895_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_232_n_0
    );
motion_score_erosion_reg_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r8_1152_1215_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1088_1151_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_233_n_0
    );
motion_score_erosion_reg_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r8_1408_1471_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1344_1407_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_234_n_0
    );
motion_score_erosion_reg_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r8_1664_1727_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1600_1663_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_235_n_0
    );
motion_score_erosion_reg_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r8_1920_1983_3_3_n_0,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1856_1919_3_3_n_0,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_236_n_0
    );
motion_score_erosion_reg_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_192_255_0_2_n_2,
      I1 => motion_score_reg_r8_128_191_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_64_127_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_237_n_0
    );
motion_score_erosion_reg_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_448_511_0_2_n_2,
      I1 => motion_score_reg_r8_384_447_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_320_383_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_238_n_0
    );
motion_score_erosion_reg_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_704_767_0_2_n_2,
      I1 => motion_score_reg_r8_640_703_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_576_639_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_239_n_0
    );
motion_score_erosion_reg_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_960_1023_0_2_n_2,
      I1 => motion_score_reg_r8_896_959_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_832_895_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_240_n_0
    );
motion_score_erosion_reg_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r8_1152_1215_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1088_1151_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_241_n_0
    );
motion_score_erosion_reg_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r8_1408_1471_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1344_1407_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_242_n_0
    );
motion_score_erosion_reg_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r8_1664_1727_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1600_1663_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_243_n_0
    );
motion_score_erosion_reg_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r8_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r8_1920_1983_0_2_n_2,
      I2 => idx_dr(7),
      I3 => motion_score_reg_r8_1856_1919_0_2_n_2,
      I4 => idx_dr(6),
      I5 => motion_score_reg_r8_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_244_n_0
    );
motion_score_erosion_reg_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_192_255_3_3_n_0,
      I1 => motion_score_reg_r2_128_191_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_64_127_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_0_63_3_3_n_0,
      O => motion_score_erosion_reg_i_245_n_0
    );
motion_score_erosion_reg_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_448_511_3_3_n_0,
      I1 => motion_score_reg_r2_384_447_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_320_383_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_256_319_3_3_n_0,
      O => motion_score_erosion_reg_i_246_n_0
    );
motion_score_erosion_reg_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_704_767_3_3_n_0,
      I1 => motion_score_reg_r2_640_703_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_576_639_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_512_575_3_3_n_0,
      O => motion_score_erosion_reg_i_247_n_0
    );
motion_score_erosion_reg_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_960_1023_3_3_n_0,
      I1 => motion_score_reg_r2_896_959_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_832_895_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_768_831_3_3_n_0,
      O => motion_score_erosion_reg_i_248_n_0
    );
motion_score_erosion_reg_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r2_1152_1215_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1088_1151_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1024_1087_3_3_n_0,
      O => motion_score_erosion_reg_i_249_n_0
    );
motion_score_erosion_reg_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r2_1408_1471_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1344_1407_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1280_1343_3_3_n_0,
      O => motion_score_erosion_reg_i_250_n_0
    );
motion_score_erosion_reg_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r2_1664_1727_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1600_1663_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1536_1599_3_3_n_0,
      O => motion_score_erosion_reg_i_251_n_0
    );
motion_score_erosion_reg_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r2_1920_1983_3_3_n_0,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1856_1919_3_3_n_0,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1792_1855_3_3_n_0,
      O => motion_score_erosion_reg_i_252_n_0
    );
motion_score_erosion_reg_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_192_255_0_2_n_2,
      I1 => motion_score_reg_r2_128_191_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_64_127_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_0_63_0_2_n_2,
      O => motion_score_erosion_reg_i_253_n_0
    );
motion_score_erosion_reg_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_448_511_0_2_n_2,
      I1 => motion_score_reg_r2_384_447_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_320_383_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_256_319_0_2_n_2,
      O => motion_score_erosion_reg_i_254_n_0
    );
motion_score_erosion_reg_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_704_767_0_2_n_2,
      I1 => motion_score_reg_r2_640_703_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_576_639_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_512_575_0_2_n_2,
      O => motion_score_erosion_reg_i_255_n_0
    );
motion_score_erosion_reg_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_960_1023_0_2_n_2,
      I1 => motion_score_reg_r2_896_959_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_832_895_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_768_831_0_2_n_2,
      O => motion_score_erosion_reg_i_256_n_0
    );
motion_score_erosion_reg_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r2_1152_1215_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1088_1151_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1024_1087_0_2_n_2,
      O => motion_score_erosion_reg_i_257_n_0
    );
motion_score_erosion_reg_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r2_1408_1471_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1344_1407_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1280_1343_0_2_n_2,
      O => motion_score_erosion_reg_i_258_n_0
    );
motion_score_erosion_reg_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r2_1664_1727_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1600_1663_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1536_1599_0_2_n_2,
      O => motion_score_erosion_reg_i_259_n_0
    );
motion_score_erosion_reg_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r2_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r2_1920_1983_0_2_n_2,
      I2 => idx_l(7),
      I3 => motion_score_reg_r2_1856_1919_0_2_n_2,
      I4 => idx_l(6),
      I5 => motion_score_reg_r2_1792_1855_0_2_n_2,
      O => motion_score_erosion_reg_i_260_n_0
    );
motion_score_erosion_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_37_n_0,
      I1 => motion_score_erosion_reg_i_38_n_0,
      I2 => motion_score_erosion_reg_i_39_n_0,
      I3 => idx_d(10),
      I4 => motion_score_erosion_reg_i_40_n_0,
      O => p_2_in
    );
motion_score_erosion_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_41_n_0,
      I1 => motion_score_erosion_reg_i_42_n_0,
      I2 => motion_score_erosion_reg_i_43_n_0,
      I3 => idx_r(10),
      I4 => motion_score_erosion_reg_i_44_n_0,
      O => motion_score_erosion_reg_i_30_n_0
    );
motion_score_erosion_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_45_n_0,
      I1 => motion_score_erosion_reg_i_46_n_0,
      I2 => motion_score_erosion_reg_i_47_n_0,
      I3 => idx_u(10),
      I4 => motion_score_erosion_reg_i_48_n_0,
      O => p_1_in
    );
motion_score_erosion_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_49_n_0,
      I1 => motion_score_erosion_reg_i_50_n_0,
      I2 => motion_score_erosion_reg_i_51_n_0,
      I3 => idx_ur(10),
      I4 => motion_score_erosion_reg_i_52_n_0,
      O => p_4_in
    );
motion_score_erosion_reg_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_53_n_0,
      I1 => motion_score_erosion_reg_i_54_n_0,
      I2 => motion_score_erosion_reg_i_55_n_0,
      I3 => idx_ul(10),
      I4 => motion_score_erosion_reg_i_56_n_0,
      O => p_3_in
    );
motion_score_erosion_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_57_n_0,
      I1 => motion_score_erosion_reg_i_58_n_0,
      I2 => motion_score_erosion_reg_i_59_n_0,
      I3 => idx_dl(10),
      I4 => motion_score_erosion_reg_i_60_n_0,
      O => p_5_in
    );
motion_score_erosion_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_61_n_0,
      I1 => motion_score_erosion_reg_i_62_n_0,
      I2 => motion_score_erosion_reg_i_63_n_0,
      I3 => idx_dr(10),
      I4 => motion_score_erosion_reg_i_64_n_0,
      O => p_6_in
    );
motion_score_erosion_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => motion_score_erosion_reg_i_65_n_0,
      I1 => motion_score_erosion_reg_i_66_n_0,
      I2 => motion_score_erosion_reg_i_67_n_0,
      I3 => idx_l(10),
      I4 => motion_score_erosion_reg_i_68_n_0,
      O => p_7_in
    );
motion_score_erosion_reg_i_37: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_69_n_0,
      I1 => motion_score_erosion_reg_i_70_n_0,
      O => motion_score_erosion_reg_i_37_n_0,
      S => idx_d(9)
    );
motion_score_erosion_reg_i_38: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_71_n_0,
      I1 => motion_score_erosion_reg_i_72_n_0,
      O => motion_score_erosion_reg_i_38_n_0,
      S => idx_d(9)
    );
motion_score_erosion_reg_i_39: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_73_n_0,
      I1 => motion_score_erosion_reg_i_74_n_0,
      O => motion_score_erosion_reg_i_39_n_0,
      S => idx_d(9)
    );
motion_score_erosion_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => check_x(0),
      O => \check_addr__0\(2)
    );
motion_score_erosion_reg_i_40: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_75_n_0,
      I1 => motion_score_erosion_reg_i_76_n_0,
      O => motion_score_erosion_reg_i_40_n_0,
      S => idx_d(9)
    );
motion_score_erosion_reg_i_41: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_77_n_0,
      I1 => motion_score_erosion_reg_i_78_n_0,
      O => motion_score_erosion_reg_i_41_n_0,
      S => idx_r(9)
    );
motion_score_erosion_reg_i_42: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_79_n_0,
      I1 => motion_score_erosion_reg_i_80_n_0,
      O => motion_score_erosion_reg_i_42_n_0,
      S => idx_r(9)
    );
motion_score_erosion_reg_i_43: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_81_n_0,
      I1 => motion_score_erosion_reg_i_82_n_0,
      O => motion_score_erosion_reg_i_43_n_0,
      S => idx_r(9)
    );
motion_score_erosion_reg_i_44: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_83_n_0,
      I1 => motion_score_erosion_reg_i_84_n_0,
      O => motion_score_erosion_reg_i_44_n_0,
      S => idx_r(9)
    );
motion_score_erosion_reg_i_45: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_85_n_0,
      I1 => motion_score_erosion_reg_i_86_n_0,
      O => motion_score_erosion_reg_i_45_n_0,
      S => idx_u(9)
    );
motion_score_erosion_reg_i_46: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_87_n_0,
      I1 => motion_score_erosion_reg_i_88_n_0,
      O => motion_score_erosion_reg_i_46_n_0,
      S => idx_u(9)
    );
motion_score_erosion_reg_i_47: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_89_n_0,
      I1 => motion_score_erosion_reg_i_90_n_0,
      O => motion_score_erosion_reg_i_47_n_0,
      S => idx_u(9)
    );
motion_score_erosion_reg_i_48: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_91_n_0,
      I1 => motion_score_erosion_reg_i_92_n_0,
      O => motion_score_erosion_reg_i_48_n_0,
      S => idx_u(9)
    );
motion_score_erosion_reg_i_49: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_93_n_0,
      I1 => motion_score_erosion_reg_i_94_n_0,
      O => motion_score_erosion_reg_i_49_n_0,
      S => idx_ur(9)
    );
motion_score_erosion_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F88000000000"
    )
        port map (
      I0 => motion_score_erosion_reg_i_16_n_0,
      I1 => motion_score_erosion_reg_i_17_n_0,
      I2 => motion_score_erosion_reg_i_18_n_0,
      I3 => motion_score_erosion_reg_i_19_n_0,
      I4 => motion_score_erosion_reg_i_20_n_0,
      I5 => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      O => p_0_in_3(3)
    );
motion_score_erosion_reg_i_50: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_95_n_0,
      I1 => motion_score_erosion_reg_i_96_n_0,
      O => motion_score_erosion_reg_i_50_n_0,
      S => idx_ur(9)
    );
motion_score_erosion_reg_i_51: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_97_n_0,
      I1 => motion_score_erosion_reg_i_98_n_0,
      O => motion_score_erosion_reg_i_51_n_0,
      S => idx_ur(9)
    );
motion_score_erosion_reg_i_52: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_99_n_0,
      I1 => motion_score_erosion_reg_i_100_n_0,
      O => motion_score_erosion_reg_i_52_n_0,
      S => idx_ur(9)
    );
motion_score_erosion_reg_i_53: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_101_n_0,
      I1 => motion_score_erosion_reg_i_102_n_0,
      O => motion_score_erosion_reg_i_53_n_0,
      S => idx_ul(9)
    );
motion_score_erosion_reg_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_103_n_0,
      I1 => motion_score_erosion_reg_i_104_n_0,
      O => motion_score_erosion_reg_i_54_n_0,
      S => idx_ul(9)
    );
motion_score_erosion_reg_i_55: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_105_n_0,
      I1 => motion_score_erosion_reg_i_106_n_0,
      O => motion_score_erosion_reg_i_55_n_0,
      S => idx_ul(9)
    );
motion_score_erosion_reg_i_56: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_107_n_0,
      I1 => motion_score_erosion_reg_i_108_n_0,
      O => motion_score_erosion_reg_i_56_n_0,
      S => idx_ul(9)
    );
motion_score_erosion_reg_i_57: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_109_n_0,
      I1 => motion_score_erosion_reg_i_110_n_0,
      O => motion_score_erosion_reg_i_57_n_0,
      S => idx_dl(9)
    );
motion_score_erosion_reg_i_58: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_111_n_0,
      I1 => motion_score_erosion_reg_i_112_n_0,
      O => motion_score_erosion_reg_i_58_n_0,
      S => idx_dl(9)
    );
motion_score_erosion_reg_i_59: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_113_n_0,
      I1 => motion_score_erosion_reg_i_114_n_0,
      O => motion_score_erosion_reg_i_59_n_0,
      S => idx_dl(9)
    );
motion_score_erosion_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F88000000000"
    )
        port map (
      I0 => motion_score_erosion_reg_i_16_n_0,
      I1 => motion_score_erosion_reg_i_17_n_0,
      I2 => motion_score_erosion_reg_i_18_n_0,
      I3 => motion_score_erosion_reg_i_19_n_0,
      I4 => motion_score_erosion_reg_i_20_n_0,
      I5 => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      O => p_0_in_3(2)
    );
motion_score_erosion_reg_i_60: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_115_n_0,
      I1 => motion_score_erosion_reg_i_116_n_0,
      O => motion_score_erosion_reg_i_60_n_0,
      S => idx_dl(9)
    );
motion_score_erosion_reg_i_61: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_117_n_0,
      I1 => motion_score_erosion_reg_i_118_n_0,
      O => motion_score_erosion_reg_i_61_n_0,
      S => idx_dr(9)
    );
motion_score_erosion_reg_i_62: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_119_n_0,
      I1 => motion_score_erosion_reg_i_120_n_0,
      O => motion_score_erosion_reg_i_62_n_0,
      S => idx_dr(9)
    );
motion_score_erosion_reg_i_63: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_121_n_0,
      I1 => motion_score_erosion_reg_i_122_n_0,
      O => motion_score_erosion_reg_i_63_n_0,
      S => idx_dr(9)
    );
motion_score_erosion_reg_i_64: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_123_n_0,
      I1 => motion_score_erosion_reg_i_124_n_0,
      O => motion_score_erosion_reg_i_64_n_0,
      S => idx_dr(9)
    );
motion_score_erosion_reg_i_65: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_125_n_0,
      I1 => motion_score_erosion_reg_i_126_n_0,
      O => motion_score_erosion_reg_i_65_n_0,
      S => idx_l(9)
    );
motion_score_erosion_reg_i_66: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_127_n_0,
      I1 => motion_score_erosion_reg_i_128_n_0,
      O => motion_score_erosion_reg_i_66_n_0,
      S => idx_l(9)
    );
motion_score_erosion_reg_i_67: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_129_n_0,
      I1 => motion_score_erosion_reg_i_130_n_0,
      O => motion_score_erosion_reg_i_67_n_0,
      S => idx_l(9)
    );
motion_score_erosion_reg_i_68: unisim.vcomponents.MUXF8
     port map (
      I0 => motion_score_erosion_reg_i_131_n_0,
      I1 => motion_score_erosion_reg_i_132_n_0,
      O => motion_score_erosion_reg_i_68_n_0,
      S => idx_l(9)
    );
motion_score_erosion_reg_i_69: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_133_n_0,
      I1 => motion_score_erosion_reg_i_134_n_0,
      O => motion_score_erosion_reg_i_69_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F88000000000"
    )
        port map (
      I0 => motion_score_erosion_reg_i_16_n_0,
      I1 => motion_score_erosion_reg_i_17_n_0,
      I2 => motion_score_erosion_reg_i_18_n_0,
      I3 => motion_score_erosion_reg_i_19_n_0,
      I4 => motion_score_erosion_reg_i_20_n_0,
      I5 => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      O => p_0_in_3(1)
    );
motion_score_erosion_reg_i_70: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_135_n_0,
      I1 => motion_score_erosion_reg_i_136_n_0,
      O => motion_score_erosion_reg_i_70_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_71: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_137_n_0,
      I1 => motion_score_erosion_reg_i_138_n_0,
      O => motion_score_erosion_reg_i_71_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_72: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_139_n_0,
      I1 => motion_score_erosion_reg_i_140_n_0,
      O => motion_score_erosion_reg_i_72_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_73: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_141_n_0,
      I1 => motion_score_erosion_reg_i_142_n_0,
      O => motion_score_erosion_reg_i_73_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_74: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_143_n_0,
      I1 => motion_score_erosion_reg_i_144_n_0,
      O => motion_score_erosion_reg_i_74_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_75: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_145_n_0,
      I1 => motion_score_erosion_reg_i_146_n_0,
      O => motion_score_erosion_reg_i_75_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_76: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_147_n_0,
      I1 => motion_score_erosion_reg_i_148_n_0,
      O => motion_score_erosion_reg_i_76_n_0,
      S => idx_d(8)
    );
motion_score_erosion_reg_i_77: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_149_n_0,
      I1 => motion_score_erosion_reg_i_150_n_0,
      O => motion_score_erosion_reg_i_77_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_78: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_151_n_0,
      I1 => motion_score_erosion_reg_i_152_n_0,
      O => motion_score_erosion_reg_i_78_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_79: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_153_n_0,
      I1 => motion_score_erosion_reg_i_154_n_0,
      O => motion_score_erosion_reg_i_79_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F88000000000"
    )
        port map (
      I0 => motion_score_erosion_reg_i_16_n_0,
      I1 => motion_score_erosion_reg_i_17_n_0,
      I2 => motion_score_erosion_reg_i_18_n_0,
      I3 => motion_score_erosion_reg_i_19_n_0,
      I4 => motion_score_erosion_reg_i_20_n_0,
      I5 => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      O => p_0_in_3(0)
    );
motion_score_erosion_reg_i_80: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_155_n_0,
      I1 => motion_score_erosion_reg_i_156_n_0,
      O => motion_score_erosion_reg_i_80_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_81: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_157_n_0,
      I1 => motion_score_erosion_reg_i_158_n_0,
      O => motion_score_erosion_reg_i_81_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_82: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_159_n_0,
      I1 => motion_score_erosion_reg_i_160_n_0,
      O => motion_score_erosion_reg_i_82_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_83: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_161_n_0,
      I1 => motion_score_erosion_reg_i_162_n_0,
      O => motion_score_erosion_reg_i_83_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_84: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_163_n_0,
      I1 => motion_score_erosion_reg_i_164_n_0,
      O => motion_score_erosion_reg_i_84_n_0,
      S => idx_r(8)
    );
motion_score_erosion_reg_i_85: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_165_n_0,
      I1 => motion_score_erosion_reg_i_166_n_0,
      O => motion_score_erosion_reg_i_85_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_86: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_167_n_0,
      I1 => motion_score_erosion_reg_i_168_n_0,
      O => motion_score_erosion_reg_i_86_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_87: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_169_n_0,
      I1 => motion_score_erosion_reg_i_170_n_0,
      O => motion_score_erosion_reg_i_87_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_88: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_171_n_0,
      I1 => motion_score_erosion_reg_i_172_n_0,
      O => motion_score_erosion_reg_i_88_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_89: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_173_n_0,
      I1 => motion_score_erosion_reg_i_174_n_0,
      O => motion_score_erosion_reg_i_89_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_90: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_175_n_0,
      I1 => motion_score_erosion_reg_i_176_n_0,
      O => motion_score_erosion_reg_i_90_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_91: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_177_n_0,
      I1 => motion_score_erosion_reg_i_178_n_0,
      O => motion_score_erosion_reg_i_91_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_92: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_179_n_0,
      I1 => motion_score_erosion_reg_i_180_n_0,
      O => motion_score_erosion_reg_i_92_n_0,
      S => idx_u(8)
    );
motion_score_erosion_reg_i_93: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_181_n_0,
      I1 => motion_score_erosion_reg_i_182_n_0,
      O => motion_score_erosion_reg_i_93_n_0,
      S => idx_ur(8)
    );
motion_score_erosion_reg_i_94: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_183_n_0,
      I1 => motion_score_erosion_reg_i_184_n_0,
      O => motion_score_erosion_reg_i_94_n_0,
      S => idx_ur(8)
    );
motion_score_erosion_reg_i_95: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_185_n_0,
      I1 => motion_score_erosion_reg_i_186_n_0,
      O => motion_score_erosion_reg_i_95_n_0,
      S => idx_ur(8)
    );
motion_score_erosion_reg_i_96: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_187_n_0,
      I1 => motion_score_erosion_reg_i_188_n_0,
      O => motion_score_erosion_reg_i_96_n_0,
      S => idx_ur(8)
    );
motion_score_erosion_reg_i_97: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_189_n_0,
      I1 => motion_score_erosion_reg_i_190_n_0,
      O => motion_score_erosion_reg_i_97_n_0,
      S => idx_ur(8)
    );
motion_score_erosion_reg_i_98: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_191_n_0,
      I1 => motion_score_erosion_reg_i_192_n_0,
      O => motion_score_erosion_reg_i_98_n_0,
      S => idx_ur(8)
    );
motion_score_erosion_reg_i_99: unisim.vcomponents.MUXF7
     port map (
      I0 => motion_score_erosion_reg_i_193_n_0,
      I1 => motion_score_erosion_reg_i_194_n_0,
      O => motion_score_erosion_reg_i_99_n_0,
      S => idx_ur(8)
    );
\motion_score_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \motion_score_r_reg[0]_i_2_n_0\,
      I1 => \motion_score_r_reg[0]_i_3_n_0\,
      I2 => compare_addr_r2(10),
      I3 => \motion_score_r_reg[0]_i_4_n_0\,
      I4 => compare_addr_r2(9),
      I5 => \motion_score_r_reg[0]_i_5_n_0\,
      O => motion_score_r0(0)
    );
\motion_score_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_704_767_0_2_n_0,
      I1 => motion_score_reg_r9_640_703_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_576_639_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_512_575_0_2_n_0,
      O => \motion_score_r[0]_i_10_n_0\
    );
\motion_score_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_960_1023_0_2_n_0,
      I1 => motion_score_reg_r9_896_959_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_832_895_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_768_831_0_2_n_0,
      O => \motion_score_r[0]_i_11_n_0\
    );
\motion_score_r[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_192_255_0_2_n_0,
      I1 => motion_score_reg_r9_128_191_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_64_127_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_0_63_0_2_n_0,
      O => \motion_score_r[0]_i_12_n_0\
    );
\motion_score_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_448_511_0_2_n_0,
      I1 => motion_score_reg_r9_384_447_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_320_383_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_256_319_0_2_n_0,
      O => \motion_score_r[0]_i_13_n_0\
    );
\motion_score_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1728_1791_0_2_n_0,
      I1 => motion_score_reg_r9_1664_1727_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1600_1663_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1536_1599_0_2_n_0,
      O => \motion_score_r[0]_i_6_n_0\
    );
\motion_score_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1984_2047_0_2_n_0,
      I1 => motion_score_reg_r9_1920_1983_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1856_1919_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1792_1855_0_2_n_0,
      O => \motion_score_r[0]_i_7_n_0\
    );
\motion_score_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1216_1279_0_2_n_0,
      I1 => motion_score_reg_r9_1152_1215_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1088_1151_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1024_1087_0_2_n_0,
      O => \motion_score_r[0]_i_8_n_0\
    );
\motion_score_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1472_1535_0_2_n_0,
      I1 => motion_score_reg_r9_1408_1471_0_2_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1344_1407_0_2_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1280_1343_0_2_n_0,
      O => \motion_score_r[0]_i_9_n_0\
    );
\motion_score_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \motion_score_r_reg[1]_i_2_n_0\,
      I1 => \motion_score_r_reg[1]_i_3_n_0\,
      I2 => compare_addr_r2(10),
      I3 => \motion_score_r_reg[1]_i_4_n_0\,
      I4 => compare_addr_r2(9),
      I5 => \motion_score_r_reg[1]_i_5_n_0\,
      O => motion_score_r0(1)
    );
\motion_score_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_704_767_0_2_n_1,
      I1 => motion_score_reg_r9_640_703_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_576_639_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_512_575_0_2_n_1,
      O => \motion_score_r[1]_i_10_n_0\
    );
\motion_score_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_960_1023_0_2_n_1,
      I1 => motion_score_reg_r9_896_959_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_832_895_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_768_831_0_2_n_1,
      O => \motion_score_r[1]_i_11_n_0\
    );
\motion_score_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_192_255_0_2_n_1,
      I1 => motion_score_reg_r9_128_191_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_64_127_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_0_63_0_2_n_1,
      O => \motion_score_r[1]_i_12_n_0\
    );
\motion_score_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_448_511_0_2_n_1,
      I1 => motion_score_reg_r9_384_447_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_320_383_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_256_319_0_2_n_1,
      O => \motion_score_r[1]_i_13_n_0\
    );
\motion_score_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1728_1791_0_2_n_1,
      I1 => motion_score_reg_r9_1664_1727_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1600_1663_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1536_1599_0_2_n_1,
      O => \motion_score_r[1]_i_6_n_0\
    );
\motion_score_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1984_2047_0_2_n_1,
      I1 => motion_score_reg_r9_1920_1983_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1856_1919_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1792_1855_0_2_n_1,
      O => \motion_score_r[1]_i_7_n_0\
    );
\motion_score_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1216_1279_0_2_n_1,
      I1 => motion_score_reg_r9_1152_1215_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1088_1151_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1024_1087_0_2_n_1,
      O => \motion_score_r[1]_i_8_n_0\
    );
\motion_score_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1472_1535_0_2_n_1,
      I1 => motion_score_reg_r9_1408_1471_0_2_n_1,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1344_1407_0_2_n_1,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1280_1343_0_2_n_1,
      O => \motion_score_r[1]_i_9_n_0\
    );
\motion_score_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \motion_score_r_reg[2]_i_2_n_0\,
      I1 => \motion_score_r_reg[2]_i_3_n_0\,
      I2 => compare_addr_r2(10),
      I3 => \motion_score_r_reg[2]_i_4_n_0\,
      I4 => compare_addr_r2(9),
      I5 => \motion_score_r_reg[2]_i_5_n_0\,
      O => motion_score_r0(2)
    );
\motion_score_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_704_767_0_2_n_2,
      I1 => motion_score_reg_r9_640_703_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_576_639_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_512_575_0_2_n_2,
      O => \motion_score_r[2]_i_10_n_0\
    );
\motion_score_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_960_1023_0_2_n_2,
      I1 => motion_score_reg_r9_896_959_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_832_895_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_768_831_0_2_n_2,
      O => \motion_score_r[2]_i_11_n_0\
    );
\motion_score_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_192_255_0_2_n_2,
      I1 => motion_score_reg_r9_128_191_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_64_127_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_0_63_0_2_n_2,
      O => \motion_score_r[2]_i_12_n_0\
    );
\motion_score_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_448_511_0_2_n_2,
      I1 => motion_score_reg_r9_384_447_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_320_383_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_256_319_0_2_n_2,
      O => \motion_score_r[2]_i_13_n_0\
    );
\motion_score_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1728_1791_0_2_n_2,
      I1 => motion_score_reg_r9_1664_1727_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1600_1663_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1536_1599_0_2_n_2,
      O => \motion_score_r[2]_i_6_n_0\
    );
\motion_score_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1984_2047_0_2_n_2,
      I1 => motion_score_reg_r9_1920_1983_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1856_1919_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1792_1855_0_2_n_2,
      O => \motion_score_r[2]_i_7_n_0\
    );
\motion_score_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1216_1279_0_2_n_2,
      I1 => motion_score_reg_r9_1152_1215_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1088_1151_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1024_1087_0_2_n_2,
      O => \motion_score_r[2]_i_8_n_0\
    );
\motion_score_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1472_1535_0_2_n_2,
      I1 => motion_score_reg_r9_1408_1471_0_2_n_2,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1344_1407_0_2_n_2,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1280_1343_0_2_n_2,
      O => \motion_score_r[2]_i_9_n_0\
    );
\motion_score_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \motion_score_r_reg[3]_i_2_n_0\,
      I1 => \motion_score_r_reg[3]_i_3_n_0\,
      I2 => compare_addr_r2(10),
      I3 => \motion_score_r_reg[3]_i_4_n_0\,
      I4 => compare_addr_r2(9),
      I5 => \motion_score_r_reg[3]_i_5_n_0\,
      O => motion_score_r0(3)
    );
\motion_score_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_704_767_3_3_n_0,
      I1 => motion_score_reg_r9_640_703_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_576_639_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_512_575_3_3_n_0,
      O => \motion_score_r[3]_i_10_n_0\
    );
\motion_score_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_960_1023_3_3_n_0,
      I1 => motion_score_reg_r9_896_959_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_832_895_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_768_831_3_3_n_0,
      O => \motion_score_r[3]_i_11_n_0\
    );
\motion_score_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_192_255_3_3_n_0,
      I1 => motion_score_reg_r9_128_191_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_64_127_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_0_63_3_3_n_0,
      O => \motion_score_r[3]_i_12_n_0\
    );
\motion_score_r[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_448_511_3_3_n_0,
      I1 => motion_score_reg_r9_384_447_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_320_383_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_256_319_3_3_n_0,
      O => \motion_score_r[3]_i_13_n_0\
    );
\motion_score_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1728_1791_3_3_n_0,
      I1 => motion_score_reg_r9_1664_1727_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1600_1663_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1536_1599_3_3_n_0,
      O => \motion_score_r[3]_i_6_n_0\
    );
\motion_score_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1984_2047_3_3_n_0,
      I1 => motion_score_reg_r9_1920_1983_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1856_1919_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1792_1855_3_3_n_0,
      O => \motion_score_r[3]_i_7_n_0\
    );
\motion_score_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1216_1279_3_3_n_0,
      I1 => motion_score_reg_r9_1152_1215_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1088_1151_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1024_1087_3_3_n_0,
      O => \motion_score_r[3]_i_8_n_0\
    );
\motion_score_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => motion_score_reg_r9_1472_1535_3_3_n_0,
      I1 => motion_score_reg_r9_1408_1471_3_3_n_0,
      I2 => compare_addr_r2(7),
      I3 => motion_score_reg_r9_1344_1407_3_3_n_0,
      I4 => compare_addr_r2(6),
      I5 => motion_score_reg_r9_1280_1343_3_3_n_0,
      O => \motion_score_r[3]_i_9_n_0\
    );
\motion_score_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => motion_score_r0(0),
      Q => motion_score_r(0),
      R => '0'
    );
\motion_score_r_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[0]_i_6_n_0\,
      I1 => \motion_score_r[0]_i_7_n_0\,
      O => \motion_score_r_reg[0]_i_2_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[0]_i_8_n_0\,
      I1 => \motion_score_r[0]_i_9_n_0\,
      O => \motion_score_r_reg[0]_i_3_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[0]_i_10_n_0\,
      I1 => \motion_score_r[0]_i_11_n_0\,
      O => \motion_score_r_reg[0]_i_4_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[0]_i_12_n_0\,
      I1 => \motion_score_r[0]_i_13_n_0\,
      O => \motion_score_r_reg[0]_i_5_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => motion_score_r0(1),
      Q => motion_score_r(1),
      R => '0'
    );
\motion_score_r_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[1]_i_6_n_0\,
      I1 => \motion_score_r[1]_i_7_n_0\,
      O => \motion_score_r_reg[1]_i_2_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[1]_i_8_n_0\,
      I1 => \motion_score_r[1]_i_9_n_0\,
      O => \motion_score_r_reg[1]_i_3_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[1]_i_10_n_0\,
      I1 => \motion_score_r[1]_i_11_n_0\,
      O => \motion_score_r_reg[1]_i_4_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[1]_i_12_n_0\,
      I1 => \motion_score_r[1]_i_13_n_0\,
      O => \motion_score_r_reg[1]_i_5_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => motion_score_r0(2),
      Q => motion_score_r(2),
      R => '0'
    );
\motion_score_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[2]_i_6_n_0\,
      I1 => \motion_score_r[2]_i_7_n_0\,
      O => \motion_score_r_reg[2]_i_2_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[2]_i_8_n_0\,
      I1 => \motion_score_r[2]_i_9_n_0\,
      O => \motion_score_r_reg[2]_i_3_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[2]_i_10_n_0\,
      I1 => \motion_score_r[2]_i_11_n_0\,
      O => \motion_score_r_reg[2]_i_4_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[2]_i_12_n_0\,
      I1 => \motion_score_r[2]_i_13_n_0\,
      O => \motion_score_r_reg[2]_i_5_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => motion_score_r0(3),
      Q => motion_score_r(3),
      R => '0'
    );
\motion_score_r_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[3]_i_6_n_0\,
      I1 => \motion_score_r[3]_i_7_n_0\,
      O => \motion_score_r_reg[3]_i_2_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[3]_i_8_n_0\,
      I1 => \motion_score_r[3]_i_9_n_0\,
      O => \motion_score_r_reg[3]_i_3_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[3]_i_10_n_0\,
      I1 => \motion_score_r[3]_i_11_n_0\,
      O => \motion_score_r_reg[3]_i_4_n_0\,
      S => compare_addr_r2(8)
    );
\motion_score_r_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \motion_score_r[3]_i_12_n_0\,
      I1 => \motion_score_r[3]_i_13_n_0\,
      O => \motion_score_r_reg[3]_i_5_n_0\,
      S => compare_addr_r2(8)
    );
motion_score_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_0_63_0_2_n_0,
      DOB => motion_score_reg_r1_0_63_0_2_n_1,
      DOC => motion_score_reg_r1_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_0_in,
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(9),
      I5 => compare_addr_rs(8),
      O => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r1_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_0_63_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r1_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r1_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r1_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r1_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => compare_addr_rs(10),
      I1 => p_0_in,
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(9),
      I5 => compare_addr_rs(8),
      O => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r1_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1024_1087_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r1_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r1_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r1_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r1_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(8),
      I1 => compare_addr_rs(9),
      I2 => compare_addr_rs(10),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(7),
      I5 => p_0_in,
      O => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r1_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1088_1151_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r1_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r1_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r1_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r1_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(8),
      I1 => compare_addr_rs(9),
      I2 => compare_addr_rs(10),
      I3 => compare_addr_rs(7),
      I4 => compare_addr_rs(6),
      I5 => p_0_in,
      O => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r1_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1152_1215_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r1_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r1_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r1_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r1_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(8),
      I1 => compare_addr_rs(9),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => p_0_in,
      I5 => compare_addr_rs(10),
      O => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r1_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1216_1279_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r1_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r1_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r1_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r1_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(7),
      I1 => compare_addr_rs(9),
      I2 => compare_addr_rs(10),
      I3 => compare_addr_rs(8),
      I4 => compare_addr_rs(6),
      I5 => p_0_in,
      O => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r1_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1280_1343_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_128_191_0_2_n_0,
      DOB => motion_score_reg_r1_128_191_0_2_n_1,
      DOC => motion_score_reg_r1_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r1_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => compare_addr_rs(7),
      I1 => p_0_in,
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r1_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_128_191_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r1_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r1_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r1_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r1_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(7),
      I1 => compare_addr_rs(9),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(6),
      I4 => p_0_in,
      I5 => compare_addr_rs(10),
      O => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r1_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1344_1407_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r1_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r1_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r1_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r1_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(6),
      I1 => compare_addr_rs(9),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(7),
      I4 => p_0_in,
      I5 => compare_addr_rs(10),
      O => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r1_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1408_1471_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r1_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r1_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r1_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r1_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => p_0_in,
      I1 => compare_addr_rs(9),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(8),
      O => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r1_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1472_1535_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r1_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r1_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r1_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r1_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(7),
      I1 => compare_addr_rs(8),
      I2 => compare_addr_rs(10),
      I3 => compare_addr_rs(9),
      I4 => compare_addr_rs(6),
      I5 => p_0_in,
      O => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r1_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1536_1599_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r1_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r1_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r1_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r1_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(7),
      I1 => compare_addr_rs(8),
      I2 => compare_addr_rs(9),
      I3 => compare_addr_rs(6),
      I4 => p_0_in,
      I5 => compare_addr_rs(10),
      O => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r1_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1600_1663_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r1_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r1_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r1_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r1_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(6),
      I1 => compare_addr_rs(8),
      I2 => compare_addr_rs(9),
      I3 => compare_addr_rs(7),
      I4 => p_0_in,
      I5 => compare_addr_rs(10),
      O => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r1_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1664_1727_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r1_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r1_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r1_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r1_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => p_0_in,
      I1 => compare_addr_rs(8),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r1_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1728_1791_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r1_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r1_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r1_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r1_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(6),
      I1 => compare_addr_rs(7),
      I2 => compare_addr_rs(9),
      I3 => compare_addr_rs(8),
      I4 => p_0_in,
      I5 => compare_addr_rs(10),
      O => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r1_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1792_1855_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r1_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r1_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r1_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r1_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => p_0_in,
      I1 => compare_addr_rs(7),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r1_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1856_1919_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r1_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r1_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r1_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r1_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => p_0_in,
      I1 => compare_addr_rs(6),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(7),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r1_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1920_1983_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_192_255_0_2_n_0,
      DOB => motion_score_reg_r1_192_255_0_2_n_1,
      DOC => motion_score_reg_r1_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r1_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(9),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(8),
      I5 => p_0_in,
      O => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r1_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_192_255_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r1_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r1_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r1_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r1_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => compare_addr_rs(10),
      I1 => p_0_in,
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(9),
      I5 => compare_addr_rs(8),
      O => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r1_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_1984_2047_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_256_319_0_2_n_0,
      DOB => motion_score_reg_r1_256_319_0_2_n_1,
      DOC => motion_score_reg_r1_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r1_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => compare_addr_rs(8),
      I1 => p_0_in,
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r1_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_256_319_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_320_383_0_2_n_0,
      DOB => motion_score_reg_r1_320_383_0_2_n_1,
      DOC => motion_score_reg_r1_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r1_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(9),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(7),
      I5 => p_0_in,
      O => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r1_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_320_383_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_384_447_0_2_n_0,
      DOB => motion_score_reg_r1_384_447_0_2_n_1,
      DOC => motion_score_reg_r1_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r1_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(9),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(7),
      I4 => compare_addr_rs(6),
      I5 => p_0_in,
      O => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r1_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_384_447_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_448_511_0_2_n_0,
      DOB => motion_score_reg_r1_448_511_0_2_n_1,
      DOC => motion_score_reg_r1_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r1_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(9),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => p_0_in,
      I5 => compare_addr_rs(8),
      O => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r1_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_448_511_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_512_575_0_2_n_0,
      DOB => motion_score_reg_r1_512_575_0_2_n_1,
      DOC => motion_score_reg_r1_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r1_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => compare_addr_rs(9),
      I1 => p_0_in,
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(8),
      O => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r1_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_512_575_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_576_639_0_2_n_0,
      DOB => motion_score_reg_r1_576_639_0_2_n_1,
      DOC => motion_score_reg_r1_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r1_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(8),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(9),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(7),
      I5 => p_0_in,
      O => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r1_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_576_639_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_640_703_0_2_n_0,
      DOB => motion_score_reg_r1_640_703_0_2_n_1,
      DOC => motion_score_reg_r1_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r1_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(8),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(9),
      I3 => compare_addr_rs(7),
      I4 => compare_addr_rs(6),
      I5 => p_0_in,
      O => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r1_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_640_703_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_64_127_0_2_n_0,
      DOB => motion_score_reg_r1_64_127_0_2_n_1,
      DOC => motion_score_reg_r1_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r1_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => compare_addr_rs(6),
      I1 => p_0_in,
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(7),
      I4 => compare_addr_rs(10),
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r1_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_64_127_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r1_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_704_767_0_2_n_0,
      DOB => motion_score_reg_r1_704_767_0_2_n_1,
      DOC => motion_score_reg_r1_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r1_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(8),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => p_0_in,
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r1_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_704_767_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r1_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_768_831_0_2_n_0,
      DOB => motion_score_reg_r1_768_831_0_2_n_1,
      DOC => motion_score_reg_r1_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r1_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => compare_addr_rs(7),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(9),
      I3 => compare_addr_rs(8),
      I4 => compare_addr_rs(6),
      I5 => p_0_in,
      O => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r1_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_768_831_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r1_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_832_895_0_2_n_0,
      DOB => motion_score_reg_r1_832_895_0_2_n_1,
      DOC => motion_score_reg_r1_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r1_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(7),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(6),
      I4 => p_0_in,
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r1_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_832_895_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r1_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_896_959_0_2_n_0,
      DOB => motion_score_reg_r1_896_959_0_2_n_1,
      DOC => motion_score_reg_r1_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r1_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => compare_addr_rs(6),
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(8),
      I3 => compare_addr_rs(7),
      I4 => p_0_in,
      I5 => compare_addr_rs(9),
      O => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r1_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_896_959_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r1_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_r(5 downto 0),
      ADDRB(5 downto 0) => idx_r(5 downto 0),
      ADDRC(5 downto 0) => idx_r(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1 downto 0) => compare_addr_rs(1 downto 0),
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r1_960_1023_0_2_n_0,
      DOB => motion_score_reg_r1_960_1023_0_2_n_1,
      DOC => motion_score_reg_r1_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r1_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r1_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => p_0_in,
      I1 => compare_addr_rs(10),
      I2 => compare_addr_rs(7),
      I3 => compare_addr_rs(6),
      I4 => compare_addr_rs(9),
      I5 => compare_addr_rs(8),
      O => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r1_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => compare_addr_rs(0),
      A1 => compare_addr_rs(1),
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r1_960_1023_3_3_n_0,
      DPRA0 => idx_r(0),
      DPRA1 => idx_r(1),
      DPRA2 => idx_r(2),
      DPRA3 => idx_r(3),
      DPRA4 => idx_r(4),
      DPRA5 => idx_r(5),
      SPO => NLW_motion_score_reg_r1_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_0_63_0_2_n_0,
      DOB => motion_score_reg_r2_0_63_0_2_n_1,
      DOC => motion_score_reg_r2_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r2_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__4_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_0_63_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r2_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r2_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r2_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r2_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1024_1087_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r2_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r2_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r2_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r2_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1088_1151_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r2_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r2_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r2_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r2_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1152_1215_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r2_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r2_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r2_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r2_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1216_1279_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r2_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r2_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r2_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r2_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1280_1343_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_128_191_0_2_n_0,
      DOB => motion_score_reg_r2_128_191_0_2_n_1,
      DOC => motion_score_reg_r2_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r2_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_128_191_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r2_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r2_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r2_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r2_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1344_1407_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r2_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r2_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r2_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r2_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1408_1471_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r2_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r2_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r2_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r2_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1472_1535_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r2_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r2_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r2_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r2_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1536_1599_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r2_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r2_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r2_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r2_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1600_1663_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r2_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r2_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r2_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r2_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1664_1727_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r2_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r2_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r2_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r2_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1728_1791_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r2_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r2_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r2_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r2_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1792_1855_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r2_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r2_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r2_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r2_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1856_1919_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r2_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r2_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r2_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r2_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1920_1983_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_192_255_0_2_n_0,
      DOB => motion_score_reg_r2_192_255_0_2_n_1,
      DOC => motion_score_reg_r2_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r2_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_192_255_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r2_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r2_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r2_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r2_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_1984_2047_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_256_319_0_2_n_0,
      DOB => motion_score_reg_r2_256_319_0_2_n_1,
      DOC => motion_score_reg_r2_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r2_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_256_319_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_320_383_0_2_n_0,
      DOB => motion_score_reg_r2_320_383_0_2_n_1,
      DOC => motion_score_reg_r2_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r2_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_320_383_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_384_447_0_2_n_0,
      DOB => motion_score_reg_r2_384_447_0_2_n_1,
      DOC => motion_score_reg_r2_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r2_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_384_447_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_448_511_0_2_n_0,
      DOB => motion_score_reg_r2_448_511_0_2_n_1,
      DOC => motion_score_reg_r2_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r2_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_448_511_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_512_575_0_2_n_0,
      DOB => motion_score_reg_r2_512_575_0_2_n_1,
      DOC => motion_score_reg_r2_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r2_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_512_575_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_576_639_0_2_n_0,
      DOB => motion_score_reg_r2_576_639_0_2_n_1,
      DOC => motion_score_reg_r2_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r2_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_576_639_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_640_703_0_2_n_0,
      DOB => motion_score_reg_r2_640_703_0_2_n_1,
      DOC => motion_score_reg_r2_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r2_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_640_703_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_64_127_0_2_n_0,
      DOB => motion_score_reg_r2_64_127_0_2_n_1,
      DOC => motion_score_reg_r2_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r2_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__3_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__3_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__3_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_64_127_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r2_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_704_767_0_2_n_0,
      DOB => motion_score_reg_r2_704_767_0_2_n_1,
      DOC => motion_score_reg_r2_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r2_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_704_767_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r2_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_768_831_0_2_n_0,
      DOB => motion_score_reg_r2_768_831_0_2_n_1,
      DOC => motion_score_reg_r2_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r2_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_768_831_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r2_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_832_895_0_2_n_0,
      DOB => motion_score_reg_r2_832_895_0_2_n_1,
      DOC => motion_score_reg_r2_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r2_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_832_895_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r2_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_896_959_0_2_n_0,
      DOB => motion_score_reg_r2_896_959_0_2_n_1,
      DOC => motion_score_reg_r2_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r2_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_896_959_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r2_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_l(5 downto 0),
      ADDRB(5 downto 0) => idx_l(5 downto 0),
      ADDRC(5 downto 0) => idx_l(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__3_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__3_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__3_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__4_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r2_960_1023_0_2_n_0,
      DOB => motion_score_reg_r2_960_1023_0_2_n_1,
      DOC => motion_score_reg_r2_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r2_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r2_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r2_960_1023_3_3_n_0,
      DPRA0 => idx_l(0),
      DPRA1 => idx_l(1),
      DPRA2 => idx_l(2),
      DPRA3 => idx_l(3),
      DPRA4 => idx_l(4),
      DPRA5 => idx_l(5),
      SPO => NLW_motion_score_reg_r2_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_0_63_0_2_n_0,
      DOB => motion_score_reg_r3_0_63_0_2_n_1,
      DOC => motion_score_reg_r3_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r3_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_0_63_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r3_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r3_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r3_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r3_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1024_1087_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r3_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r3_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r3_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r3_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1088_1151_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r3_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r3_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r3_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r3_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1152_1215_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r3_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r3_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r3_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r3_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1216_1279_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r3_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r3_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r3_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r3_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1280_1343_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_128_191_0_2_n_0,
      DOB => motion_score_reg_r3_128_191_0_2_n_1,
      DOC => motion_score_reg_r3_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r3_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_128_191_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r3_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r3_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r3_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r3_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1344_1407_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r3_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r3_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r3_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r3_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1408_1471_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r3_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r3_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r3_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r3_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1472_1535_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r3_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r3_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r3_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r3_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1536_1599_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r3_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r3_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r3_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r3_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1600_1663_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r3_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r3_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r3_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r3_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1664_1727_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r3_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r3_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r3_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r3_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1728_1791_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r3_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r3_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r3_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r3_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1792_1855_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r3_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r3_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r3_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r3_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1856_1919_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r3_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r3_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r3_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r3_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1920_1983_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_192_255_0_2_n_0,
      DOB => motion_score_reg_r3_192_255_0_2_n_1,
      DOC => motion_score_reg_r3_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r3_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_192_255_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r3_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r3_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r3_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r3_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_1984_2047_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_256_319_0_2_n_0,
      DOB => motion_score_reg_r3_256_319_0_2_n_1,
      DOC => motion_score_reg_r3_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r3_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_256_319_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_320_383_0_2_n_0,
      DOB => motion_score_reg_r3_320_383_0_2_n_1,
      DOC => motion_score_reg_r3_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r3_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_320_383_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_384_447_0_2_n_0,
      DOB => motion_score_reg_r3_384_447_0_2_n_1,
      DOC => motion_score_reg_r3_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r3_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_384_447_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_448_511_0_2_n_0,
      DOB => motion_score_reg_r3_448_511_0_2_n_1,
      DOC => motion_score_reg_r3_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r3_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_448_511_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_512_575_0_2_n_0,
      DOB => motion_score_reg_r3_512_575_0_2_n_1,
      DOC => motion_score_reg_r3_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r3_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_512_575_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_576_639_0_2_n_0,
      DOB => motion_score_reg_r3_576_639_0_2_n_1,
      DOC => motion_score_reg_r3_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r3_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_576_639_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_640_703_0_2_n_0,
      DOB => motion_score_reg_r3_640_703_0_2_n_1,
      DOC => motion_score_reg_r3_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r3_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_640_703_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_64_127_0_2_n_0,
      DOB => motion_score_reg_r3_64_127_0_2_n_1,
      DOC => motion_score_reg_r3_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r3_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_64_127_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r3_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_704_767_0_2_n_0,
      DOB => motion_score_reg_r3_704_767_0_2_n_1,
      DOC => motion_score_reg_r3_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r3_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_704_767_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r3_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_768_831_0_2_n_0,
      DOB => motion_score_reg_r3_768_831_0_2_n_1,
      DOC => motion_score_reg_r3_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r3_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_768_831_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r3_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_832_895_0_2_n_0,
      DOB => motion_score_reg_r3_832_895_0_2_n_1,
      DOC => motion_score_reg_r3_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r3_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_832_895_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r3_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_896_959_0_2_n_0,
      DOB => motion_score_reg_r3_896_959_0_2_n_1,
      DOC => motion_score_reg_r3_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r3_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_896_959_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r3_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => idx_u(5 downto 1),
      ADDRA(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => idx_u(5 downto 1),
      ADDRB(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => idx_u(5 downto 1),
      ADDRC(0) => \idx_c_reg[0]_rep_n_0\,
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__0_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r3_960_1023_0_2_n_0,
      DOB => motion_score_reg_r3_960_1023_0_2_n_1,
      DOC => motion_score_reg_r3_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r3_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r3_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__0_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__3_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__2_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__2_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__2_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r3_960_1023_3_3_n_0,
      DPRA0 => \idx_c_reg[0]_rep_n_0\,
      DPRA1 => idx_u(1),
      DPRA2 => idx_u(2),
      DPRA3 => idx_u(3),
      DPRA4 => idx_u(4),
      DPRA5 => idx_u(5),
      SPO => NLW_motion_score_reg_r3_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r4_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_0_63_0_2_n_0,
      DOB => motion_score_reg_r4_0_63_0_2_n_1,
      DOC => motion_score_reg_r4_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r4_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_0_63_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r4_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r4_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r4_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r4_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1024_1087_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r4_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r4_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r4_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r4_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1088_1151_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r4_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r4_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r4_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r4_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1152_1215_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r4_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r4_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r4_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r4_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1216_1279_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r4_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r4_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r4_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r4_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1280_1343_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r4_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_128_191_0_2_n_0,
      DOB => motion_score_reg_r4_128_191_0_2_n_1,
      DOC => motion_score_reg_r4_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r4_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_128_191_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r4_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r4_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r4_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r4_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1344_1407_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r4_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r4_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r4_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r4_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1408_1471_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r4_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r4_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r4_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r4_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1472_1535_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r4_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r4_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r4_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r4_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1536_1599_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r4_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r4_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r4_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r4_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1600_1663_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r4_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r4_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r4_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r4_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1664_1727_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r4_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r4_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r4_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r4_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1728_1791_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r4_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r4_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r4_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r4_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1792_1855_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r4_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r4_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r4_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r4_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1856_1919_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r4_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r4_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r4_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r4_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1920_1983_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r4_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_192_255_0_2_n_0,
      DOB => motion_score_reg_r4_192_255_0_2_n_1,
      DOC => motion_score_reg_r4_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r4_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_192_255_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r4_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r4_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r4_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r4_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_1984_2047_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r4_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_256_319_0_2_n_0,
      DOB => motion_score_reg_r4_256_319_0_2_n_1,
      DOC => motion_score_reg_r4_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r4_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_256_319_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r4_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_320_383_0_2_n_0,
      DOB => motion_score_reg_r4_320_383_0_2_n_1,
      DOC => motion_score_reg_r4_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r4_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_320_383_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r4_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_384_447_0_2_n_0,
      DOB => motion_score_reg_r4_384_447_0_2_n_1,
      DOC => motion_score_reg_r4_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r4_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_384_447_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r4_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_448_511_0_2_n_0,
      DOB => motion_score_reg_r4_448_511_0_2_n_1,
      DOC => motion_score_reg_r4_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r4_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_448_511_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r4_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_512_575_0_2_n_0,
      DOB => motion_score_reg_r4_512_575_0_2_n_1,
      DOC => motion_score_reg_r4_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r4_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_512_575_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r4_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_576_639_0_2_n_0,
      DOB => motion_score_reg_r4_576_639_0_2_n_1,
      DOC => motion_score_reg_r4_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r4_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_576_639_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r4_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_640_703_0_2_n_0,
      DOB => motion_score_reg_r4_640_703_0_2_n_1,
      DOC => motion_score_reg_r4_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r4_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_640_703_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r4_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_64_127_0_2_n_0,
      DOB => motion_score_reg_r4_64_127_0_2_n_1,
      DOC => motion_score_reg_r4_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r4_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_64_127_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r4_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_704_767_0_2_n_0,
      DOB => motion_score_reg_r4_704_767_0_2_n_1,
      DOC => motion_score_reg_r4_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r4_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_704_767_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r4_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_768_831_0_2_n_0,
      DOB => motion_score_reg_r4_768_831_0_2_n_1,
      DOC => motion_score_reg_r4_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r4_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_768_831_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r4_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_832_895_0_2_n_0,
      DOB => motion_score_reg_r4_832_895_0_2_n_1,
      DOC => motion_score_reg_r4_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r4_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_832_895_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r4_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__2_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__2_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__2_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_896_959_0_2_n_0,
      DOB => motion_score_reg_r4_896_959_0_2_n_1,
      DOC => motion_score_reg_r4_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r4_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_896_959_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r4_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => idx_d(5 downto 2),
      ADDRA(1 downto 0) => idx_c(1 downto 0),
      ADDRB(5 downto 2) => idx_d(5 downto 2),
      ADDRB(1 downto 0) => idx_c(1 downto 0),
      ADDRC(5 downto 2) => idx_d(5 downto 2),
      ADDRC(1 downto 0) => idx_c(1 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => compare_addr_rs(2),
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__6_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__5_n_0\,
      DIA => motion_score_calc_comb(0),
      DIB => motion_score_calc_comb(1),
      DIC => motion_score_calc_comb(2),
      DID => '0',
      DOA => motion_score_reg_r4_960_1023_0_2_n_0,
      DOB => motion_score_reg_r4_960_1023_0_2_n_1,
      DOC => motion_score_reg_r4_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r4_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r4_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__5_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__6_n_0\,
      A2 => compare_addr_rs(2),
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => motion_score_calc_comb(3),
      DPO => motion_score_reg_r4_960_1023_3_3_n_0,
      DPRA0 => idx_c(0),
      DPRA1 => idx_c(1),
      DPRA2 => idx_d(2),
      DPRA3 => idx_d(3),
      DPRA4 => idx_d(4),
      DPRA5 => idx_d(5),
      SPO => NLW_motion_score_reg_r4_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r5_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__3_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_0_63_0_2_n_0,
      DOB => motion_score_reg_r5_0_63_0_2_n_1,
      DOC => motion_score_reg_r5_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r5_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_0_63_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r5_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r5_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r5_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r5_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1024_1087_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r5_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r5_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r5_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r5_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1088_1151_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r5_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r5_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r5_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r5_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1152_1215_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r5_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r5_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r5_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r5_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1216_1279_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r5_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r5_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r5_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r5_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1280_1343_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r5_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_128_191_0_2_n_0,
      DOB => motion_score_reg_r5_128_191_0_2_n_1,
      DOC => motion_score_reg_r5_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r5_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_128_191_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r5_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r5_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r5_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r5_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1344_1407_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r5_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r5_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r5_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r5_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1408_1471_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r5_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r5_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r5_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r5_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1472_1535_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r5_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r5_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r5_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r5_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1536_1599_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r5_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r5_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r5_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r5_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1600_1663_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r5_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r5_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r5_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r5_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1664_1727_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r5_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r5_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r5_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r5_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1728_1791_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r5_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r5_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r5_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r5_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1792_1855_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r5_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r5_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r5_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r5_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1856_1919_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r5_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r5_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r5_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r5_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1920_1983_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r5_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_192_255_0_2_n_0,
      DOB => motion_score_reg_r5_192_255_0_2_n_1,
      DOC => motion_score_reg_r5_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r5_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_192_255_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r5_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r5_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r5_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r5_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_1984_2047_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r5_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_256_319_0_2_n_0,
      DOB => motion_score_reg_r5_256_319_0_2_n_1,
      DOC => motion_score_reg_r5_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r5_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_256_319_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r5_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_320_383_0_2_n_0,
      DOB => motion_score_reg_r5_320_383_0_2_n_1,
      DOC => motion_score_reg_r5_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r5_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_320_383_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r5_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_384_447_0_2_n_0,
      DOB => motion_score_reg_r5_384_447_0_2_n_1,
      DOC => motion_score_reg_r5_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r5_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_384_447_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r5_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_448_511_0_2_n_0,
      DOB => motion_score_reg_r5_448_511_0_2_n_1,
      DOC => motion_score_reg_r5_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r5_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_448_511_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r5_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_512_575_0_2_n_0,
      DOB => motion_score_reg_r5_512_575_0_2_n_1,
      DOC => motion_score_reg_r5_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r5_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_512_575_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r5_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_576_639_0_2_n_0,
      DOB => motion_score_reg_r5_576_639_0_2_n_1,
      DOC => motion_score_reg_r5_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r5_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_576_639_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r5_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_640_703_0_2_n_0,
      DOB => motion_score_reg_r5_640_703_0_2_n_1,
      DOC => motion_score_reg_r5_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r5_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_640_703_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r5_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_64_127_0_2_n_0,
      DOB => motion_score_reg_r5_64_127_0_2_n_1,
      DOC => motion_score_reg_r5_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r5_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_64_127_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r5_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_704_767_0_2_n_0,
      DOB => motion_score_reg_r5_704_767_0_2_n_1,
      DOC => motion_score_reg_r5_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r5_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_704_767_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r5_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_768_831_0_2_n_0,
      DOB => motion_score_reg_r5_768_831_0_2_n_1,
      DOC => motion_score_reg_r5_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r5_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_768_831_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r5_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_832_895_0_2_n_0,
      DOB => motion_score_reg_r5_832_895_0_2_n_1,
      DOC => motion_score_reg_r5_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r5_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_832_895_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r5_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_896_959_0_2_n_0,
      DOB => motion_score_reg_r5_896_959_0_2_n_1,
      DOC => motion_score_reg_r5_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r5_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_896_959_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r5_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ul(5 downto 0),
      ADDRB(5 downto 0) => idx_ul(5 downto 0),
      ADDRC(5 downto 0) => idx_ul(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__1_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__1_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__1_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__1_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__0_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r5_960_1023_0_2_n_0,
      DOB => motion_score_reg_r5_960_1023_0_2_n_1,
      DOC => motion_score_reg_r5_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r5_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r5_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__0_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__1_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__1_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__1_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__1_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r5_960_1023_3_3_n_0,
      DPRA0 => idx_ul(0),
      DPRA1 => idx_ul(1),
      DPRA2 => idx_ul(2),
      DPRA3 => idx_ul(3),
      DPRA4 => idx_ul(4),
      DPRA5 => idx_ul(5),
      SPO => NLW_motion_score_reg_r5_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r6_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_0_63_0_2_n_0,
      DOB => motion_score_reg_r6_0_63_0_2_n_1,
      DOC => motion_score_reg_r6_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r6_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__2_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_0_63_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r6_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r6_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r6_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r6_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1024_1087_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r6_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r6_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r6_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r6_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1088_1151_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r6_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r6_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r6_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r6_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1152_1215_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r6_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r6_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r6_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r6_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1216_1279_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r6_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r6_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r6_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r6_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1280_1343_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r6_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_128_191_0_2_n_0,
      DOB => motion_score_reg_r6_128_191_0_2_n_1,
      DOC => motion_score_reg_r6_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r6_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_128_191_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r6_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r6_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r6_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r6_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1344_1407_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r6_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r6_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r6_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r6_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1408_1471_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r6_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r6_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r6_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r6_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1472_1535_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r6_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r6_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r6_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r6_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1536_1599_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r6_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r6_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r6_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r6_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1600_1663_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r6_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r6_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r6_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r6_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1664_1727_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r6_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r6_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r6_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r6_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1728_1791_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r6_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r6_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r6_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r6_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1792_1855_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r6_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r6_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r6_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r6_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1856_1919_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r6_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r6_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r6_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r6_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1920_1983_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r6_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_192_255_0_2_n_0,
      DOB => motion_score_reg_r6_192_255_0_2_n_1,
      DOC => motion_score_reg_r6_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r6_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_192_255_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r6_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r6_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r6_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r6_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_1984_2047_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r6_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_256_319_0_2_n_0,
      DOB => motion_score_reg_r6_256_319_0_2_n_1,
      DOC => motion_score_reg_r6_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r6_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_256_319_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r6_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_320_383_0_2_n_0,
      DOB => motion_score_reg_r6_320_383_0_2_n_1,
      DOC => motion_score_reg_r6_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r6_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_320_383_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r6_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_384_447_0_2_n_0,
      DOB => motion_score_reg_r6_384_447_0_2_n_1,
      DOC => motion_score_reg_r6_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r6_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_384_447_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r6_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_448_511_0_2_n_0,
      DOB => motion_score_reg_r6_448_511_0_2_n_1,
      DOC => motion_score_reg_r6_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r6_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_448_511_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r6_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_512_575_0_2_n_0,
      DOB => motion_score_reg_r6_512_575_0_2_n_1,
      DOC => motion_score_reg_r6_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r6_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_512_575_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r6_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_576_639_0_2_n_0,
      DOB => motion_score_reg_r6_576_639_0_2_n_1,
      DOC => motion_score_reg_r6_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r6_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_576_639_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r6_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_640_703_0_2_n_0,
      DOB => motion_score_reg_r6_640_703_0_2_n_1,
      DOC => motion_score_reg_r6_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r6_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_640_703_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r6_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_64_127_0_2_n_0,
      DOB => motion_score_reg_r6_64_127_0_2_n_1,
      DOC => motion_score_reg_r6_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r6_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_64_127_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r6_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_704_767_0_2_n_0,
      DOB => motion_score_reg_r6_704_767_0_2_n_1,
      DOC => motion_score_reg_r6_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r6_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_704_767_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r6_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_768_831_0_2_n_0,
      DOB => motion_score_reg_r6_768_831_0_2_n_1,
      DOC => motion_score_reg_r6_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r6_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_768_831_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r6_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_832_895_0_2_n_0,
      DOB => motion_score_reg_r6_832_895_0_2_n_1,
      DOC => motion_score_reg_r6_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r6_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_832_895_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r6_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_896_959_0_2_n_0,
      DOB => motion_score_reg_r6_896_959_0_2_n_1,
      DOC => motion_score_reg_r6_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r6_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_896_959_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r6_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_ur(5 downto 0),
      ADDRB(5 downto 0) => idx_ur(5 downto 0),
      ADDRC(5 downto 0) => idx_ur(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__2_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__2_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__1_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r6_960_1023_0_2_n_0,
      DOB => motion_score_reg_r6_960_1023_0_2_n_1,
      DOC => motion_score_reg_r6_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r6_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r6_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__1_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__2_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep__0_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep__0_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep__0_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r6_960_1023_3_3_n_0,
      DPRA0 => idx_ur(0),
      DPRA1 => idx_ur(1),
      DPRA2 => idx_ur(2),
      DPRA3 => idx_ur(3),
      DPRA4 => idx_ur(4),
      DPRA5 => idx_ur(5),
      SPO => NLW_motion_score_reg_r6_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r7_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_0_63_0_2_n_0,
      DOB => motion_score_reg_r7_0_63_0_2_n_1,
      DOC => motion_score_reg_r7_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r7_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_0_63_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r7_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r7_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r7_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r7_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1024_1087_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r7_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r7_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r7_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r7_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1088_1151_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r7_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r7_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r7_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r7_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1152_1215_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r7_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r7_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r7_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r7_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1216_1279_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r7_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r7_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r7_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r7_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1280_1343_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r7_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_128_191_0_2_n_0,
      DOB => motion_score_reg_r7_128_191_0_2_n_1,
      DOC => motion_score_reg_r7_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r7_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_128_191_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r7_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r7_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r7_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r7_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1344_1407_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r7_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r7_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r7_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r7_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1408_1471_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r7_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r7_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r7_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r7_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1472_1535_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r7_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r7_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r7_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r7_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1536_1599_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r7_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r7_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r7_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r7_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1600_1663_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r7_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r7_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r7_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r7_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1664_1727_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r7_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r7_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r7_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r7_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1728_1791_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r7_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r7_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r7_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r7_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1792_1855_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r7_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r7_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r7_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r7_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1856_1919_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r7_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r7_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r7_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r7_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1920_1983_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r7_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_192_255_0_2_n_0,
      DOB => motion_score_reg_r7_192_255_0_2_n_1,
      DOC => motion_score_reg_r7_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r7_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_192_255_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r7_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r7_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r7_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r7_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_1984_2047_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r7_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_256_319_0_2_n_0,
      DOB => motion_score_reg_r7_256_319_0_2_n_1,
      DOC => motion_score_reg_r7_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r7_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_256_319_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r7_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_320_383_0_2_n_0,
      DOB => motion_score_reg_r7_320_383_0_2_n_1,
      DOC => motion_score_reg_r7_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r7_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_320_383_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r7_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_384_447_0_2_n_0,
      DOB => motion_score_reg_r7_384_447_0_2_n_1,
      DOC => motion_score_reg_r7_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r7_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_384_447_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r7_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_448_511_0_2_n_0,
      DOB => motion_score_reg_r7_448_511_0_2_n_1,
      DOC => motion_score_reg_r7_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r7_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_448_511_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r7_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_512_575_0_2_n_0,
      DOB => motion_score_reg_r7_512_575_0_2_n_1,
      DOC => motion_score_reg_r7_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r7_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_512_575_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r7_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_576_639_0_2_n_0,
      DOB => motion_score_reg_r7_576_639_0_2_n_1,
      DOC => motion_score_reg_r7_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r7_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_576_639_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r7_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_640_703_0_2_n_0,
      DOB => motion_score_reg_r7_640_703_0_2_n_1,
      DOC => motion_score_reg_r7_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r7_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_640_703_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r7_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_64_127_0_2_n_0,
      DOB => motion_score_reg_r7_64_127_0_2_n_1,
      DOC => motion_score_reg_r7_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r7_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_64_127_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r7_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_704_767_0_2_n_0,
      DOB => motion_score_reg_r7_704_767_0_2_n_1,
      DOC => motion_score_reg_r7_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r7_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_704_767_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r7_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_768_831_0_2_n_0,
      DOB => motion_score_reg_r7_768_831_0_2_n_1,
      DOC => motion_score_reg_r7_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r7_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_768_831_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r7_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_832_895_0_2_n_0,
      DOB => motion_score_reg_r7_832_895_0_2_n_1,
      DOC => motion_score_reg_r7_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r7_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_832_895_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r7_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_896_959_0_2_n_0,
      DOB => motion_score_reg_r7_896_959_0_2_n_1,
      DOC => motion_score_reg_r7_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r7_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_896_959_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r7_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dl(5 downto 0),
      ADDRB(5 downto 0) => idx_dl(5 downto 0),
      ADDRC(5 downto 0) => idx_dl(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep__0_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep__0_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep__0_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__1_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__3_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__2_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r7_960_1023_0_2_n_0,
      DOB => motion_score_reg_r7_960_1023_0_2_n_1,
      DOC => motion_score_reg_r7_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r7_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r7_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__2_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__3_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__1_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r7_960_1023_3_3_n_0,
      DPRA0 => idx_dl(0),
      DPRA1 => idx_dl(1),
      DPRA2 => idx_dl(2),
      DPRA3 => idx_dl(3),
      DPRA4 => idx_dl(4),
      DPRA5 => idx_dl(5),
      SPO => NLW_motion_score_reg_r7_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r8_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_0_63_0_2_n_0,
      DOB => motion_score_reg_r8_0_63_0_2_n_1,
      DOC => motion_score_reg_r8_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r8_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_0_63_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r8_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r8_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r8_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r8_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1024_1087_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r8_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r8_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r8_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r8_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1088_1151_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r8_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r8_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r8_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r8_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1152_1215_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r8_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r8_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r8_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r8_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1216_1279_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r8_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r8_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r8_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r8_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1280_1343_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r8_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_128_191_0_2_n_0,
      DOB => motion_score_reg_r8_128_191_0_2_n_1,
      DOC => motion_score_reg_r8_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r8_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_128_191_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r8_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r8_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r8_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r8_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1344_1407_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r8_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r8_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r8_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r8_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1408_1471_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r8_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r8_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r8_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r8_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1472_1535_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r8_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r8_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r8_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r8_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1536_1599_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r8_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r8_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r8_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r8_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1600_1663_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r8_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r8_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r8_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r8_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1664_1727_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r8_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r8_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r8_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r8_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1728_1791_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r8_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r8_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r8_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r8_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1792_1855_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r8_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r8_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r8_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r8_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1856_1919_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r8_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r8_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r8_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r8_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1920_1983_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r8_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_192_255_0_2_n_0,
      DOB => motion_score_reg_r8_192_255_0_2_n_1,
      DOC => motion_score_reg_r8_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r8_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_192_255_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r8_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r8_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r8_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r8_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_1984_2047_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r8_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_256_319_0_2_n_0,
      DOB => motion_score_reg_r8_256_319_0_2_n_1,
      DOC => motion_score_reg_r8_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r8_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_256_319_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r8_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_320_383_0_2_n_0,
      DOB => motion_score_reg_r8_320_383_0_2_n_1,
      DOC => motion_score_reg_r8_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r8_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_320_383_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r8_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_384_447_0_2_n_0,
      DOB => motion_score_reg_r8_384_447_0_2_n_1,
      DOC => motion_score_reg_r8_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r8_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_384_447_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r8_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_448_511_0_2_n_0,
      DOB => motion_score_reg_r8_448_511_0_2_n_1,
      DOC => motion_score_reg_r8_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r8_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_448_511_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r8_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_512_575_0_2_n_0,
      DOB => motion_score_reg_r8_512_575_0_2_n_1,
      DOC => motion_score_reg_r8_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r8_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_512_575_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r8_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_576_639_0_2_n_0,
      DOB => motion_score_reg_r8_576_639_0_2_n_1,
      DOC => motion_score_reg_r8_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r8_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_576_639_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r8_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_640_703_0_2_n_0,
      DOB => motion_score_reg_r8_640_703_0_2_n_1,
      DOC => motion_score_reg_r8_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r8_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_640_703_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r8_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_64_127_0_2_n_0,
      DOB => motion_score_reg_r8_64_127_0_2_n_1,
      DOC => motion_score_reg_r8_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r8_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_64_127_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r8_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_704_767_0_2_n_0,
      DOB => motion_score_reg_r8_704_767_0_2_n_1,
      DOC => motion_score_reg_r8_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r8_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_704_767_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r8_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_768_831_0_2_n_0,
      DOB => motion_score_reg_r8_768_831_0_2_n_1,
      DOC => motion_score_reg_r8_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r8_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_768_831_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r8_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_832_895_0_2_n_0,
      DOB => motion_score_reg_r8_832_895_0_2_n_1,
      DOC => motion_score_reg_r8_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r8_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_832_895_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r8_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_896_959_0_2_n_0,
      DOB => motion_score_reg_r8_896_959_0_2_n_1,
      DOC => motion_score_reg_r8_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r8_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_896_959_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r8_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => idx_dr(5 downto 0),
      ADDRB(5 downto 0) => idx_dr(5 downto 0),
      ADDRC(5 downto 0) => idx_dr(5 downto 0),
      ADDRD(5) => \compare_addr_rs_reg[5]_rep_n_0\,
      ADDRD(4) => \compare_addr_rs_reg[4]_rep_n_0\,
      ADDRD(3) => \compare_addr_rs_reg[3]_rep_n_0\,
      ADDRD(2) => \compare_addr_rs_reg[2]_rep_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__4_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__3_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep_n_0\,
      DID => '0',
      DOA => motion_score_reg_r8_960_1023_0_2_n_0,
      DOB => motion_score_reg_r8_960_1023_0_2_n_1,
      DOC => motion_score_reg_r8_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r8_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r8_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__3_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__4_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep_n_0\,
      A3 => \compare_addr_rs_reg[3]_rep_n_0\,
      A4 => \compare_addr_rs_reg[4]_rep_n_0\,
      A5 => \compare_addr_rs_reg[5]_rep_n_0\,
      D => \motion_score_calc_comb_reg[3]_rep_n_0\,
      DPO => motion_score_reg_r8_960_1023_3_3_n_0,
      DPRA0 => idx_dr(0),
      DPRA1 => idx_dr(1),
      DPRA2 => idx_dr(2),
      DPRA3 => idx_dr(3),
      DPRA4 => idx_dr(4),
      DPRA5 => idx_dr(5),
      SPO => NLW_motion_score_reg_r8_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r9_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_0_63_0_2_n_0,
      DOB => motion_score_reg_r9_0_63_0_2_n_1,
      DOC => motion_score_reg_r9_0_63_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r9_0_63_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_0_63_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_0_63_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_0_63_0_2_i_1_n_0
    );
motion_score_reg_r9_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1024_1087_0_2_n_0,
      DOB => motion_score_reg_r9_1024_1087_0_2_n_1,
      DOC => motion_score_reg_r9_1024_1087_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r9_1024_1087_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1024_1087_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1024_1087_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1024_1087_0_2_i_1_n_0
    );
motion_score_reg_r9_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1088_1151_0_2_n_0,
      DOB => motion_score_reg_r9_1088_1151_0_2_n_1,
      DOC => motion_score_reg_r9_1088_1151_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r9_1088_1151_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1088_1151_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1088_1151_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1088_1151_0_2_i_1_n_0
    );
motion_score_reg_r9_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1152_1215_0_2_n_0,
      DOB => motion_score_reg_r9_1152_1215_0_2_n_1,
      DOC => motion_score_reg_r9_1152_1215_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r9_1152_1215_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1152_1215_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1152_1215_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1152_1215_0_2_i_1_n_0
    );
motion_score_reg_r9_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1216_1279_0_2_n_0,
      DOB => motion_score_reg_r9_1216_1279_0_2_n_1,
      DOC => motion_score_reg_r9_1216_1279_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r9_1216_1279_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1216_1279_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1216_1279_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1216_1279_0_2_i_1_n_0
    );
motion_score_reg_r9_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1280_1343_0_2_n_0,
      DOB => motion_score_reg_r9_1280_1343_0_2_n_1,
      DOC => motion_score_reg_r9_1280_1343_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r9_1280_1343_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1280_1343_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1280_1343_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1280_1343_0_2_i_1_n_0
    );
motion_score_reg_r9_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_128_191_0_2_n_0,
      DOB => motion_score_reg_r9_128_191_0_2_n_1,
      DOC => motion_score_reg_r9_128_191_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r9_128_191_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_128_191_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_128_191_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_128_191_0_2_i_1_n_0
    );
motion_score_reg_r9_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1344_1407_0_2_n_0,
      DOB => motion_score_reg_r9_1344_1407_0_2_n_1,
      DOC => motion_score_reg_r9_1344_1407_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r9_1344_1407_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1344_1407_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1344_1407_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1344_1407_0_2_i_1_n_0
    );
motion_score_reg_r9_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1408_1471_0_2_n_0,
      DOB => motion_score_reg_r9_1408_1471_0_2_n_1,
      DOC => motion_score_reg_r9_1408_1471_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r9_1408_1471_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1408_1471_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1408_1471_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1408_1471_0_2_i_1_n_0
    );
motion_score_reg_r9_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1472_1535_0_2_n_0,
      DOB => motion_score_reg_r9_1472_1535_0_2_n_1,
      DOC => motion_score_reg_r9_1472_1535_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r9_1472_1535_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1472_1535_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1472_1535_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1472_1535_0_2_i_1_n_0
    );
motion_score_reg_r9_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1536_1599_0_2_n_0,
      DOB => motion_score_reg_r9_1536_1599_0_2_n_1,
      DOC => motion_score_reg_r9_1536_1599_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r9_1536_1599_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1536_1599_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1536_1599_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1536_1599_0_2_i_1_n_0
    );
motion_score_reg_r9_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1600_1663_0_2_n_0,
      DOB => motion_score_reg_r9_1600_1663_0_2_n_1,
      DOC => motion_score_reg_r9_1600_1663_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r9_1600_1663_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1600_1663_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1600_1663_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1600_1663_0_2_i_1_n_0
    );
motion_score_reg_r9_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1664_1727_0_2_n_0,
      DOB => motion_score_reg_r9_1664_1727_0_2_n_1,
      DOC => motion_score_reg_r9_1664_1727_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r9_1664_1727_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1664_1727_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1664_1727_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1664_1727_0_2_i_1_n_0
    );
motion_score_reg_r9_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1728_1791_0_2_n_0,
      DOB => motion_score_reg_r9_1728_1791_0_2_n_1,
      DOC => motion_score_reg_r9_1728_1791_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r9_1728_1791_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1728_1791_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1728_1791_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1728_1791_0_2_i_1_n_0
    );
motion_score_reg_r9_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1792_1855_0_2_n_0,
      DOB => motion_score_reg_r9_1792_1855_0_2_n_1,
      DOC => motion_score_reg_r9_1792_1855_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r9_1792_1855_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1792_1855_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1792_1855_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1792_1855_0_2_i_1_n_0
    );
motion_score_reg_r9_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1856_1919_0_2_n_0,
      DOB => motion_score_reg_r9_1856_1919_0_2_n_1,
      DOC => motion_score_reg_r9_1856_1919_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r9_1856_1919_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1856_1919_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1856_1919_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1856_1919_0_2_i_1_n_0
    );
motion_score_reg_r9_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1920_1983_0_2_n_0,
      DOB => motion_score_reg_r9_1920_1983_0_2_n_1,
      DOC => motion_score_reg_r9_1920_1983_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r9_1920_1983_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1920_1983_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1920_1983_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1920_1983_0_2_i_1_n_0
    );
motion_score_reg_r9_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_192_255_0_2_n_0,
      DOB => motion_score_reg_r9_192_255_0_2_n_1,
      DOC => motion_score_reg_r9_192_255_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r9_192_255_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_192_255_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_192_255_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_192_255_0_2_i_1_n_0
    );
motion_score_reg_r9_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_1984_2047_0_2_n_0,
      DOB => motion_score_reg_r9_1984_2047_0_2_n_1,
      DOC => motion_score_reg_r9_1984_2047_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r9_1984_2047_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_1984_2047_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_1984_2047_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_1984_2047_0_2_i_1_n_0
    );
motion_score_reg_r9_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_256_319_0_2_n_0,
      DOB => motion_score_reg_r9_256_319_0_2_n_1,
      DOC => motion_score_reg_r9_256_319_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r9_256_319_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_256_319_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_256_319_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_256_319_0_2_i_1_n_0
    );
motion_score_reg_r9_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_320_383_0_2_n_0,
      DOB => motion_score_reg_r9_320_383_0_2_n_1,
      DOC => motion_score_reg_r9_320_383_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r9_320_383_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_320_383_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_320_383_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_320_383_0_2_i_1_n_0
    );
motion_score_reg_r9_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_384_447_0_2_n_0,
      DOB => motion_score_reg_r9_384_447_0_2_n_1,
      DOC => motion_score_reg_r9_384_447_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r9_384_447_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_384_447_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_384_447_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_384_447_0_2_i_1_n_0
    );
motion_score_reg_r9_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_448_511_0_2_n_0,
      DOB => motion_score_reg_r9_448_511_0_2_n_1,
      DOC => motion_score_reg_r9_448_511_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r9_448_511_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_448_511_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_448_511_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_448_511_0_2_i_1_n_0
    );
motion_score_reg_r9_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_512_575_0_2_n_0,
      DOB => motion_score_reg_r9_512_575_0_2_n_1,
      DOC => motion_score_reg_r9_512_575_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r9_512_575_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_512_575_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_512_575_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_512_575_0_2_i_1_n_0
    );
motion_score_reg_r9_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_576_639_0_2_n_0,
      DOB => motion_score_reg_r9_576_639_0_2_n_1,
      DOC => motion_score_reg_r9_576_639_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r9_576_639_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_576_639_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_576_639_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_576_639_0_2_i_1_n_0
    );
motion_score_reg_r9_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_640_703_0_2_n_0,
      DOB => motion_score_reg_r9_640_703_0_2_n_1,
      DOC => motion_score_reg_r9_640_703_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r9_640_703_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_640_703_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_640_703_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_640_703_0_2_i_1_n_0
    );
motion_score_reg_r9_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_64_127_0_2_n_0,
      DOB => motion_score_reg_r9_64_127_0_2_n_1,
      DOC => motion_score_reg_r9_64_127_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r9_64_127_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_64_127_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_64_127_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_64_127_0_2_i_1_n_0
    );
motion_score_reg_r9_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_704_767_0_2_n_0,
      DOB => motion_score_reg_r9_704_767_0_2_n_1,
      DOC => motion_score_reg_r9_704_767_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r9_704_767_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_704_767_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_704_767_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_704_767_0_2_i_1_n_0
    );
motion_score_reg_r9_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_768_831_0_2_n_0,
      DOB => motion_score_reg_r9_768_831_0_2_n_1,
      DOC => motion_score_reg_r9_768_831_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r9_768_831_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_768_831_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_768_831_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_768_831_0_2_i_1_n_0
    );
motion_score_reg_r9_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_832_895_0_2_n_0,
      DOB => motion_score_reg_r9_832_895_0_2_n_1,
      DOC => motion_score_reg_r9_832_895_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r9_832_895_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_832_895_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_832_895_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_832_895_0_2_i_1_n_0
    );
motion_score_reg_r9_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_896_959_0_2_n_0,
      DOB => motion_score_reg_r9_896_959_0_2_n_1,
      DOC => motion_score_reg_r9_896_959_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r9_896_959_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_896_959_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_896_959_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_896_959_0_2_i_1_n_0
    );
motion_score_reg_r9_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRB(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRC(5 downto 0) => compare_addr_r2(5 downto 0),
      ADDRD(5 downto 3) => compare_addr_rs(5 downto 3),
      ADDRD(2) => \compare_addr_rs_reg[2]_rep__0_n_0\,
      ADDRD(1) => \compare_addr_rs_reg[1]_rep__5_n_0\,
      ADDRD(0) => \compare_addr_rs_reg[0]_rep__4_n_0\,
      DIA => \motion_score_calc_comb_reg[0]_rep__0_n_0\,
      DIB => \motion_score_calc_comb_reg[1]_rep__0_n_0\,
      DIC => \motion_score_calc_comb_reg[2]_rep__0_n_0\,
      DID => '0',
      DOA => motion_score_reg_r9_960_1023_0_2_n_0,
      DOB => motion_score_reg_r9_960_1023_0_2_n_1,
      DOC => motion_score_reg_r9_960_1023_0_2_n_2,
      DOD => NLW_motion_score_reg_r9_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
motion_score_reg_r9_960_1023_3_3: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \compare_addr_rs_reg[0]_rep__4_n_0\,
      A1 => \compare_addr_rs_reg[1]_rep__5_n_0\,
      A2 => \compare_addr_rs_reg[2]_rep__0_n_0\,
      A3 => compare_addr_rs(3),
      A4 => compare_addr_rs(4),
      A5 => compare_addr_rs(5),
      D => \motion_score_calc_comb_reg[3]_rep__0_n_0\,
      DPO => motion_score_reg_r9_960_1023_3_3_n_0,
      DPRA0 => compare_addr_r2(0),
      DPRA1 => compare_addr_r2(1),
      DPRA2 => compare_addr_r2(2),
      DPRA3 => compare_addr_r2(3),
      DPRA4 => compare_addr_r2(4),
      DPRA5 => compare_addr_r2(5),
      SPO => NLW_motion_score_reg_r9_960_1023_3_3_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => motion_score_reg_r1_960_1023_0_2_i_1_n_0
    );
\motion_score_sum[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => motion_score_sum_reg(0),
      O => \p_0_in__0\(0)
    );
\motion_score_sum[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => motion_score_out(1),
      I1 => motion_score_out(3),
      I2 => motion_score_out(2),
      O => \motion_score_sum[10]_i_1_n_0\
    );
\motion_score_sum[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => motion_score_sum_reg(10),
      I1 => motion_score_sum_reg(8),
      I2 => motion_score_sum_reg(6),
      I3 => \motion_score_sum[10]_i_3_n_0\,
      I4 => motion_score_sum_reg(7),
      I5 => motion_score_sum_reg(9),
      O => \p_0_in__0\(10)
    );
\motion_score_sum[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => motion_score_sum_reg(5),
      I1 => motion_score_sum_reg(4),
      I2 => motion_score_sum_reg(2),
      I3 => motion_score_sum_reg(0),
      I4 => motion_score_sum_reg(1),
      I5 => motion_score_sum_reg(3),
      O => \motion_score_sum[10]_i_3_n_0\
    );
\motion_score_sum[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => motion_score_sum_reg(0),
      I1 => motion_score_sum_reg(1),
      O => \p_0_in__0\(1)
    );
\motion_score_sum[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => motion_score_sum_reg(0),
      I1 => motion_score_sum_reg(1),
      I2 => motion_score_sum_reg(2),
      O => \p_0_in__0\(2)
    );
\motion_score_sum[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => motion_score_sum_reg(3),
      I1 => motion_score_sum_reg(1),
      I2 => motion_score_sum_reg(0),
      I3 => motion_score_sum_reg(2),
      O => \p_0_in__0\(3)
    );
\motion_score_sum[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => motion_score_sum_reg(4),
      I1 => motion_score_sum_reg(2),
      I2 => motion_score_sum_reg(0),
      I3 => motion_score_sum_reg(1),
      I4 => motion_score_sum_reg(3),
      O => \p_0_in__0\(4)
    );
\motion_score_sum[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => motion_score_sum_reg(3),
      I1 => motion_score_sum_reg(1),
      I2 => motion_score_sum_reg(0),
      I3 => motion_score_sum_reg(2),
      I4 => motion_score_sum_reg(4),
      I5 => motion_score_sum_reg(5),
      O => \p_0_in__0\(5)
    );
\motion_score_sum[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => motion_score_sum_reg(6),
      I1 => \motion_score_sum[10]_i_3_n_0\,
      O => \p_0_in__0\(6)
    );
\motion_score_sum[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => motion_score_sum_reg(7),
      I1 => \motion_score_sum[10]_i_3_n_0\,
      I2 => motion_score_sum_reg(6),
      O => \p_0_in__0\(7)
    );
\motion_score_sum[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => motion_score_sum_reg(8),
      I1 => motion_score_sum_reg(6),
      I2 => \motion_score_sum[10]_i_3_n_0\,
      I3 => motion_score_sum_reg(7),
      O => \p_0_in__0\(8)
    );
\motion_score_sum[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => motion_score_sum_reg(9),
      I1 => motion_score_sum_reg(7),
      I2 => \motion_score_sum[10]_i_3_n_0\,
      I3 => motion_score_sum_reg(6),
      I4 => motion_score_sum_reg(8),
      O => \p_0_in__0\(9)
    );
\motion_score_sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => motion_score_sum_reg(0),
      R => \^sr\(0)
    );
\motion_score_sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => motion_score_sum_reg(10),
      R => \^sr\(0)
    );
\motion_score_sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => motion_score_sum_reg(1),
      R => \^sr\(0)
    );
\motion_score_sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => motion_score_sum_reg(2),
      R => \^sr\(0)
    );
\motion_score_sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => motion_score_sum_reg(3),
      R => \^sr\(0)
    );
\motion_score_sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => motion_score_sum_reg(4),
      R => \^sr\(0)
    );
\motion_score_sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => motion_score_sum_reg(5),
      R => \^sr\(0)
    );
\motion_score_sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => motion_score_sum_reg(6),
      R => \^sr\(0)
    );
\motion_score_sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => motion_score_sum_reg(7),
      R => \^sr\(0)
    );
\motion_score_sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => motion_score_sum_reg(8),
      R => \^sr\(0)
    );
\motion_score_sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \motion_score_sum[10]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => motion_score_sum_reg(9),
      R => \^sr\(0)
    );
\out_motion_max_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_x_reg[5]_0\(0),
      Q => out_motion_max_x(0),
      R => '0'
    );
\out_motion_max_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_x_reg[5]_0\(1),
      Q => out_motion_max_x(1),
      R => '0'
    );
\out_motion_max_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_x_reg[5]_0\(2),
      Q => out_motion_max_x(2),
      R => '0'
    );
\out_motion_max_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_x_reg[5]_0\(3),
      Q => out_motion_max_x(3),
      R => '0'
    );
\out_motion_max_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_x_reg[5]_0\(4),
      Q => out_motion_max_x(4),
      R => '0'
    );
\out_motion_max_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_x_reg[5]_0\(5),
      Q => out_motion_max_x(5),
      R => '0'
    );
\out_motion_max_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_y_reg[5]_0\(0),
      Q => out_motion_max_y(0),
      R => '0'
    );
\out_motion_max_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_y_reg[5]_0\(1),
      Q => out_motion_max_y(1),
      R => '0'
    );
\out_motion_max_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_y_reg[5]_0\(2),
      Q => out_motion_max_y(2),
      R => '0'
    );
\out_motion_max_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_y_reg[5]_0\(3),
      Q => out_motion_max_y(3),
      R => '0'
    );
\out_motion_max_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_y_reg[5]_0\(4),
      Q => out_motion_max_y(4),
      R => '0'
    );
\out_motion_max_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_max_y_reg[5]_0\(5),
      Q => out_motion_max_y(5),
      R => '0'
    );
\out_motion_min_x[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => s_axis_tuser,
      O => \out_motion_min_x[6]_i_1_n_0\
    );
\out_motion_min_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_x_reg[5]_0\(0),
      Q => out_motion_min_x(0),
      R => '0'
    );
\out_motion_min_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_x_reg[5]_0\(1),
      Q => out_motion_min_x(1),
      R => '0'
    );
\out_motion_min_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_x_reg[5]_0\(2),
      Q => out_motion_min_x(2),
      R => '0'
    );
\out_motion_min_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_x_reg[5]_0\(3),
      Q => out_motion_min_x(3),
      R => '0'
    );
\out_motion_min_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_x_reg[5]_0\(4),
      Q => out_motion_min_x(4),
      R => '0'
    );
\out_motion_min_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_x_reg[5]_0\(5),
      Q => out_motion_min_x(5),
      R => '0'
    );
\out_motion_min_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \motion_min_x_reg_n_0_[6]\,
      Q => out_motion_min_x(6),
      R => '0'
    );
\out_motion_min_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_y_reg[5]_0\(0),
      Q => out_motion_min_y(0),
      R => '0'
    );
\out_motion_min_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_y_reg[5]_0\(1),
      Q => out_motion_min_y(1),
      R => '0'
    );
\out_motion_min_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_y_reg[5]_0\(2),
      Q => out_motion_min_y(2),
      R => '0'
    );
\out_motion_min_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_y_reg[5]_0\(3),
      Q => out_motion_min_y(3),
      R => '0'
    );
\out_motion_min_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_y_reg[5]_0\(4),
      Q => out_motion_min_y(4),
      R => '0'
    );
\out_motion_min_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \^motion_min_y_reg[5]_0\(5),
      Q => out_motion_min_y(5),
      R => '0'
    );
\out_motion_min_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out_motion_min_x[6]_i_1_n_0\,
      D => \motion_min_y_reg_n_0_[6]\,
      Q => out_motion_min_y(6),
      R => '0'
    );
\row[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row(0),
      O => row_1(0)
    );
\row[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[11]_i_3_n_6\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(10)
    );
\row[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \col[11]_i_3_n_0\,
      I1 => \col[11]_i_4_n_0\,
      I2 => col(2),
      I3 => col(0),
      I4 => col(1),
      I5 => aresetn,
      O => \row[11]_i_1_n_0\
    );
\row[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[11]_i_3_n_5\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(11)
    );
\row[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => row(0),
      I1 => row(5),
      I2 => \idx_u1_carry__0_i_5_n_0\,
      I3 => \idx_u1_carry__0_i_6_n_0\,
      I4 => row(10),
      I5 => row(8),
      O => \row[11]_i_4_n_0\
    );
\row[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[4]_i_2_n_7\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(1)
    );
\row[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[4]_i_2_n_6\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(2)
    );
\row[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[4]_i_2_n_5\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(3)
    );
\row[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[4]_i_2_n_4\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(4)
    );
\row[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[8]_i_2_n_7\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(5)
    );
\row[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[8]_i_2_n_6\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(6)
    );
\row[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[8]_i_2_n_5\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(7)
    );
\row[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[8]_i_2_n_4\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(8)
    );
\row[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_reg[11]_i_3_n_7\,
      I1 => \row[11]_i_4_n_0\,
      O => row_1(9)
    );
\row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(0),
      Q => row(0),
      R => \col[11]_i_1_n_0\
    );
\row_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(10),
      Q => row(10),
      R => \col[11]_i_1_n_0\
    );
\row_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(11),
      Q => row(11),
      R => \col[11]_i_1_n_0\
    );
\row_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_row_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \row_reg[11]_i_3_n_2\,
      CO(0) => \row_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_row_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2) => \row_reg[11]_i_3_n_5\,
      O(1) => \row_reg[11]_i_3_n_6\,
      O(0) => \row_reg[11]_i_3_n_7\,
      S(3) => '0',
      S(2 downto 0) => row(11 downto 9)
    );
\row_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(1),
      Q => row(1),
      R => \col[11]_i_1_n_0\
    );
\row_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(2),
      Q => row(2),
      R => \col[11]_i_1_n_0\
    );
\row_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(3),
      Q => row(3),
      R => \col[11]_i_1_n_0\
    );
\row_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(4),
      Q => row(4),
      R => \col[11]_i_1_n_0\
    );
\row_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_reg[4]_i_2_n_0\,
      CO(2) => \row_reg[4]_i_2_n_1\,
      CO(1) => \row_reg[4]_i_2_n_2\,
      CO(0) => \row_reg[4]_i_2_n_3\,
      CYINIT => row(0),
      DI(3 downto 0) => B"0000",
      O(3) => \row_reg[4]_i_2_n_4\,
      O(2) => \row_reg[4]_i_2_n_5\,
      O(1) => \row_reg[4]_i_2_n_6\,
      O(0) => \row_reg[4]_i_2_n_7\,
      S(3 downto 0) => row(4 downto 1)
    );
\row_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(5),
      Q => row(5),
      R => \col[11]_i_1_n_0\
    );
\row_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(6),
      Q => row(6),
      R => \col[11]_i_1_n_0\
    );
\row_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(7),
      Q => row(7),
      R => \col[11]_i_1_n_0\
    );
\row_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(8),
      Q => row(8),
      R => \col[11]_i_1_n_0\
    );
\row_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_reg[4]_i_2_n_0\,
      CO(3) => \row_reg[8]_i_2_n_0\,
      CO(2) => \row_reg[8]_i_2_n_1\,
      CO(1) => \row_reg[8]_i_2_n_2\,
      CO(0) => \row_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_reg[8]_i_2_n_4\,
      O(2) => \row_reg[8]_i_2_n_5\,
      O(1) => \row_reg[8]_i_2_n_6\,
      O(0) => \row_reg[8]_i_2_n_7\,
      S(3 downto 0) => row(8 downto 5)
    );
\row_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \row[11]_i_1_n_0\,
      D => row_1(9),
      Q => row(9),
      R => \col[11]_i_1_n_0\
    );
\th_high_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => median_r(7),
      I1 => median_r(6),
      O => \th_high_r[0]_i_1_n_0\
    );
\th_high_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => median_r(6),
      I1 => median_r(7),
      O => \th_high_r[2]_i_1_n_0\
    );
\th_high_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => \th_high_r[0]_i_1_n_0\,
      Q => th_high_r(0),
      R => '0'
    );
\th_high_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => th_high(1),
      Q => th_high_r(1),
      R => '0'
    );
\th_high_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => \th_high_r[2]_i_1_n_0\,
      Q => th_high_r(2),
      R => '0'
    );
\th_high_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => th_high(1),
      Q => th_high_r(3),
      R => \th_mid_r[2]_i_1_n_0\
    );
\th_high_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => median_r(7),
      Q => th_high_r(4),
      R => \th_mid_r[2]_i_1_n_0\
    );
\th_low_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => median_r(6),
      I1 => median_r(7),
      O => th_low(0)
    );
\th_low_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => median_r(7),
      I1 => median_r(6),
      O => \th_low_r[3]_i_1_n_0\
    );
\th_low_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => th_low(0),
      Q => th_low_r(0),
      R => '0'
    );
\th_low_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => \th_mid_r[2]_i_2_n_0\,
      Q => th_low_r(1),
      R => '0'
    );
\th_low_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => th_mid(3),
      Q => th_low_r(2),
      R => \th_mid_r[2]_i_1_n_0\
    );
\th_low_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => \th_low_r[3]_i_1_n_0\,
      Q => th_low_r(3),
      R => \th_mid_r[2]_i_1_n_0\
    );
\th_mid_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => median_r(6),
      I1 => median_r(7),
      I2 => compare_en_r2,
      I3 => aresetn,
      O => \th_mid_r[2]_i_1_n_0\
    );
\th_mid_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => median_r(6),
      I1 => median_r(7),
      O => \th_mid_r[2]_i_2_n_0\
    );
\th_mid_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => median_r(6),
      I1 => median_r(7),
      O => th_mid(3)
    );
\th_mid_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => median_r(6),
      I1 => median_r(7),
      O => \th_mid_r[4]_i_1_n_0\
    );
\th_mid_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => \th_mid_r[2]_i_2_n_0\,
      Q => th_mid_r(2),
      R => \th_mid_r[2]_i_1_n_0\
    );
\th_mid_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => th_mid(3),
      Q => th_mid_r(3),
      R => '0'
    );
\th_mid_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => diff_prev_reg_i_1_n_0,
      D => \th_mid_r[4]_i_1_n_0\,
      Q => th_mid_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_masking is
  port (
    p_0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    check_x : out STD_LOGIC_VECTOR ( 3 downto 0 );
    buffer1_en : out STD_LOGIC;
    buffer2_en_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    buffer2_en_reg_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cell_idx_h_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    motion_min_x0_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    motion_min_y0_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    motion_max_x0_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    motion_max_y0_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    motion_score_erosion_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_masking;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_masking is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal Cb_l : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Cb_r : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Cb_read : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Cb_val : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Cb_val1 : STD_LOGIC_VECTOR ( 17 downto 8 );
  signal \Cb_val1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_n_1\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_n_2\ : STD_LOGIC;
  signal \Cb_val1__0_carry__0_n_3\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_n_1\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_n_2\ : STD_LOGIC;
  signal \Cb_val1__0_carry__1_n_3\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_n_1\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_n_2\ : STD_LOGIC;
  signal \Cb_val1__0_carry__2_n_3\ : STD_LOGIC;
  signal \Cb_val1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_n_0\ : STD_LOGIC;
  signal \Cb_val1__0_carry_n_1\ : STD_LOGIC;
  signal \Cb_val1__0_carry_n_2\ : STD_LOGIC;
  signal \Cb_val1__0_carry_n_3\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_1\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_2\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_3\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_4\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_5\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_6\ : STD_LOGIC;
  signal \Cb_val2__19_carry__0_n_7\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_n_2\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_n_3\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_n_5\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_n_6\ : STD_LOGIC;
  signal \Cb_val2__19_carry__1_n_7\ : STD_LOGIC;
  signal \Cb_val2__19_carry_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_0\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_1\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_2\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_3\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_4\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_5\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_6\ : STD_LOGIC;
  signal \Cb_val2__19_carry_n_7\ : STD_LOGIC;
  signal \Cb_val2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_0\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_1\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_2\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_3\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_4\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_5\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_6\ : STD_LOGIC;
  signal \Cb_val2_carry__0_n_7\ : STD_LOGIC;
  signal \Cb_val2_carry__1_n_2\ : STD_LOGIC;
  signal \Cb_val2_carry__1_n_7\ : STD_LOGIC;
  signal Cb_val2_carry_i_1_n_0 : STD_LOGIC;
  signal Cb_val2_carry_i_2_n_0 : STD_LOGIC;
  signal Cb_val2_carry_i_3_n_0 : STD_LOGIC;
  signal Cb_val2_carry_n_0 : STD_LOGIC;
  signal Cb_val2_carry_n_1 : STD_LOGIC;
  signal Cb_val2_carry_n_2 : STD_LOGIC;
  signal Cb_val2_carry_n_3 : STD_LOGIC;
  signal Cb_val2_carry_n_4 : STD_LOGIC;
  signal Cb_val2_carry_n_5 : STD_LOGIC;
  signal Cb_val2_carry_n_6 : STD_LOGIC;
  signal Cb_val2_carry_n_7 : STD_LOGIC;
  signal Cb_val3 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \Cb_val3__27_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_1\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_2\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_3\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_4\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_5\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_6\ : STD_LOGIC;
  signal \Cb_val3__27_carry__0_n_7\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_n_1\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_n_2\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_n_3\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_n_4\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_n_5\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_n_6\ : STD_LOGIC;
  signal \Cb_val3__27_carry__1_n_7\ : STD_LOGIC;
  signal \Cb_val3__27_carry_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_0\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_1\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_2\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_3\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_4\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_5\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_6\ : STD_LOGIC;
  signal \Cb_val3__27_carry_n_7\ : STD_LOGIC;
  signal \Cb_val3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cb_val3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_0\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_1\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_2\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_3\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_4\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_5\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_6\ : STD_LOGIC;
  signal \Cb_val3_carry__0_n_7\ : STD_LOGIC;
  signal \Cb_val3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Cb_val3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Cb_val3_carry__1_n_1\ : STD_LOGIC;
  signal \Cb_val3_carry__1_n_3\ : STD_LOGIC;
  signal \Cb_val3_carry__1_n_6\ : STD_LOGIC;
  signal \Cb_val3_carry__1_n_7\ : STD_LOGIC;
  signal Cb_val3_carry_i_1_n_0 : STD_LOGIC;
  signal Cb_val3_carry_i_2_n_0 : STD_LOGIC;
  signal Cb_val3_carry_i_3_n_0 : STD_LOGIC;
  signal Cb_val3_carry_n_0 : STD_LOGIC;
  signal Cb_val3_carry_n_1 : STD_LOGIC;
  signal Cb_val3_carry_n_2 : STD_LOGIC;
  signal Cb_val3_carry_n_3 : STD_LOGIC;
  signal Cb_val3_carry_n_4 : STD_LOGIC;
  signal Cb_val3_carry_n_5 : STD_LOGIC;
  signal Cb_val3_carry_n_6 : STD_LOGIC;
  signal Cb_val3_carry_n_7 : STD_LOGIC;
  signal Cr_l : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Cr_r : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Cr_read : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Cr_val : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Cr_val1 : STD_LOGIC_VECTOR ( 17 downto 8 );
  signal \Cr_val1__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_14_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_14_n_7\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_4\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_6\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_i_9_n_7\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry__0_n_3\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_i_9_n_7\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry__1_n_3\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry__2_n_3\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_10_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_11_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_12_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_13_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_14_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_15_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_3\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_4\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_5\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_6\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_16_n_7\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_17_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_18_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_19_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_3\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_4\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_5\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_6\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_8_n_7\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_3\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_4\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_5\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_6\ : STD_LOGIC;
  signal \Cr_val1__0_carry_i_9_n_7\ : STD_LOGIC;
  signal \Cr_val1__0_carry_n_0\ : STD_LOGIC;
  signal \Cr_val1__0_carry_n_1\ : STD_LOGIC;
  signal \Cr_val1__0_carry_n_2\ : STD_LOGIC;
  signal \Cr_val1__0_carry_n_3\ : STD_LOGIC;
  signal Cr_val3 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \Cr_val3__19_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_1\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_2\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_3\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_4\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_5\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_6\ : STD_LOGIC;
  signal \Cr_val3__19_carry__0_n_7\ : STD_LOGIC;
  signal \Cr_val3__19_carry__1_n_2\ : STD_LOGIC;
  signal \Cr_val3__19_carry__1_n_7\ : STD_LOGIC;
  signal \Cr_val3__19_carry_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry_n_0\ : STD_LOGIC;
  signal \Cr_val3__19_carry_n_1\ : STD_LOGIC;
  signal \Cr_val3__19_carry_n_2\ : STD_LOGIC;
  signal \Cr_val3__19_carry_n_3\ : STD_LOGIC;
  signal \Cr_val3__19_carry_n_4\ : STD_LOGIC;
  signal \Cr_val3__19_carry_n_5\ : STD_LOGIC;
  signal \Cr_val3__19_carry_n_6\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_1\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_2\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_3\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_4\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_5\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_6\ : STD_LOGIC;
  signal \Cr_val3__39_carry__0_n_7\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_n_1\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_n_2\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_n_3\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_n_4\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_n_5\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_n_6\ : STD_LOGIC;
  signal \Cr_val3__39_carry__1_n_7\ : STD_LOGIC;
  signal \Cr_val3__39_carry_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry_n_0\ : STD_LOGIC;
  signal \Cr_val3__39_carry_n_1\ : STD_LOGIC;
  signal \Cr_val3__39_carry_n_2\ : STD_LOGIC;
  signal \Cr_val3__39_carry_n_3\ : STD_LOGIC;
  signal \Cr_val3__39_carry_n_4\ : STD_LOGIC;
  signal \Cr_val3__39_carry_n_5\ : STD_LOGIC;
  signal \Cr_val3__39_carry_n_6\ : STD_LOGIC;
  signal \Cr_val3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Cr_val3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_0\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_1\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_2\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_3\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_4\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_5\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_6\ : STD_LOGIC;
  signal \Cr_val3_carry__0_n_7\ : STD_LOGIC;
  signal \Cr_val3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Cr_val3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Cr_val3_carry__1_n_1\ : STD_LOGIC;
  signal \Cr_val3_carry__1_n_3\ : STD_LOGIC;
  signal \Cr_val3_carry__1_n_6\ : STD_LOGIC;
  signal \Cr_val3_carry__1_n_7\ : STD_LOGIC;
  signal Cr_val3_carry_i_1_n_0 : STD_LOGIC;
  signal Cr_val3_carry_i_2_n_0 : STD_LOGIC;
  signal Cr_val3_carry_i_3_n_0 : STD_LOGIC;
  signal Cr_val3_carry_n_0 : STD_LOGIC;
  signal Cr_val3_carry_n_1 : STD_LOGIC;
  signal Cr_val3_carry_n_2 : STD_LOGIC;
  signal Cr_val3_carry_n_3 : STD_LOGIC;
  signal Cr_val3_carry_n_4 : STD_LOGIC;
  signal Cr_val3_carry_n_5 : STD_LOGIC;
  signal Cr_val3_carry_n_6 : STD_LOGIC;
  signal Cr_val3_carry_n_7 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal G_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Y_l_reg_n_0_[0]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[1]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[2]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[3]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[4]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[5]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[6]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[7]\ : STD_LOGIC;
  signal \Y_l_reg_n_0_[8]\ : STD_LOGIC;
  signal Y_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Y_read : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Y_read0 : STD_LOGIC;
  signal Y_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Y_val1 : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal Y_val2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \Y_val2__18_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_n_1\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_n_2\ : STD_LOGIC;
  signal \Y_val2__18_carry__0_n_3\ : STD_LOGIC;
  signal \Y_val2__18_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry__1_n_3\ : STD_LOGIC;
  signal \Y_val2__18_carry_i_1_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_i_2_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_i_3_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_i_4_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_i_5_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_i_6_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_i_7_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_n_0\ : STD_LOGIC;
  signal \Y_val2__18_carry_n_1\ : STD_LOGIC;
  signal \Y_val2__18_carry_n_2\ : STD_LOGIC;
  signal \Y_val2__18_carry_n_3\ : STD_LOGIC;
  signal \Y_val2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Y_val2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Y_val2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_0\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_1\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_2\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_3\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_4\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_5\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_6\ : STD_LOGIC;
  signal \Y_val2_carry__0_n_7\ : STD_LOGIC;
  signal \Y_val2_carry__1_n_2\ : STD_LOGIC;
  signal \Y_val2_carry__1_n_7\ : STD_LOGIC;
  signal Y_val2_carry_i_1_n_0 : STD_LOGIC;
  signal Y_val2_carry_i_2_n_0 : STD_LOGIC;
  signal Y_val2_carry_i_3_n_0 : STD_LOGIC;
  signal Y_val2_carry_n_0 : STD_LOGIC;
  signal Y_val2_carry_n_1 : STD_LOGIC;
  signal Y_val2_carry_n_2 : STD_LOGIC;
  signal Y_val2_carry_n_3 : STD_LOGIC;
  signal Y_val2_carry_n_4 : STD_LOGIC;
  signal Y_val2_carry_n_5 : STD_LOGIC;
  signal Y_val3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \Y_val3__25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_1\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_2\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_3\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_4\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_5\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_6\ : STD_LOGIC;
  signal \Y_val3__25_carry__0_n_7\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_1\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_2\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_3\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_4\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_5\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_6\ : STD_LOGIC;
  signal \Y_val3__25_carry__1_n_7\ : STD_LOGIC;
  signal \Y_val3__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_0\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_1\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_2\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_3\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_4\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_5\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_6\ : STD_LOGIC;
  signal \Y_val3__25_carry_n_7\ : STD_LOGIC;
  signal \Y_val3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Y_val3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Y_val3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_0\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_1\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_2\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_3\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_4\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_5\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_6\ : STD_LOGIC;
  signal \Y_val3_carry__0_n_7\ : STD_LOGIC;
  signal \Y_val3_carry__1_n_2\ : STD_LOGIC;
  signal \Y_val3_carry__1_n_7\ : STD_LOGIC;
  signal Y_val3_carry_i_1_n_0 : STD_LOGIC;
  signal Y_val3_carry_i_2_n_0 : STD_LOGIC;
  signal Y_val3_carry_i_3_n_0 : STD_LOGIC;
  signal Y_val3_carry_n_0 : STD_LOGIC;
  signal Y_val3_carry_n_1 : STD_LOGIC;
  signal Y_val3_carry_n_2 : STD_LOGIC;
  signal Y_val3_carry_n_3 : STD_LOGIC;
  signal Y_val3_carry_n_4 : STD_LOGIC;
  signal Y_val3_carry_n_5 : STD_LOGIC;
  signal Y_val3_carry_n_6 : STD_LOGIC;
  signal Y_val3_carry_n_7 : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__0_n_0\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__0_n_1\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__0_n_2\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__0_n_3\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__1_n_0\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__1_n_1\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__1_n_2\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry__1_n_3\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry_n_0\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry_n_1\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry_n_2\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i___21_carry_n_3\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \Y_val3_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \Y_val[0]_i_10_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_13_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_14_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_15_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_16_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_17_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_18_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_19_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_20_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_3_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_4_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_5_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_6_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_7_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_8_n_0\ : STD_LOGIC;
  signal \Y_val[0]_i_9_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_10_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_2_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_3_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_4_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_5_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_7_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_8_n_0\ : STD_LOGIC;
  signal \Y_val[4]_i_9_n_0\ : STD_LOGIC;
  signal \Y_val[8]_i_2_n_0\ : STD_LOGIC;
  signal \Y_val[8]_i_3_n_0\ : STD_LOGIC;
  signal \Y_val[8]_i_4_n_0\ : STD_LOGIC;
  signal \Y_val[8]_i_7_n_0\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Y_val_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_6_n_1\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_6_n_2\ : STD_LOGIC;
  signal \Y_val_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \Y_val_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Y_val_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Y_val_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \Y_val_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \Y_val_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \Y_val_reg[8]_i_6_n_3\ : STD_LOGIC;
  signal \^buffer1_en\ : STD_LOGIC;
  signal buffer1_en_i_1_n_0 : STD_LOGIC;
  signal buffer2_en : STD_LOGIC;
  signal buffer2_en_i_1_n_0 : STD_LOGIC;
  signal buffer3_en : STD_LOGIC;
  signal buffer3_en_i_1_n_0 : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_n_1\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_n_2\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_n_3\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_n_4\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_n_5\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_n_6\ : STD_LOGIC;
  signal \buffer_data0__0_carry__0_n_7\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_10_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_11_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_12_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_13_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_14_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_i_9_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_0\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_1\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_2\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_3\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_4\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_5\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_6\ : STD_LOGIC;
  signal \buffer_data0__0_carry_n_7\ : STD_LOGIC;
  signal buffer_data20_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buffer_data4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buffer_data5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buffer_toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \buffer_toggle[0]_i_1_n_0\ : STD_LOGIC;
  signal \buffer_toggle[1]_i_1_n_0\ : STD_LOGIC;
  signal \buffer_toggle_c[0]_i_1_n_0\ : STD_LOGIC;
  signal \buffer_toggle_c[1]_i_1_n_0\ : STD_LOGIC;
  signal \buffer_toggle_c_reg_n_0_[0]\ : STD_LOGIC;
  signal \buffer_toggle_c_reg_n_0_[1]\ : STD_LOGIC;
  signal buffer_toggle_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal buffer_toggle_l : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cell_col : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cell_idx : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cell_idx0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_1\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_2\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_3\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_4\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_5\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_6\ : STD_LOGIC;
  signal \cell_idx0_carry__0_n_7\ : STD_LOGIC;
  signal \cell_idx0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cell_idx0_carry__1_n_3\ : STD_LOGIC;
  signal \cell_idx0_carry__1_n_6\ : STD_LOGIC;
  signal \cell_idx0_carry__1_n_7\ : STD_LOGIC;
  signal cell_idx0_carry_i_1_n_0 : STD_LOGIC;
  signal cell_idx0_carry_i_2_n_0 : STD_LOGIC;
  signal cell_idx0_carry_i_3_n_0 : STD_LOGIC;
  signal cell_idx0_carry_i_4_n_0 : STD_LOGIC;
  signal cell_idx0_carry_i_5_n_0 : STD_LOGIC;
  signal cell_idx0_carry_i_6_n_0 : STD_LOGIC;
  signal cell_idx0_carry_i_7_n_0 : STD_LOGIC;
  signal cell_idx0_carry_n_0 : STD_LOGIC;
  signal cell_idx0_carry_n_1 : STD_LOGIC;
  signal cell_idx0_carry_n_2 : STD_LOGIC;
  signal cell_idx0_carry_n_3 : STD_LOGIC;
  signal cell_idx0_carry_n_4 : STD_LOGIC;
  signal cell_idx0_carry_n_5 : STD_LOGIC;
  signal cell_idx0_carry_n_6 : STD_LOGIC;
  signal cell_idx0_carry_n_7 : STD_LOGIC;
  signal cell_idx2 : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal \cell_idx_g[10]_i_2_n_0\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[0]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[10]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[1]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[2]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[3]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[4]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[5]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[6]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[7]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[8]\ : STD_LOGIC;
  signal \cell_idx_g_reg_n_0_[9]\ : STD_LOGIC;
  signal \cell_idx_h[10]_i_1_n_0\ : STD_LOGIC;
  signal cell_idx_r1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cell_idx_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \cell_idx_r_reg_n_0_[9]\ : STD_LOGIC;
  signal cell_idx_s : STD_LOGIC_VECTOR ( 11 to 11 );
  signal cell_idx_s_1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal check_addr0 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \^check_x\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i___21_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___21_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___21_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___21_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___21_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___21_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___21_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___21_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i___21_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i___21_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___21_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___21_carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal last_pixel_reg : STD_LOGIC;
  signal last_pixel_reg_i_1_n_0 : STD_LOGIC;
  signal last_pixel_reg_i_2_n_0 : STD_LOGIC;
  signal last_pixel_reg_i_3_n_0 : STD_LOGIC;
  signal last_pixel_reg_i_4_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_10_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_10_n_1 : STD_LOGIC;
  signal motion_score_erosion_reg_i_10_n_2 : STD_LOGIC;
  signal motion_score_erosion_reg_i_10_n_3 : STD_LOGIC;
  signal motion_score_erosion_reg_i_11_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_11_n_1 : STD_LOGIC;
  signal motion_score_erosion_reg_i_11_n_2 : STD_LOGIC;
  signal motion_score_erosion_reg_i_11_n_3 : STD_LOGIC;
  signal motion_score_erosion_reg_i_21_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_22_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_23_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_24_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_25_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_26_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_27_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_28_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_2_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_2_n_1 : STD_LOGIC;
  signal motion_score_erosion_reg_i_2_n_2 : STD_LOGIC;
  signal motion_score_erosion_reg_i_2_n_3 : STD_LOGIC;
  signal motion_score_erosion_reg_i_3_n_0 : STD_LOGIC;
  signal motion_score_erosion_reg_i_3_n_1 : STD_LOGIC;
  signal motion_score_erosion_reg_i_3_n_2 : STD_LOGIC;
  signal motion_score_erosion_reg_i_3_n_3 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \sum_add_Cb0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_1\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_2\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_3\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_4\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_5\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_6\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__0_n_7\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_1\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_2\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_3\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_4\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_5\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_6\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__1_n_7\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_1\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_2\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_3\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_4\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_5\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_6\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__2_n_7\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_1\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_2\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_3\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_4\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_5\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_6\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__3_n_7\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_1\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_2\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_3\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_4\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_5\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_6\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__4_n_7\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_1\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_2\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_3\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_4\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_5\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_6\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__5_n_7\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_n_1\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_n_2\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_n_3\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_n_4\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_n_5\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_n_6\ : STD_LOGIC;
  signal \sum_add_Cb0_carry__6_n_7\ : STD_LOGIC;
  signal sum_add_Cb0_carry_i_1_n_0 : STD_LOGIC;
  signal sum_add_Cb0_carry_i_2_n_0 : STD_LOGIC;
  signal sum_add_Cb0_carry_i_3_n_0 : STD_LOGIC;
  signal sum_add_Cb0_carry_i_4_n_0 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_0 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_1 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_2 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_3 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_4 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_5 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_6 : STD_LOGIC;
  signal sum_add_Cb0_carry_n_7 : STD_LOGIC;
  signal \sum_add_Cb[25]_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cb[25]_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cb[25]_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_1\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_2\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_3\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_4\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_5\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_6\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__0_n_7\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_1\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_2\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_3\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_4\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_5\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_6\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__1_n_7\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_1\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_2\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_3\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_4\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_5\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_6\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__2_n_7\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_1\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_2\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_3\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_4\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_5\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_6\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__3_n_7\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_1\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_2\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_3\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_4\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_5\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_6\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__4_n_7\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_1\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_2\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_3\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_4\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_5\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_6\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__5_n_7\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_n_1\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_n_2\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_n_3\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_n_4\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_n_5\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_n_6\ : STD_LOGIC;
  signal \sum_add_Cr0_carry__6_n_7\ : STD_LOGIC;
  signal sum_add_Cr0_carry_i_1_n_0 : STD_LOGIC;
  signal sum_add_Cr0_carry_i_2_n_0 : STD_LOGIC;
  signal sum_add_Cr0_carry_i_3_n_0 : STD_LOGIC;
  signal sum_add_Cr0_carry_i_4_n_0 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_0 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_1 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_2 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_3 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_4 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_5 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_6 : STD_LOGIC;
  signal sum_add_Cr0_carry_n_7 : STD_LOGIC;
  signal sum_add_Y0 : STD_LOGIC;
  signal \sum_add_Y[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sum_add_Y_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sum_add_Y_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sum_add_Y_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \sum_add_Y_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \sum_add_Y_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_10_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_11_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_12_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_13_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_14_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_15_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_16_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_17_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_18_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_19_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_1_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_2_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_3_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_4_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_5_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_6_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_7_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_8_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_0_i_9_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_10_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_11_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_12_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_13_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_14_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_1_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_2_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_3_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_4_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_5_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_6_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_7_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_8_n_0 : STD_LOGIC;
  signal sum_all_Cb_reg_1_i_9_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_10_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_11_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_12_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_13_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_14_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_15_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_16_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_17_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_18_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_1_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_2_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_3_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_4_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_5_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_6_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_7_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_8_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_0_i_9_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_10_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_11_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_12_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_13_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_14_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_1_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_2_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_3_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_4_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_5_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_6_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_7_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_8_n_0 : STD_LOGIC;
  signal sum_all_Cr_reg_1_i_9_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_1 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_2 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_3 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_4 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_5 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_6 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_19_n_7 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_1 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_2 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_3 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_4 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_5 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_6 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_20_n_7 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_21_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_22_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_23_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_24_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_25_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_26_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_27_n_0 : STD_LOGIC;
  signal sum_all_Y_reg_0_i_28_n_0 : STD_LOGIC;
  signal \x[0]_i_1_n_0\ : STD_LOGIC;
  signal \x[0]_i_3_n_0\ : STD_LOGIC;
  signal x_j : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal x_l : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \x_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \x_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \x_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_reg_n_0_[4]\ : STD_LOGIC;
  signal x_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal y : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y[0]_i_2_n_0\ : STD_LOGIC;
  signal y_j : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_l : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_l[11]_i_1_n_0\ : STD_LOGIC;
  signal \^y_r\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal y_s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_Cb_val1__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cb_val1__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cb_val1__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cb_val1__0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cb_val2__19_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_Cb_val2__19_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Cb_val2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cb_val2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cb_val3__27_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Cb_val3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cb_val3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Cr_val1__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cr_val1__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cr_val1__0_carry__0_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cr_val1__0_carry__0_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cr_val1__0_carry__1_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cr_val1__0_carry__1_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cr_val1__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cr_val1__0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cr_val3__19_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Cr_val3__19_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cr_val3__19_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cr_val3__39_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Cr_val3__39_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Cr_val3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Cr_val3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Y_val2__18_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Y_val2__18_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Y_val2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Y_val2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Y_val2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Y_val3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Y_val3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Y_val3_inferred__0/i___21_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Y_val3_inferred__0/i___21_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Y_val3_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Y_val3_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Y_val3_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Y_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Y_val_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Y_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Y_val_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_Y_val_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_val_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_Y_val_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_val_reg[8]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Y_val_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buffer_data0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cell_idx0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cell_idx0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_motion_score_erosion_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_score_erosion_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_motion_score_erosion_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_motion_score_erosion_reg_i_9_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_motion_score_erosion_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_add_Cb0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_add_Cr0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_add_Y_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_add_Y_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sum_all_Cb_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_sum_all_Cb_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_sum_all_Cb_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_all_Cb_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sum_all_Cb_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sum_all_Cb_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_sum_all_Cb_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cb_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_sum_all_Cb_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal NLW_sum_all_Cb_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_all_Cb_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_all_Cb_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sum_all_Cb_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_sum_all_Cr_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_sum_all_Cr_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_sum_all_Cr_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_all_Cr_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sum_all_Cr_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sum_all_Cr_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_sum_all_Cr_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Cr_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_sum_all_Cr_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal NLW_sum_all_Cr_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_all_Cr_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_all_Cr_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sum_all_Cr_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_sum_all_Y_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Y_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Y_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Y_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Y_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Y_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_all_Y_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_sum_all_Y_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_sum_all_Y_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_all_Y_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sum_all_Y_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sum_all_Y_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_x_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \Cb_val1__0_carry__0_i_5\ : label is "lutpair7";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_1\ : label is "lutpair10";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_2\ : label is "lutpair9";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_3\ : label is "lutpair8";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_4\ : label is "lutpair7";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_5\ : label is "lutpair11";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_6\ : label is "lutpair10";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_7\ : label is "lutpair9";
  attribute HLUTNM of \Cb_val1__0_carry__1_i_8\ : label is "lutpair8";
  attribute HLUTNM of \Cb_val1__0_carry__2_i_2\ : label is "lutpair12";
  attribute HLUTNM of \Cb_val1__0_carry__2_i_3\ : label is "lutpair11";
  attribute HLUTNM of \Cb_val1__0_carry__2_i_7\ : label is "lutpair12";
  attribute HLUTNM of \Cb_val2__19_carry__0_i_1\ : label is "lutpair6";
  attribute HLUTNM of \Cb_val2__19_carry__0_i_2\ : label is "lutpair5";
  attribute HLUTNM of \Cb_val2__19_carry__0_i_3\ : label is "lutpair4";
  attribute HLUTNM of \Cb_val2__19_carry__0_i_6\ : label is "lutpair6";
  attribute HLUTNM of \Cb_val2__19_carry__0_i_7\ : label is "lutpair5";
  attribute HLUTNM of \Cb_val2__19_carry__0_i_8\ : label is "lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Cb_val3__27_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \Cb_val3__27_carry__0\ : label is 35;
  attribute HLUTNM of \Cb_val3__27_carry__0_i_1\ : label is "lutpair2";
  attribute HLUTNM of \Cb_val3__27_carry__0_i_2\ : label is "lutpair1";
  attribute HLUTNM of \Cb_val3__27_carry__0_i_3\ : label is "lutpair0";
  attribute HLUTNM of \Cb_val3__27_carry__0_i_5\ : label is "lutpair3";
  attribute HLUTNM of \Cb_val3__27_carry__0_i_6\ : label is "lutpair2";
  attribute HLUTNM of \Cb_val3__27_carry__0_i_7\ : label is "lutpair1";
  attribute HLUTNM of \Cb_val3__27_carry__0_i_8\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \Cb_val3__27_carry__1\ : label is 35;
  attribute HLUTNM of \Cb_val3__27_carry__1_i_3\ : label is "lutpair3";
  attribute HLUTNM of \Cr_val1__0_carry__0_i_5\ : label is "lutpair19";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_1\ : label is "lutpair22";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_2\ : label is "lutpair21";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_3\ : label is "lutpair20";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_4\ : label is "lutpair19";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_5\ : label is "lutpair23";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_6\ : label is "lutpair22";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_7\ : label is "lutpair21";
  attribute HLUTNM of \Cr_val1__0_carry__1_i_8\ : label is "lutpair20";
  attribute HLUTNM of \Cr_val1__0_carry__2_i_3\ : label is "lutpair23";
  attribute ADDER_THRESHOLD of \Cr_val3__39_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \Cr_val3__39_carry__0\ : label is 35;
  attribute HLUTNM of \Cr_val3__39_carry__0_i_1\ : label is "lutpair15";
  attribute HLUTNM of \Cr_val3__39_carry__0_i_2\ : label is "lutpair14";
  attribute HLUTNM of \Cr_val3__39_carry__0_i_3\ : label is "lutpair13";
  attribute HLUTNM of \Cr_val3__39_carry__0_i_5\ : label is "lutpair16";
  attribute HLUTNM of \Cr_val3__39_carry__0_i_6\ : label is "lutpair15";
  attribute HLUTNM of \Cr_val3__39_carry__0_i_7\ : label is "lutpair14";
  attribute HLUTNM of \Cr_val3__39_carry__0_i_8\ : label is "lutpair13";
  attribute ADDER_THRESHOLD of \Cr_val3__39_carry__1\ : label is 35;
  attribute HLUTNM of \Cr_val3__39_carry__1_i_1\ : label is "lutpair18";
  attribute HLUTNM of \Cr_val3__39_carry__1_i_2\ : label is "lutpair17";
  attribute HLUTNM of \Cr_val3__39_carry__1_i_3\ : label is "lutpair16";
  attribute HLUTNM of \Cr_val3__39_carry__1_i_6\ : label is "lutpair18";
  attribute HLUTNM of \Cr_val3__39_carry__1_i_7\ : label is "lutpair17";
  attribute ADDER_THRESHOLD of \Y_val2__18_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \Y_val2__18_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Y_val2__18_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Y_val3_inferred__0/i___21_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \Y_val3_inferred__0/i___21_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Y_val3_inferred__0/i___21_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Y_val3_inferred__0/i___21_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of buffer2_en_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of buffer3_en_i_1 : label is "soft_lutpair35";
  attribute ADDER_THRESHOLD of \buffer_data0__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \buffer_data0__0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \buffer_data0__0_carry__0_i_11\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \buffer_data0__0_carry__0_i_13\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \buffer_data0__0_carry__0_i_15\ : label is "soft_lutpair33";
  attribute HLUTNM of \buffer_data0__0_carry__0_i_3\ : label is "lutpair29";
  attribute HLUTNM of \buffer_data0__0_carry_i_1\ : label is "lutpair28";
  attribute SOFT_HLUTNM of \buffer_data0__0_carry_i_10\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \buffer_data0__0_carry_i_11\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \buffer_data0__0_carry_i_14\ : label is "soft_lutpair32";
  attribute HLUTNM of \buffer_data0__0_carry_i_3\ : label is "lutpair27";
  attribute HLUTNM of \buffer_data0__0_carry_i_4\ : label is "lutpair29";
  attribute HLUTNM of \buffer_data0__0_carry_i_5\ : label is "lutpair28";
  attribute HLUTNM of \buffer_data0__0_carry_i_7\ : label is "lutpair27";
  attribute SOFT_HLUTNM of \buffer_data0__0_carry_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \buffer_data0__0_carry_i_9\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \buffer_toggle[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \buffer_toggle[1]_i_1\ : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD of cell_idx0_carry : label is 35;
  attribute ADDER_THRESHOLD of \cell_idx0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cell_idx0_carry__1\ : label is 35;
  attribute HLUTNM of \i___21_carry__0_i_1\ : label is "lutpair25";
  attribute HLUTNM of \i___21_carry__0_i_2\ : label is "lutpair24";
  attribute HLUTNM of \i___21_carry__0_i_4\ : label is "lutpair26";
  attribute HLUTNM of \i___21_carry__0_i_5\ : label is "lutpair25";
  attribute HLUTNM of \i___21_carry__0_i_6\ : label is "lutpair24";
  attribute HLUTNM of \i___21_carry__1_i_4\ : label is "lutpair26";
  attribute ADDER_THRESHOLD of motion_score_erosion_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of motion_score_erosion_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of motion_score_erosion_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of sum_add_Cb0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cb0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cb0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cb0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cb0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cb0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cb0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cb0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of sum_add_Cr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cr0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cr0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cr0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cr0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cr0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_add_Cr0_carry__6\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sum_all_Cb_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sum_all_Cb_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sum_all_Cb_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sum_all_Cb_reg_0 : label is 65280;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sum_all_Cb_reg_0 : label is "inst/u_masking/sum_all_Cb";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sum_all_Cb_reg_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of sum_all_Cb_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of sum_all_Cb_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of sum_all_Cb_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of sum_all_Cb_reg_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sum_all_Cb_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sum_all_Cb_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of sum_all_Cb_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sum_all_Cb_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sum_all_Cb_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sum_all_Cb_reg_1 : label is "p0_d14";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sum_all_Cb_reg_1 : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS of sum_all_Cb_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of sum_all_Cb_reg_1 : label is 65280;
  attribute RTL_RAM_NAME of sum_all_Cb_reg_1 : label is "inst/u_masking/sum_all_Cb";
  attribute RTL_RAM_TYPE of sum_all_Cb_reg_1 : label is "RAM_SDP";
  attribute bram_addr_begin of sum_all_Cb_reg_1 : label is 0;
  attribute bram_addr_end of sum_all_Cb_reg_1 : label is 2047;
  attribute bram_slice_begin of sum_all_Cb_reg_1 : label is 18;
  attribute bram_slice_end of sum_all_Cb_reg_1 : label is 31;
  attribute ram_addr_begin of sum_all_Cb_reg_1 : label is 0;
  attribute ram_addr_end of sum_all_Cb_reg_1 : label is 2047;
  attribute ram_offset of sum_all_Cb_reg_1 : label is 0;
  attribute ram_slice_begin of sum_all_Cb_reg_1 : label is 18;
  attribute ram_slice_end of sum_all_Cb_reg_1 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sum_all_Cr_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sum_all_Cr_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of sum_all_Cr_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of sum_all_Cr_reg_0 : label is 65280;
  attribute RTL_RAM_NAME of sum_all_Cr_reg_0 : label is "inst/u_masking/sum_all_Cr";
  attribute RTL_RAM_TYPE of sum_all_Cr_reg_0 : label is "RAM_SDP";
  attribute bram_addr_begin of sum_all_Cr_reg_0 : label is 0;
  attribute bram_addr_end of sum_all_Cr_reg_0 : label is 2047;
  attribute bram_slice_begin of sum_all_Cr_reg_0 : label is 0;
  attribute bram_slice_end of sum_all_Cr_reg_0 : label is 17;
  attribute ram_addr_begin of sum_all_Cr_reg_0 : label is 0;
  attribute ram_addr_end of sum_all_Cr_reg_0 : label is 2047;
  attribute ram_offset of sum_all_Cr_reg_0 : label is 0;
  attribute ram_slice_begin of sum_all_Cr_reg_0 : label is 0;
  attribute ram_slice_end of sum_all_Cr_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sum_all_Cr_reg_1 : label is "p0_d14";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sum_all_Cr_reg_1 : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS of sum_all_Cr_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of sum_all_Cr_reg_1 : label is 65280;
  attribute RTL_RAM_NAME of sum_all_Cr_reg_1 : label is "inst/u_masking/sum_all_Cr";
  attribute RTL_RAM_TYPE of sum_all_Cr_reg_1 : label is "RAM_SDP";
  attribute bram_addr_begin of sum_all_Cr_reg_1 : label is 0;
  attribute bram_addr_end of sum_all_Cr_reg_1 : label is 2047;
  attribute bram_slice_begin of sum_all_Cr_reg_1 : label is 18;
  attribute bram_slice_end of sum_all_Cr_reg_1 : label is 31;
  attribute ram_addr_begin of sum_all_Cr_reg_1 : label is 0;
  attribute ram_addr_end of sum_all_Cr_reg_1 : label is 2047;
  attribute ram_offset of sum_all_Cr_reg_1 : label is 0;
  attribute ram_slice_begin of sum_all_Cr_reg_1 : label is 18;
  attribute ram_slice_end of sum_all_Cr_reg_1 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sum_all_Y_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sum_all_Y_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of sum_all_Y_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of sum_all_Y_reg_0 : label is 65280;
  attribute RTL_RAM_NAME of sum_all_Y_reg_0 : label is "inst/u_masking/sum_all_Y";
  attribute RTL_RAM_TYPE of sum_all_Y_reg_0 : label is "RAM_SDP";
  attribute bram_addr_begin of sum_all_Y_reg_0 : label is 0;
  attribute bram_addr_end of sum_all_Y_reg_0 : label is 2047;
  attribute bram_slice_begin of sum_all_Y_reg_0 : label is 0;
  attribute bram_slice_end of sum_all_Y_reg_0 : label is 17;
  attribute ram_addr_begin of sum_all_Y_reg_0 : label is 0;
  attribute ram_addr_end of sum_all_Y_reg_0 : label is 2047;
  attribute ram_offset of sum_all_Y_reg_0 : label is 0;
  attribute ram_slice_begin of sum_all_Y_reg_0 : label is 0;
  attribute ram_slice_end of sum_all_Y_reg_0 : label is 17;
  attribute ADDER_THRESHOLD of \y_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_reg[8]_i_1\ : label is 11;
begin
  ADDRBWRADDR(9 downto 0) <= \^addrbwraddr\(9 downto 0);
  E(0) <= \^e\(0);
  O(3 downto 0) <= \^o\(3 downto 0);
  buffer1_en <= \^buffer1_en\;
  check_x(3 downto 0) <= \^check_x\(3 downto 0);
  \out\(5 downto 0) <= \^out\(5 downto 0);
  p_0_in <= \^p_0_in\;
\B_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(0),
      Q => Cb_val3(7),
      R => \^p_0_in\
    );
\B_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(1),
      Q => Y_val2(1),
      R => \^p_0_in\
    );
\B_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(2),
      Q => Cb_val3(9),
      R => \^p_0_in\
    );
\B_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(3),
      Q => Cb_val3(10),
      R => \^p_0_in\
    );
\B_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(4),
      Q => Cb_val3(11),
      R => \^p_0_in\
    );
\B_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(5),
      Q => Cb_val3(12),
      R => \^p_0_in\
    );
\B_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(6),
      Q => Cb_val3(13),
      R => \^p_0_in\
    );
\B_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(7),
      Q => Cb_val3(14),
      R => \^p_0_in\
    );
\Cb_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(0),
      Q => Cb_l(0),
      R => '0'
    );
\Cb_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(1),
      Q => Cb_l(1),
      R => '0'
    );
\Cb_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(2),
      Q => Cb_l(2),
      R => '0'
    );
\Cb_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(3),
      Q => Cb_l(3),
      R => '0'
    );
\Cb_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(4),
      Q => Cb_l(4),
      R => '0'
    );
\Cb_l_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(5),
      Q => Cb_l(5),
      R => '0'
    );
\Cb_l_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(6),
      Q => Cb_l(6),
      R => '0'
    );
\Cb_l_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(7),
      Q => Cb_l(7),
      R => '0'
    );
\Cb_l_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cb_r(9),
      Q => Cb_l(9),
      R => '0'
    );
\Cb_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(0),
      Q => Cb_r(0),
      R => \^p_0_in\
    );
\Cb_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(1),
      Q => Cb_r(1),
      R => \^p_0_in\
    );
\Cb_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(2),
      Q => Cb_r(2),
      R => \^p_0_in\
    );
\Cb_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(3),
      Q => Cb_r(3),
      R => \^p_0_in\
    );
\Cb_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(4),
      Q => Cb_r(4),
      R => \^p_0_in\
    );
\Cb_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(5),
      Q => Cb_r(5),
      R => \^p_0_in\
    );
\Cb_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(6),
      Q => Cb_r(6),
      R => \^p_0_in\
    );
\Cb_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(7),
      Q => Cb_r(7),
      R => \^p_0_in\
    );
\Cb_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val(9),
      Q => Cb_r(9),
      R => \^p_0_in\
    );
\Cb_val1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cb_val1__0_carry_n_0\,
      CO(2) => \Cb_val1__0_carry_n_1\,
      CO(1) => \Cb_val1__0_carry_n_2\,
      CO(0) => \Cb_val1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Cb_val1__0_carry_i_1_n_0\,
      DI(2) => \Cb_val1__0_carry_i_2_n_0\,
      DI(1) => Cb_val3_carry_n_6,
      DI(0) => \Cb_val1__0_carry_i_3_n_0\,
      O(3 downto 0) => \NLW_Cb_val1__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cb_val1__0_carry_i_4_n_0\,
      S(2) => \Cb_val1__0_carry_i_5_n_0\,
      S(1) => \Cb_val1__0_carry_i_6_n_0\,
      S(0) => \Cb_val1__0_carry_i_7_n_0\
    );
\Cb_val1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val1__0_carry_n_0\,
      CO(3) => \Cb_val1__0_carry__0_n_0\,
      CO(2) => \Cb_val1__0_carry__0_n_1\,
      CO(1) => \Cb_val1__0_carry__0_n_2\,
      CO(0) => \Cb_val1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Cb_val1__0_carry__0_i_1_n_0\,
      DI(2) => \Cb_val1__0_carry__0_i_2_n_0\,
      DI(1) => \Cb_val1__0_carry__0_i_3_n_0\,
      DI(0) => \Cb_val1__0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_Cb_val1__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cb_val1__0_carry__0_i_5_n_0\,
      S(2) => \Cb_val1__0_carry__0_i_6_n_0\,
      S(1) => \Cb_val1__0_carry__0_i_7_n_0\,
      S(0) => \Cb_val1__0_carry__0_i_8_n_0\
    );
\Cb_val1__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Cb_val3(7),
      I1 => \Cb_val3__27_carry__0_n_6\,
      I2 => \Cb_val2__19_carry__0_n_7\,
      O => \Cb_val1__0_carry__0_i_1_n_0\
    );
\Cb_val1__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cb_val3__27_carry_n_4\,
      I1 => \Cb_val2__19_carry_n_5\,
      O => \Cb_val1__0_carry__0_i_2_n_0\
    );
\Cb_val1__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cb_val3__27_carry_n_5\,
      I1 => \Cb_val2__19_carry_n_6\,
      O => \Cb_val1__0_carry__0_i_3_n_0\
    );
\Cb_val1__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cb_val3__27_carry_n_6\,
      I1 => \Cb_val2__19_carry_n_7\,
      O => \Cb_val1__0_carry__0_i_4_n_0\
    );
\Cb_val1__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \Cb_val3__27_carry__0_n_6\,
      I1 => \Cb_val2__19_carry__0_n_7\,
      I2 => Cb_val3(7),
      I3 => \Cb_val2__19_carry_n_4\,
      I4 => \Cb_val3__27_carry__0_n_7\,
      O => \Cb_val1__0_carry__0_i_5_n_0\
    );
\Cb_val1__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \Cb_val2__19_carry_n_5\,
      I1 => \Cb_val3__27_carry_n_4\,
      I2 => \Cb_val3__27_carry__0_n_7\,
      I3 => \Cb_val2__19_carry_n_4\,
      O => \Cb_val1__0_carry__0_i_6_n_0\
    );
\Cb_val1__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \Cb_val2__19_carry_n_6\,
      I1 => \Cb_val3__27_carry_n_5\,
      I2 => \Cb_val3__27_carry_n_4\,
      I3 => \Cb_val2__19_carry_n_5\,
      O => \Cb_val1__0_carry__0_i_7_n_0\
    );
\Cb_val1__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \Cb_val2__19_carry_n_7\,
      I1 => \Cb_val3__27_carry_n_6\,
      I2 => \Cb_val3__27_carry_n_5\,
      I3 => \Cb_val2__19_carry_n_6\,
      O => \Cb_val1__0_carry__0_i_8_n_0\
    );
\Cb_val1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val1__0_carry__0_n_0\,
      CO(3) => \Cb_val1__0_carry__1_n_0\,
      CO(2) => \Cb_val1__0_carry__1_n_1\,
      CO(1) => \Cb_val1__0_carry__1_n_2\,
      CO(0) => \Cb_val1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \Cb_val1__0_carry__1_i_1_n_0\,
      DI(2) => \Cb_val1__0_carry__1_i_2_n_0\,
      DI(1) => \Cb_val1__0_carry__1_i_3_n_0\,
      DI(0) => \Cb_val1__0_carry__1_i_4_n_0\,
      O(3 downto 0) => Cb_val1(11 downto 8),
      S(3) => \Cb_val1__0_carry__1_i_5_n_0\,
      S(2) => \Cb_val1__0_carry__1_i_6_n_0\,
      S(1) => \Cb_val1__0_carry__1_i_7_n_0\,
      S(0) => \Cb_val1__0_carry__1_i_8_n_0\
    );
\Cb_val1__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_n_7\,
      I1 => \Cb_val2__19_carry__0_n_4\,
      I2 => Cb_val3(10),
      O => \Cb_val1__0_carry__1_i_1_n_0\
    );
\Cb_val1__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cb_val3__27_carry__0_n_4\,
      I1 => \Cb_val2__19_carry__0_n_5\,
      I2 => Cb_val3(9),
      O => \Cb_val1__0_carry__1_i_2_n_0\
    );
\Cb_val1__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cb_val3__27_carry__0_n_5\,
      I1 => \Cb_val2__19_carry__0_n_6\,
      I2 => Y_val2(1),
      O => \Cb_val1__0_carry__1_i_3_n_0\
    );
\Cb_val1__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cb_val3__27_carry__0_n_6\,
      I1 => \Cb_val2__19_carry__0_n_7\,
      I2 => Cb_val3(7),
      O => \Cb_val1__0_carry__1_i_4_n_0\
    );
\Cb_val1__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_n_6\,
      I1 => \Cb_val2__19_carry__1_n_7\,
      I2 => Cb_val3(11),
      I3 => \Cb_val1__0_carry__1_i_1_n_0\,
      O => \Cb_val1__0_carry__1_i_5_n_0\
    );
\Cb_val1__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_n_7\,
      I1 => \Cb_val2__19_carry__0_n_4\,
      I2 => Cb_val3(10),
      I3 => \Cb_val1__0_carry__1_i_2_n_0\,
      O => \Cb_val1__0_carry__1_i_6_n_0\
    );
\Cb_val1__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3__27_carry__0_n_4\,
      I1 => \Cb_val2__19_carry__0_n_5\,
      I2 => Cb_val3(9),
      I3 => \Cb_val1__0_carry__1_i_3_n_0\,
      O => \Cb_val1__0_carry__1_i_7_n_0\
    );
\Cb_val1__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3__27_carry__0_n_5\,
      I1 => \Cb_val2__19_carry__0_n_6\,
      I2 => Y_val2(1),
      I3 => \Cb_val1__0_carry__1_i_4_n_0\,
      O => \Cb_val1__0_carry__1_i_8_n_0\
    );
\Cb_val1__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val1__0_carry__1_n_0\,
      CO(3) => \Cb_val1__0_carry__2_n_0\,
      CO(2) => \Cb_val1__0_carry__2_n_1\,
      CO(1) => \Cb_val1__0_carry__2_n_2\,
      CO(0) => \Cb_val1__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Cb_val1__0_carry__2_i_1_n_0\,
      DI(1) => \Cb_val1__0_carry__2_i_2_n_0\,
      DI(0) => \Cb_val1__0_carry__2_i_3_n_0\,
      O(3 downto 0) => Cb_val1(15 downto 12),
      S(3) => \Cb_val1__0_carry__2_i_4_n_0\,
      S(2) => \Cb_val1__0_carry__2_i_5_n_0\,
      S(1) => \Cb_val1__0_carry__2_i_6_n_0\,
      S(0) => \Cb_val1__0_carry__2_i_7_n_0\
    );
\Cb_val1__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_n_4\,
      I1 => \Cb_val2__19_carry__1_n_5\,
      I2 => Cb_val3(13),
      O => \Cb_val1__0_carry__2_i_1_n_0\
    );
\Cb_val1__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_n_5\,
      I1 => \Cb_val2__19_carry__1_n_6\,
      I2 => Cb_val3(12),
      O => \Cb_val1__0_carry__2_i_2_n_0\
    );
\Cb_val1__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_n_6\,
      I1 => \Cb_val2__19_carry__1_n_7\,
      I2 => Cb_val3(11),
      O => \Cb_val1__0_carry__2_i_3_n_0\
    );
\Cb_val1__0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Cb_val3(14),
      I1 => \Cb_val2__19_carry__1_n_0\,
      O => \Cb_val1__0_carry__2_i_4_n_0\
    );
\Cb_val1__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => Cb_val3(13),
      I1 => \Cb_val2__19_carry__1_n_5\,
      I2 => \Cb_val3__27_carry__1_n_4\,
      I3 => \Cb_val2__19_carry__1_n_0\,
      I4 => Cb_val3(14),
      O => \Cb_val1__0_carry__2_i_5_n_0\
    );
\Cb_val1__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val1__0_carry__2_i_2_n_0\,
      I1 => \Cb_val2__19_carry__1_n_5\,
      I2 => \Cb_val3__27_carry__1_n_4\,
      I3 => Cb_val3(13),
      O => \Cb_val1__0_carry__2_i_6_n_0\
    );
\Cb_val1__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_n_5\,
      I1 => \Cb_val2__19_carry__1_n_6\,
      I2 => Cb_val3(12),
      I3 => \Cb_val1__0_carry__2_i_3_n_0\,
      O => \Cb_val1__0_carry__2_i_7_n_0\
    );
\Cb_val1__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val1__0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_Cb_val1__0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Cb_val1__0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => Cb_val1(17),
      S(3 downto 0) => B"0001"
    );
\Cb_val1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cb_val3__27_carry_n_7\,
      I1 => Cb_val2_carry_n_6,
      O => \Cb_val1__0_carry_i_1_n_0\
    );
\Cb_val1__0_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cb_val3_carry_n_6,
      O => \Cb_val1__0_carry_i_2_n_0\
    );
\Cb_val1__0_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Y_val3(1),
      O => \Cb_val1__0_carry_i_3_n_0\
    );
\Cb_val1__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => Cb_val2_carry_n_6,
      I1 => \Cb_val3__27_carry_n_7\,
      I2 => \Cb_val3__27_carry_n_6\,
      I3 => \Cb_val2__19_carry_n_7\,
      O => \Cb_val1__0_carry_i_4_n_0\
    );
\Cb_val1__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Cb_val3_carry_n_6,
      I1 => \Cb_val3__27_carry_n_7\,
      I2 => Cb_val2_carry_n_6,
      O => \Cb_val1__0_carry_i_5_n_0\
    );
\Cb_val1__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_val3_carry_n_6,
      I1 => G_r(1),
      O => \Cb_val1__0_carry_i_6_n_0\
    );
\Cb_val1__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(1),
      I1 => Cb_val3_carry_n_7,
      O => \Cb_val1__0_carry_i_7_n_0\
    );
\Cb_val2__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cb_val2__19_carry_n_0\,
      CO(2) => \Cb_val2__19_carry_n_1\,
      CO(1) => \Cb_val2__19_carry_n_2\,
      CO(0) => \Cb_val2__19_carry_n_3\,
      CYINIT => '0',
      DI(3) => Y_val3(1),
      DI(2) => \Cb_val2_carry__0_n_7\,
      DI(1) => Cb_val2_carry_n_4,
      DI(0) => '0',
      O(3) => \Cb_val2__19_carry_n_4\,
      O(2) => \Cb_val2__19_carry_n_5\,
      O(1) => \Cb_val2__19_carry_n_6\,
      O(0) => \Cb_val2__19_carry_n_7\,
      S(3) => \Cb_val2__19_carry_i_1_n_0\,
      S(2) => \Cb_val2__19_carry_i_2_n_0\,
      S(1) => \Cb_val2__19_carry_i_3_n_0\,
      S(0) => Cb_val2_carry_n_5
    );
\Cb_val2__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val2__19_carry_n_0\,
      CO(3) => \Cb_val2__19_carry__0_n_0\,
      CO(2) => \Cb_val2__19_carry__0_n_1\,
      CO(1) => \Cb_val2__19_carry__0_n_2\,
      CO(0) => \Cb_val2__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Cb_val2__19_carry__0_i_1_n_0\,
      DI(2) => \Cb_val2__19_carry__0_i_2_n_0\,
      DI(1) => \Cb_val2__19_carry__0_i_3_n_0\,
      DI(0) => \Cb_val2__19_carry__0_i_4_n_0\,
      O(3) => \Cb_val2__19_carry__0_n_4\,
      O(2) => \Cb_val2__19_carry__0_n_5\,
      O(1) => \Cb_val2__19_carry__0_n_6\,
      O(0) => \Cb_val2__19_carry__0_n_7\,
      S(3) => \Cb_val2__19_carry__0_i_5_n_0\,
      S(2) => \Cb_val2__19_carry__0_i_6_n_0\,
      S(1) => \Cb_val2__19_carry__0_i_7_n_0\,
      S(0) => \Cb_val2__19_carry__0_i_8_n_0\
    );
\Cb_val2__19_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => G_r(5),
      I1 => \Cb_val2_carry__1_n_7\,
      I2 => G_r(3),
      O => \Cb_val2__19_carry__0_i_1_n_0\
    );
\Cb_val2__19_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => G_r(4),
      I1 => \Cb_val2_carry__0_n_4\,
      I2 => G_r(2),
      O => \Cb_val2__19_carry__0_i_2_n_0\
    );
\Cb_val2__19_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => G_r(3),
      I1 => \Cb_val2_carry__0_n_5\,
      I2 => G_r(1),
      O => \Cb_val2__19_carry__0_i_3_n_0\
    );
\Cb_val2__19_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => G_r(1),
      I1 => G_r(3),
      I2 => \Cb_val2_carry__0_n_5\,
      O => \Cb_val2__19_carry__0_i_4_n_0\
    );
\Cb_val2__19_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val2__19_carry__0_i_1_n_0\,
      I1 => \Cb_val2_carry__1_n_2\,
      I2 => G_r(6),
      I3 => G_r(4),
      O => \Cb_val2__19_carry__0_i_5_n_0\
    );
\Cb_val2__19_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => G_r(5),
      I1 => \Cb_val2_carry__1_n_7\,
      I2 => G_r(3),
      I3 => \Cb_val2__19_carry__0_i_2_n_0\,
      O => \Cb_val2__19_carry__0_i_6_n_0\
    );
\Cb_val2__19_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => G_r(4),
      I1 => \Cb_val2_carry__0_n_4\,
      I2 => G_r(2),
      I3 => \Cb_val2__19_carry__0_i_3_n_0\,
      O => \Cb_val2__19_carry__0_i_7_n_0\
    );
\Cb_val2__19_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => G_r(3),
      I1 => \Cb_val2_carry__0_n_5\,
      I2 => G_r(1),
      I3 => \Cb_val2_carry__0_n_6\,
      I4 => G_r(2),
      O => \Cb_val2__19_carry__0_i_8_n_0\
    );
\Cb_val2__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val2__19_carry__0_n_0\,
      CO(3) => \Cb_val2__19_carry__1_n_0\,
      CO(2) => \NLW_Cb_val2__19_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \Cb_val2__19_carry__1_n_2\,
      CO(0) => \Cb_val2__19_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => G_r(6),
      DI(0) => \Cb_val2__19_carry__1_i_1_n_0\,
      O(3) => \NLW_Cb_val2__19_carry__1_O_UNCONNECTED\(3),
      O(2) => \Cb_val2__19_carry__1_n_5\,
      O(1) => \Cb_val2__19_carry__1_n_6\,
      O(0) => \Cb_val2__19_carry__1_n_7\,
      S(3) => '1',
      S(2) => G_r(7),
      S(1) => \Cb_val2__19_carry__1_i_2_n_0\,
      S(0) => \Cb_val2__19_carry__1_i_3_n_0\
    );
\Cb_val2__19_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => G_r(6),
      I1 => \Cb_val2_carry__1_n_2\,
      I2 => G_r(4),
      O => \Cb_val2__19_carry__1_i_1_n_0\
    );
\Cb_val2__19_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => G_r(5),
      I1 => G_r(7),
      I2 => G_r(6),
      O => \Cb_val2__19_carry__1_i_2_n_0\
    );
\Cb_val2__19_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => G_r(4),
      I1 => \Cb_val2_carry__1_n_2\,
      I2 => G_r(6),
      I3 => G_r(7),
      I4 => G_r(5),
      O => \Cb_val2__19_carry__1_i_3_n_0\
    );
\Cb_val2__19_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => G_r(2),
      I1 => \Cb_val2_carry__0_n_6\,
      I2 => Y_val3(1),
      O => \Cb_val2__19_carry_i_1_n_0\
    );
\Cb_val2__19_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Cb_val2_carry__0_n_7\,
      I1 => G_r(1),
      O => \Cb_val2__19_carry_i_2_n_0\
    );
\Cb_val2__19_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val2_carry_n_4,
      I1 => Y_val3(1),
      O => \Cb_val2__19_carry_i_3_n_0\
    );
Cb_val2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Cb_val2_carry_n_0,
      CO(2) => Cb_val2_carry_n_1,
      CO(1) => Cb_val2_carry_n_2,
      CO(0) => Cb_val2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => G_r(4 downto 2),
      DI(0) => '0',
      O(3) => Cb_val2_carry_n_4,
      O(2) => Cb_val2_carry_n_5,
      O(1) => Cb_val2_carry_n_6,
      O(0) => Cb_val2_carry_n_7,
      S(3) => Cb_val2_carry_i_1_n_0,
      S(2) => Cb_val2_carry_i_2_n_0,
      S(1) => Cb_val2_carry_i_3_n_0,
      S(0) => G_r(1)
    );
\Cb_val2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Cb_val2_carry_n_0,
      CO(3) => \Cb_val2_carry__0_n_0\,
      CO(2) => \Cb_val2_carry__0_n_1\,
      CO(1) => \Cb_val2_carry__0_n_2\,
      CO(0) => \Cb_val2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => G_r(7 downto 5),
      O(3) => \Cb_val2_carry__0_n_4\,
      O(2) => \Cb_val2_carry__0_n_5\,
      O(1) => \Cb_val2_carry__0_n_6\,
      O(0) => \Cb_val2_carry__0_n_7\,
      S(3) => G_r(6),
      S(2) => \Cb_val2_carry__0_i_1_n_0\,
      S(1) => \Cb_val2_carry__0_i_2_n_0\,
      S(0) => \Cb_val2_carry__0_i_3_n_0\
    );
\Cb_val2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(7),
      I1 => G_r(5),
      O => \Cb_val2_carry__0_i_1_n_0\
    );
\Cb_val2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(6),
      I1 => G_r(4),
      O => \Cb_val2_carry__0_i_2_n_0\
    );
\Cb_val2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(5),
      I1 => G_r(3),
      O => \Cb_val2_carry__0_i_3_n_0\
    );
\Cb_val2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_Cb_val2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Cb_val2_carry__1_n_2\,
      CO(0) => \NLW_Cb_val2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Cb_val2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Cb_val2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => G_r(7)
    );
Cb_val2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(4),
      I1 => G_r(2),
      O => Cb_val2_carry_i_1_n_0
    );
Cb_val2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(3),
      I1 => G_r(1),
      O => Cb_val2_carry_i_2_n_0
    );
Cb_val2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(2),
      I1 => Y_val3(1),
      O => Cb_val2_carry_i_3_n_0
    );
\Cb_val3__27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cb_val3__27_carry_n_0\,
      CO(2) => \Cb_val3__27_carry_n_1\,
      CO(1) => \Cb_val3__27_carry_n_2\,
      CO(0) => \Cb_val3__27_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Cr_val3(9 downto 7),
      DI(0) => '0',
      O(3) => \Cb_val3__27_carry_n_4\,
      O(2) => \Cb_val3__27_carry_n_5\,
      O(1) => \Cb_val3__27_carry_n_6\,
      O(0) => \Cb_val3__27_carry_n_7\,
      S(3) => \Cb_val3__27_carry_i_1_n_0\,
      S(2) => \Cb_val3__27_carry_i_2_n_0\,
      S(1) => \Cb_val3__27_carry_i_3_n_0\,
      S(0) => Cb_val3_carry_n_5
    );
\Cb_val3__27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val3__27_carry_n_0\,
      CO(3) => \Cb_val3__27_carry__0_n_0\,
      CO(2) => \Cb_val3__27_carry__0_n_1\,
      CO(1) => \Cb_val3__27_carry__0_n_2\,
      CO(0) => \Cb_val3__27_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Cb_val3__27_carry__0_i_1_n_0\,
      DI(2) => \Cb_val3__27_carry__0_i_2_n_0\,
      DI(1) => \Cb_val3__27_carry__0_i_3_n_0\,
      DI(0) => \Cb_val3__27_carry__0_i_4_n_0\,
      O(3) => \Cb_val3__27_carry__0_n_4\,
      O(2) => \Cb_val3__27_carry__0_n_5\,
      O(1) => \Cb_val3__27_carry__0_n_6\,
      O(0) => \Cb_val3__27_carry__0_n_7\,
      S(3) => \Cb_val3__27_carry__0_i_5_n_0\,
      S(2) => \Cb_val3__27_carry__0_i_6_n_0\,
      S(1) => \Cb_val3__27_carry__0_i_7_n_0\,
      S(0) => \Cb_val3__27_carry__0_i_8_n_0\
    );
\Cb_val3__27_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Cb_val3_carry__1_n_7\,
      I1 => Cr_val3(10),
      I2 => Cr_val3(12),
      O => \Cb_val3__27_carry__0_i_1_n_0\
    );
\Cb_val3__27_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Cb_val3_carry__0_n_4\,
      I1 => Cr_val3(9),
      I2 => Cr_val3(11),
      O => \Cb_val3__27_carry__0_i_2_n_0\
    );
\Cb_val3__27_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Cb_val3_carry__0_n_5\,
      I1 => Cr_val3(8),
      I2 => Cr_val3(10),
      O => \Cb_val3__27_carry__0_i_3_n_0\
    );
\Cb_val3__27_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Cr_val3(10),
      I1 => \Cb_val3_carry__0_n_5\,
      I2 => Cr_val3(8),
      O => \Cb_val3__27_carry__0_i_4_n_0\
    );
\Cb_val3__27_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3_carry__1_n_6\,
      I1 => Cr_val3(11),
      I2 => Cr_val3(13),
      I3 => \Cb_val3__27_carry__0_i_1_n_0\,
      O => \Cb_val3__27_carry__0_i_5_n_0\
    );
\Cb_val3__27_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3_carry__1_n_7\,
      I1 => Cr_val3(10),
      I2 => Cr_val3(12),
      I3 => \Cb_val3__27_carry__0_i_2_n_0\,
      O => \Cb_val3__27_carry__0_i_6_n_0\
    );
\Cb_val3__27_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cb_val3_carry__0_n_4\,
      I1 => Cr_val3(9),
      I2 => Cr_val3(11),
      I3 => \Cb_val3__27_carry__0_i_3_n_0\,
      O => \Cb_val3__27_carry__0_i_7_n_0\
    );
\Cb_val3__27_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \Cb_val3_carry__0_n_5\,
      I1 => Cr_val3(8),
      I2 => Cr_val3(10),
      I3 => Cr_val3(7),
      I4 => \Cb_val3_carry__0_n_6\,
      O => \Cb_val3__27_carry__0_i_8_n_0\
    );
\Cb_val3__27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val3__27_carry__0_n_0\,
      CO(3) => \NLW_Cb_val3__27_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \Cb_val3__27_carry__1_n_1\,
      CO(1) => \Cb_val3__27_carry__1_n_2\,
      CO(0) => \Cb_val3__27_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Cb_val3__27_carry__1_i_1_n_0\,
      DI(1) => \Cb_val3__27_carry__1_i_2_n_0\,
      DI(0) => \Cb_val3__27_carry__1_i_3_n_0\,
      O(3) => \Cb_val3__27_carry__1_n_4\,
      O(2) => \Cb_val3__27_carry__1_n_5\,
      O(1) => \Cb_val3__27_carry__1_n_6\,
      O(0) => \Cb_val3__27_carry__1_n_7\,
      S(3) => \Cb_val3__27_carry__1_i_4_n_0\,
      S(2) => \Cb_val3__27_carry__1_i_5_n_0\,
      S(1) => \Cb_val3__27_carry__1_i_6_n_0\,
      S(0) => \Cb_val3__27_carry__1_i_7_n_0\
    );
\Cb_val3__27_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Cr_val3(13),
      I1 => \Cb_val3_carry__1_n_1\,
      O => \Cb_val3__27_carry__1_i_1_n_0\
    );
\Cb_val3__27_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => Cr_val3(14),
      I1 => \Cb_val3_carry__1_n_1\,
      I2 => Cr_val3(12),
      O => \Cb_val3__27_carry__1_i_2_n_0\
    );
\Cb_val3__27_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Cb_val3_carry__1_n_6\,
      I1 => Cr_val3(11),
      I2 => Cr_val3(13),
      O => \Cb_val3__27_carry__1_i_3_n_0\
    );
\Cb_val3__27_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cr_val3(14),
      I1 => \Cb_val3_carry__1_n_1\,
      O => \Cb_val3__27_carry__1_i_4_n_0\
    );
\Cb_val3__27_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Cr_val3(13),
      I1 => \Cb_val3_carry__1_n_1\,
      I2 => Cr_val3(14),
      O => \Cb_val3__27_carry__1_i_5_n_0\
    );
\Cb_val3__27_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => Cr_val3(12),
      I1 => Cr_val3(14),
      I2 => \Cb_val3_carry__1_n_1\,
      I3 => Cr_val3(13),
      O => \Cb_val3__27_carry__1_i_6_n_0\
    );
\Cb_val3__27_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Cb_val3__27_carry__1_i_3_n_0\,
      I1 => Cr_val3(12),
      I2 => \Cb_val3_carry__1_n_1\,
      I3 => Cr_val3(14),
      O => \Cb_val3__27_carry__1_i_7_n_0\
    );
\Cb_val3__27_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Cb_val3_carry__0_n_6\,
      I1 => Cr_val3(7),
      I2 => Cr_val3(9),
      O => \Cb_val3__27_carry_i_1_n_0\
    );
\Cb_val3__27_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(8),
      I1 => \Cb_val3_carry__0_n_7\,
      O => \Cb_val3__27_carry_i_2_n_0\
    );
\Cb_val3__27_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(7),
      I1 => Cb_val3_carry_n_4,
      O => \Cb_val3__27_carry_i_3_n_0\
    );
Cb_val3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Cb_val3_carry_n_0,
      CO(2) => Cb_val3_carry_n_1,
      CO(1) => Cb_val3_carry_n_2,
      CO(0) => Cb_val3_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => Cr_val3(8 downto 7),
      DI(1 downto 0) => B"01",
      O(3) => Cb_val3_carry_n_4,
      O(2) => Cb_val3_carry_n_5,
      O(1) => Cb_val3_carry_n_6,
      O(0) => Cb_val3_carry_n_7,
      S(3) => Cb_val3_carry_i_1_n_0,
      S(2) => Cb_val3_carry_i_2_n_0,
      S(1) => Cb_val3_carry_i_3_n_0,
      S(0) => Cr_val3(7)
    );
\Cb_val3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Cb_val3_carry_n_0,
      CO(3) => \Cb_val3_carry__0_n_0\,
      CO(2) => \Cb_val3_carry__0_n_1\,
      CO(1) => \Cb_val3_carry__0_n_2\,
      CO(0) => \Cb_val3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cr_val3(12 downto 9),
      O(3) => \Cb_val3_carry__0_n_4\,
      O(2) => \Cb_val3_carry__0_n_5\,
      O(1) => \Cb_val3_carry__0_n_6\,
      O(0) => \Cb_val3_carry__0_n_7\,
      S(3) => \Cb_val3_carry__0_i_1_n_0\,
      S(2) => \Cb_val3_carry__0_i_2_n_0\,
      S(1) => \Cb_val3_carry__0_i_3_n_0\,
      S(0) => \Cb_val3_carry__0_i_4_n_0\
    );
\Cb_val3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_val3(12),
      I1 => Cr_val3(14),
      O => \Cb_val3_carry__0_i_1_n_0\
    );
\Cb_val3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_val3(11),
      I1 => Cr_val3(13),
      O => \Cb_val3_carry__0_i_2_n_0\
    );
\Cb_val3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_val3(10),
      I1 => Cr_val3(12),
      O => \Cb_val3_carry__0_i_3_n_0\
    );
\Cb_val3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_val3(9),
      I1 => Cr_val3(11),
      O => \Cb_val3_carry__0_i_4_n_0\
    );
\Cb_val3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cb_val3_carry__0_n_0\,
      CO(3) => \NLW_Cb_val3_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \Cb_val3_carry__1_n_1\,
      CO(1) => \NLW_Cb_val3_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \Cb_val3_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Cr_val3(14 downto 13),
      O(3 downto 2) => \NLW_Cb_val3_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \Cb_val3_carry__1_n_6\,
      O(0) => \Cb_val3_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \Cb_val3_carry__1_i_1_n_0\,
      S(0) => \Cb_val3_carry__1_i_2_n_0\
    );
\Cb_val3_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cr_val3(14),
      O => \Cb_val3_carry__1_i_1_n_0\
    );
\Cb_val3_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cr_val3(13),
      O => \Cb_val3_carry__1_i_2_n_0\
    );
Cb_val3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_val3(8),
      I1 => Cr_val3(10),
      O => Cb_val3_carry_i_1_n_0
    );
Cb_val3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_val3(7),
      I1 => Cr_val3(9),
      O => Cb_val3_carry_i_2_n_0
    );
Cb_val3_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cr_val3(8),
      O => Cb_val3_carry_i_3_n_0
    );
\Cb_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(8),
      Q => Cb_val(0),
      R => '0'
    );
\Cb_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(9),
      Q => Cb_val(1),
      R => '0'
    );
\Cb_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(10),
      Q => Cb_val(2),
      R => '0'
    );
\Cb_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(11),
      Q => Cb_val(3),
      R => '0'
    );
\Cb_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(12),
      Q => Cb_val(4),
      R => '0'
    );
\Cb_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(13),
      Q => Cb_val(5),
      R => '0'
    );
\Cb_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(14),
      Q => Cb_val(6),
      R => '0'
    );
\Cb_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(15),
      Q => Cb_val(7),
      R => '0'
    );
\Cb_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cb_val1(17),
      Q => Cb_val(9),
      R => '0'
    );
\Cr_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(0),
      Q => Cr_l(0),
      R => '0'
    );
\Cr_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(1),
      Q => Cr_l(1),
      R => '0'
    );
\Cr_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(2),
      Q => Cr_l(2),
      R => '0'
    );
\Cr_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(3),
      Q => Cr_l(3),
      R => '0'
    );
\Cr_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(4),
      Q => Cr_l(4),
      R => '0'
    );
\Cr_l_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(5),
      Q => Cr_l(5),
      R => '0'
    );
\Cr_l_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(6),
      Q => Cr_l(6),
      R => '0'
    );
\Cr_l_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(7),
      Q => Cr_l(7),
      R => '0'
    );
\Cr_l_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Cr_r(9),
      Q => Cr_l(9),
      R => '0'
    );
\Cr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(0),
      Q => Cr_r(0),
      R => \^p_0_in\
    );
\Cr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(1),
      Q => Cr_r(1),
      R => \^p_0_in\
    );
\Cr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(2),
      Q => Cr_r(2),
      R => \^p_0_in\
    );
\Cr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(3),
      Q => Cr_r(3),
      R => \^p_0_in\
    );
\Cr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(4),
      Q => Cr_r(4),
      R => \^p_0_in\
    );
\Cr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(5),
      Q => Cr_r(5),
      R => \^p_0_in\
    );
\Cr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(6),
      Q => Cr_r(6),
      R => \^p_0_in\
    );
\Cr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(7),
      Q => Cr_r(7),
      R => \^p_0_in\
    );
\Cr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val(9),
      Q => Cr_r(9),
      R => \^p_0_in\
    );
\Cr_val1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cr_val1__0_carry_n_0\,
      CO(2) => \Cr_val1__0_carry_n_1\,
      CO(1) => \Cr_val1__0_carry_n_2\,
      CO(0) => \Cr_val1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Cr_val1__0_carry_i_1_n_0\,
      DI(2) => \Cr_val1__0_carry_i_2_n_0\,
      DI(1) => Cr_val3_carry_n_6,
      DI(0) => \Cr_val1__0_carry_i_3_n_0\,
      O(3 downto 0) => \NLW_Cr_val1__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cr_val1__0_carry_i_4_n_0\,
      S(2) => \Cr_val1__0_carry_i_5_n_0\,
      S(1) => \Cr_val1__0_carry_i_6_n_0\,
      S(0) => \Cr_val1__0_carry_i_7_n_0\
    );
\Cr_val1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry_n_0\,
      CO(3) => \Cr_val1__0_carry__0_n_0\,
      CO(2) => \Cr_val1__0_carry__0_n_1\,
      CO(1) => \Cr_val1__0_carry__0_n_2\,
      CO(0) => \Cr_val1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Cr_val1__0_carry__0_i_1_n_0\,
      DI(2) => \Cr_val1__0_carry__0_i_2_n_0\,
      DI(1) => \Cr_val1__0_carry__0_i_3_n_0\,
      DI(0) => \Cr_val1__0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_Cr_val1__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Cr_val1__0_carry__0_i_5_n_0\,
      S(2) => \Cr_val1__0_carry__0_i_6_n_0\,
      S(1) => \Cr_val1__0_carry__0_i_7_n_0\,
      S(0) => \Cr_val1__0_carry__0_i_8_n_0\
    );
\Cr_val1__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Cr_val3(7),
      I1 => \Cr_val3__39_carry__0_n_7\,
      I2 => \Cr_val1__0_carry__0_i_9_n_7\,
      O => \Cr_val1__0_carry__0_i_1_n_0\
    );
\Cr_val1__0_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(13),
      I1 => \Cr_val1__0_carry__0_i_14_n_2\,
      O => \Cr_val1__0_carry__0_i_10_n_0\
    );
\Cr_val1__0_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(12),
      I1 => \Cr_val1__0_carry__0_i_14_n_7\,
      O => \Cr_val1__0_carry__0_i_11_n_0\
    );
\Cr_val1__0_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(11),
      I1 => \Cr_val1__0_carry_i_16_n_4\,
      O => \Cr_val1__0_carry__0_i_12_n_0\
    );
\Cr_val1__0_carry__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(10),
      I1 => \Cr_val1__0_carry_i_16_n_5\,
      O => \Cr_val1__0_carry__0_i_13_n_0\
    );
\Cr_val1__0_carry__0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry_i_16_n_0\,
      CO(3 downto 2) => \NLW_Cr_val1__0_carry__0_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Cr_val1__0_carry__0_i_14_n_2\,
      CO(0) => \NLW_Cr_val1__0_carry__0_i_14_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Cr_val1__0_carry__0_i_14_O_UNCONNECTED\(3 downto 1),
      O(0) => \Cr_val1__0_carry__0_i_14_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Cb_val3(14)
    );
\Cr_val1__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cr_val3__39_carry_n_5\,
      I1 => \Cr_val1__0_carry_i_9_n_5\,
      O => \Cr_val1__0_carry__0_i_2_n_0\
    );
\Cr_val1__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cr_val3__39_carry_n_6\,
      I1 => \Cr_val1__0_carry_i_9_n_6\,
      O => \Cr_val1__0_carry__0_i_3_n_0\
    );
\Cr_val1__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => Y_val3(1),
      I1 => Cr_val3_carry_n_4,
      I2 => \Cr_val1__0_carry_i_9_n_7\,
      O => \Cr_val1__0_carry__0_i_4_n_0\
    );
\Cr_val1__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_7\,
      I1 => \Cr_val1__0_carry__0_i_9_n_7\,
      I2 => Cr_val3(7),
      I3 => \Cr_val1__0_carry_i_9_n_4\,
      I4 => \Cr_val3__39_carry_n_4\,
      O => \Cr_val1__0_carry__0_i_5_n_0\
    );
\Cr_val1__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \Cr_val1__0_carry_i_9_n_5\,
      I1 => \Cr_val3__39_carry_n_5\,
      I2 => \Cr_val3__39_carry_n_4\,
      I3 => \Cr_val1__0_carry_i_9_n_4\,
      O => \Cr_val1__0_carry__0_i_6_n_0\
    );
\Cr_val1__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \Cr_val1__0_carry_i_9_n_6\,
      I1 => \Cr_val3__39_carry_n_6\,
      I2 => \Cr_val3__39_carry_n_5\,
      I3 => \Cr_val1__0_carry_i_9_n_5\,
      O => \Cr_val1__0_carry__0_i_7_n_0\
    );
\Cr_val1__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41BEBE41"
    )
        port map (
      I0 => \Cr_val1__0_carry_i_9_n_7\,
      I1 => Cr_val3_carry_n_4,
      I2 => Y_val3(1),
      I3 => \Cr_val3__39_carry_n_6\,
      I4 => \Cr_val1__0_carry_i_9_n_6\,
      O => \Cr_val1__0_carry__0_i_8_n_0\
    );
\Cr_val1__0_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry_i_9_n_0\,
      CO(3) => \Cr_val1__0_carry__0_i_9_n_0\,
      CO(2) => \Cr_val1__0_carry__0_i_9_n_1\,
      CO(1) => \Cr_val1__0_carry__0_i_9_n_2\,
      CO(0) => \Cr_val1__0_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cb_val3(13 downto 10),
      O(3) => \Cr_val1__0_carry__0_i_9_n_4\,
      O(2) => \Cr_val1__0_carry__0_i_9_n_5\,
      O(1) => \Cr_val1__0_carry__0_i_9_n_6\,
      O(0) => \Cr_val1__0_carry__0_i_9_n_7\,
      S(3) => \Cr_val1__0_carry__0_i_10_n_0\,
      S(2) => \Cr_val1__0_carry__0_i_11_n_0\,
      S(1) => \Cr_val1__0_carry__0_i_12_n_0\,
      S(0) => \Cr_val1__0_carry__0_i_13_n_0\
    );
\Cr_val1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry__0_n_0\,
      CO(3) => \Cr_val1__0_carry__1_n_0\,
      CO(2) => \Cr_val1__0_carry__1_n_1\,
      CO(1) => \Cr_val1__0_carry__1_n_2\,
      CO(0) => \Cr_val1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \Cr_val1__0_carry__1_i_1_n_0\,
      DI(2) => \Cr_val1__0_carry__1_i_2_n_0\,
      DI(1) => \Cr_val1__0_carry__1_i_3_n_0\,
      DI(0) => \Cr_val1__0_carry__1_i_4_n_0\,
      O(3 downto 0) => Cr_val1(11 downto 8),
      S(3) => \Cr_val1__0_carry__1_i_5_n_0\,
      S(2) => \Cr_val1__0_carry__1_i_6_n_0\,
      S(1) => \Cr_val1__0_carry__1_i_7_n_0\,
      S(0) => \Cr_val1__0_carry__1_i_8_n_0\
    );
\Cr_val1__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_4\,
      I1 => \Cr_val1__0_carry__0_i_9_n_4\,
      I2 => Cr_val3(10),
      O => \Cr_val1__0_carry__1_i_1_n_0\
    );
\Cr_val1__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_5\,
      I1 => \Cr_val1__0_carry__0_i_9_n_5\,
      I2 => Cr_val3(9),
      O => \Cr_val1__0_carry__1_i_2_n_0\
    );
\Cr_val1__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_6\,
      I1 => \Cr_val1__0_carry__0_i_9_n_6\,
      I2 => Cr_val3(8),
      O => \Cr_val1__0_carry__1_i_3_n_0\
    );
\Cr_val1__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_7\,
      I1 => \Cr_val1__0_carry__0_i_9_n_7\,
      I2 => Cr_val3(7),
      O => \Cr_val1__0_carry__1_i_4_n_0\
    );
\Cr_val1__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cr_val3__39_carry__1_n_7\,
      I1 => \Cr_val1__0_carry__1_i_9_n_7\,
      I2 => Cr_val3(11),
      I3 => \Cr_val1__0_carry__1_i_1_n_0\,
      O => \Cr_val1__0_carry__1_i_5_n_0\
    );
\Cr_val1__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_4\,
      I1 => \Cr_val1__0_carry__0_i_9_n_4\,
      I2 => Cr_val3(10),
      I3 => \Cr_val1__0_carry__1_i_2_n_0\,
      O => \Cr_val1__0_carry__1_i_6_n_0\
    );
\Cr_val1__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_5\,
      I1 => \Cr_val1__0_carry__0_i_9_n_5\,
      I2 => Cr_val3(9),
      I3 => \Cr_val1__0_carry__1_i_3_n_0\,
      O => \Cr_val1__0_carry__1_i_7_n_0\
    );
\Cr_val1__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cr_val3__39_carry__0_n_6\,
      I1 => \Cr_val1__0_carry__0_i_9_n_6\,
      I2 => Cr_val3(8),
      I3 => \Cr_val1__0_carry__1_i_4_n_0\,
      O => \Cr_val1__0_carry__1_i_8_n_0\
    );
\Cr_val1__0_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry__0_i_9_n_0\,
      CO(3 downto 2) => \NLW_Cr_val1__0_carry__1_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Cr_val1__0_carry__1_i_9_n_2\,
      CO(0) => \NLW_Cr_val1__0_carry__1_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Cb_val3(14),
      O(3 downto 1) => \NLW_Cr_val1__0_carry__1_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \Cr_val1__0_carry__1_i_9_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Cb_val3(14)
    );
\Cr_val1__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry__1_n_0\,
      CO(3) => \Cr_val1__0_carry__2_n_0\,
      CO(2) => \Cr_val1__0_carry__2_n_1\,
      CO(1) => \Cr_val1__0_carry__2_n_2\,
      CO(0) => \Cr_val1__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Cr_val1__0_carry__2_i_1_n_0\,
      DI(1) => \Cr_val1__0_carry__2_i_2_n_0\,
      DI(0) => \Cr_val1__0_carry__2_i_3_n_0\,
      O(3 downto 0) => Cr_val1(15 downto 12),
      S(3) => \Cr_val1__0_carry__2_i_4_n_0\,
      S(2) => \Cr_val1__0_carry__2_i_5_n_0\,
      S(1) => \Cr_val1__0_carry__2_i_6_n_0\,
      S(0) => \Cr_val1__0_carry__2_i_7_n_0\
    );
\Cr_val1__0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Cr_val3(13),
      I1 => \Cr_val3__39_carry__1_n_5\,
      O => \Cr_val1__0_carry__2_i_1_n_0\
    );
\Cr_val1__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cr_val3__39_carry__1_n_6\,
      I1 => \Cr_val1__0_carry__1_i_9_n_2\,
      I2 => Cr_val3(12),
      O => \Cr_val1__0_carry__2_i_2_n_0\
    );
\Cr_val1__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \Cr_val3__39_carry__1_n_7\,
      I1 => \Cr_val1__0_carry__1_i_9_n_7\,
      I2 => Cr_val3(11),
      O => \Cr_val1__0_carry__2_i_3_n_0\
    );
\Cr_val1__0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Cr_val3(14),
      I1 => \Cr_val3__39_carry__1_n_4\,
      O => \Cr_val1__0_carry__2_i_4_n_0\
    );
\Cr_val1__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \Cr_val3__39_carry__1_n_5\,
      I1 => Cr_val3(13),
      I2 => \Cr_val3__39_carry__1_n_4\,
      I3 => Cr_val3(14),
      O => \Cr_val1__0_carry__2_i_5_n_0\
    );
\Cr_val1__0_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => Cr_val3(12),
      I1 => \Cr_val1__0_carry__1_i_9_n_2\,
      I2 => \Cr_val3__39_carry__1_n_6\,
      I3 => \Cr_val3__39_carry__1_n_5\,
      I4 => Cr_val3(13),
      O => \Cr_val1__0_carry__2_i_6_n_0\
    );
\Cr_val1__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cr_val1__0_carry__2_i_3_n_0\,
      I1 => \Cr_val1__0_carry__1_i_9_n_2\,
      I2 => \Cr_val3__39_carry__1_n_6\,
      I3 => Cr_val3(12),
      O => \Cr_val1__0_carry__2_i_7_n_0\
    );
\Cr_val1__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_Cr_val1__0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Cr_val1__0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => Cr_val1(17),
      S(3 downto 0) => B"0001"
    );
\Cr_val1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cr_val3_carry_n_5,
      I1 => \Cr_val1__0_carry_i_8_n_6\,
      O => \Cr_val1__0_carry_i_1_n_0\
    );
\Cr_val1__0_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(11),
      I1 => Cb_val3(9),
      O => \Cr_val1__0_carry_i_10_n_0\
    );
\Cr_val1__0_carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(10),
      I1 => Y_val2(1),
      O => \Cr_val1__0_carry_i_11_n_0\
    );
\Cr_val1__0_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(9),
      I1 => Cb_val3(7),
      O => \Cr_val1__0_carry_i_12_n_0\
    );
\Cr_val1__0_carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(9),
      I1 => \Cr_val1__0_carry_i_16_n_6\,
      O => \Cr_val1__0_carry_i_13_n_0\
    );
\Cr_val1__0_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(1),
      I1 => \Cr_val1__0_carry_i_16_n_7\,
      O => \Cr_val1__0_carry_i_14_n_0\
    );
\Cr_val1__0_carry_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(7),
      I1 => \Cr_val1__0_carry_i_8_n_4\,
      O => \Cr_val1__0_carry_i_15_n_0\
    );
\Cr_val1__0_carry_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val1__0_carry_i_8_n_0\,
      CO(3) => \Cr_val1__0_carry_i_16_n_0\,
      CO(2) => \Cr_val1__0_carry_i_16_n_1\,
      CO(1) => \Cr_val1__0_carry_i_16_n_2\,
      CO(0) => \Cr_val1__0_carry_i_16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Cb_val3(14 downto 12),
      O(3) => \Cr_val1__0_carry_i_16_n_4\,
      O(2) => \Cr_val1__0_carry_i_16_n_5\,
      O(1) => \Cr_val1__0_carry_i_16_n_6\,
      O(0) => \Cr_val1__0_carry_i_16_n_7\,
      S(3) => Cb_val3(13),
      S(2) => \Cr_val1__0_carry_i_17_n_0\,
      S(1) => \Cr_val1__0_carry_i_18_n_0\,
      S(0) => \Cr_val1__0_carry_i_19_n_0\
    );
\Cr_val1__0_carry_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(14),
      I1 => Cb_val3(12),
      O => \Cr_val1__0_carry_i_17_n_0\
    );
\Cr_val1__0_carry_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(13),
      I1 => Cb_val3(11),
      O => \Cr_val1__0_carry_i_18_n_0\
    );
\Cr_val1__0_carry_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(12),
      I1 => Cb_val3(10),
      O => \Cr_val1__0_carry_i_19_n_0\
    );
\Cr_val1__0_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cr_val3_carry_n_6,
      O => \Cr_val1__0_carry_i_2_n_0\
    );
\Cr_val1__0_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cb_val3(7),
      O => \Cr_val1__0_carry_i_3_n_0\
    );
\Cr_val1__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \Cr_val1__0_carry_i_8_n_6\,
      I1 => Cr_val3_carry_n_5,
      I2 => Cr_val3_carry_n_4,
      I3 => Y_val3(1),
      I4 => \Cr_val1__0_carry_i_9_n_7\,
      O => \Cr_val1__0_carry_i_4_n_0\
    );
\Cr_val1__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Cr_val3_carry_n_6,
      I1 => Cr_val3_carry_n_5,
      I2 => \Cr_val1__0_carry_i_8_n_6\,
      O => \Cr_val1__0_carry_i_5_n_0\
    );
\Cr_val1__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_val3_carry_n_6,
      I1 => \Cr_val1__0_carry_i_8_n_7\,
      O => \Cr_val1__0_carry_i_6_n_0\
    );
\Cr_val1__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(7),
      I1 => Cr_val3_carry_n_7,
      O => \Cr_val1__0_carry_i_7_n_0\
    );
\Cr_val1__0_carry_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cr_val1__0_carry_i_8_n_0\,
      CO(2) => \Cr_val1__0_carry_i_8_n_1\,
      CO(1) => \Cr_val1__0_carry_i_8_n_2\,
      CO(0) => \Cr_val1__0_carry_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Cb_val3(11 downto 9),
      DI(0) => '0',
      O(3) => \Cr_val1__0_carry_i_8_n_4\,
      O(2) => \Cr_val1__0_carry_i_8_n_5\,
      O(1) => \Cr_val1__0_carry_i_8_n_6\,
      O(0) => \Cr_val1__0_carry_i_8_n_7\,
      S(3) => \Cr_val1__0_carry_i_10_n_0\,
      S(2) => \Cr_val1__0_carry_i_11_n_0\,
      S(1) => \Cr_val1__0_carry_i_12_n_0\,
      S(0) => Y_val2(1)
    );
\Cr_val1__0_carry_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cr_val1__0_carry_i_9_n_0\,
      CO(2) => \Cr_val1__0_carry_i_9_n_1\,
      CO(1) => \Cr_val1__0_carry_i_9_n_2\,
      CO(0) => \Cr_val1__0_carry_i_9_n_3\,
      CYINIT => '0',
      DI(3) => Cb_val3(9),
      DI(2) => Y_val2(1),
      DI(1) => Cb_val3(7),
      DI(0) => '0',
      O(3) => \Cr_val1__0_carry_i_9_n_4\,
      O(2) => \Cr_val1__0_carry_i_9_n_5\,
      O(1) => \Cr_val1__0_carry_i_9_n_6\,
      O(0) => \Cr_val1__0_carry_i_9_n_7\,
      S(3) => \Cr_val1__0_carry_i_13_n_0\,
      S(2) => \Cr_val1__0_carry_i_14_n_0\,
      S(1) => \Cr_val1__0_carry_i_15_n_0\,
      S(0) => \Cr_val1__0_carry_i_8_n_5\
    );
\Cr_val3__19_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cr_val3__19_carry_n_0\,
      CO(2) => \Cr_val3__19_carry_n_1\,
      CO(1) => \Cr_val3__19_carry_n_2\,
      CO(0) => \Cr_val3__19_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => G_r(4 downto 2),
      DI(0) => '0',
      O(3) => \Cr_val3__19_carry_n_4\,
      O(2) => \Cr_val3__19_carry_n_5\,
      O(1) => \Cr_val3__19_carry_n_6\,
      O(0) => \NLW_Cr_val3__19_carry_O_UNCONNECTED\(0),
      S(3) => \Cr_val3__19_carry_i_1_n_0\,
      S(2) => \Cr_val3__19_carry_i_2_n_0\,
      S(1) => \Cr_val3__19_carry_i_3_n_0\,
      S(0) => G_r(1)
    );
\Cr_val3__19_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val3__19_carry_n_0\,
      CO(3) => \Cr_val3__19_carry__0_n_0\,
      CO(2) => \Cr_val3__19_carry__0_n_1\,
      CO(1) => \Cr_val3__19_carry__0_n_2\,
      CO(0) => \Cr_val3__19_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => G_r(7 downto 5),
      O(3) => \Cr_val3__19_carry__0_n_4\,
      O(2) => \Cr_val3__19_carry__0_n_5\,
      O(1) => \Cr_val3__19_carry__0_n_6\,
      O(0) => \Cr_val3__19_carry__0_n_7\,
      S(3) => G_r(6),
      S(2) => \Cr_val3__19_carry__0_i_1_n_0\,
      S(1) => \Cr_val3__19_carry__0_i_2_n_0\,
      S(0) => \Cr_val3__19_carry__0_i_3_n_0\
    );
\Cr_val3__19_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(7),
      I1 => G_r(5),
      O => \Cr_val3__19_carry__0_i_1_n_0\
    );
\Cr_val3__19_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(6),
      I1 => G_r(4),
      O => \Cr_val3__19_carry__0_i_2_n_0\
    );
\Cr_val3__19_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(5),
      I1 => G_r(3),
      O => \Cr_val3__19_carry__0_i_3_n_0\
    );
\Cr_val3__19_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val3__19_carry__0_n_0\,
      CO(3 downto 2) => \NLW_Cr_val3__19_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Cr_val3__19_carry__1_n_2\,
      CO(0) => \NLW_Cr_val3__19_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Cr_val3__19_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Cr_val3__19_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => G_r(7)
    );
\Cr_val3__19_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(4),
      I1 => G_r(2),
      O => \Cr_val3__19_carry_i_1_n_0\
    );
\Cr_val3__19_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(3),
      I1 => G_r(1),
      O => \Cr_val3__19_carry_i_2_n_0\
    );
\Cr_val3__19_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => G_r(2),
      I1 => Y_val3(1),
      O => \Cr_val3__19_carry_i_3_n_0\
    );
\Cr_val3__39_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cr_val3__39_carry_n_0\,
      CO(2) => \Cr_val3__39_carry_n_1\,
      CO(1) => \Cr_val3__39_carry_n_2\,
      CO(0) => \Cr_val3__39_carry_n_3\,
      CYINIT => '0',
      DI(3) => Y_val3(1),
      DI(2) => \Cr_val3_carry__0_n_6\,
      DI(1) => \Cr_val3_carry__0_n_7\,
      DI(0) => Cr_val3_carry_n_4,
      O(3) => \Cr_val3__39_carry_n_4\,
      O(2) => \Cr_val3__39_carry_n_5\,
      O(1) => \Cr_val3__39_carry_n_6\,
      O(0) => \NLW_Cr_val3__39_carry_O_UNCONNECTED\(0),
      S(3) => \Cr_val3__39_carry_i_1_n_0\,
      S(2) => \Cr_val3__39_carry_i_2_n_0\,
      S(1) => \Cr_val3__39_carry_i_3_n_0\,
      S(0) => \Cr_val3__39_carry_i_4_n_0\
    );
\Cr_val3__39_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val3__39_carry_n_0\,
      CO(3) => \Cr_val3__39_carry__0_n_0\,
      CO(2) => \Cr_val3__39_carry__0_n_1\,
      CO(1) => \Cr_val3__39_carry__0_n_2\,
      CO(0) => \Cr_val3__39_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Cr_val3__39_carry__0_i_1_n_0\,
      DI(2) => \Cr_val3__39_carry__0_i_2_n_0\,
      DI(1) => \Cr_val3__39_carry__0_i_3_n_0\,
      DI(0) => \Cr_val3__39_carry__0_i_4_n_0\,
      O(3) => \Cr_val3__39_carry__0_n_4\,
      O(2) => \Cr_val3__39_carry__0_n_5\,
      O(1) => \Cr_val3__39_carry__0_n_6\,
      O(0) => \Cr_val3__39_carry__0_n_7\,
      S(3) => \Cr_val3__39_carry__0_i_5_n_0\,
      S(2) => \Cr_val3__39_carry__0_i_6_n_0\,
      S(1) => \Cr_val3__39_carry__0_i_7_n_0\,
      S(0) => \Cr_val3__39_carry__0_i_8_n_0\
    );
\Cr_val3__39_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Cr_val3__19_carry__0_n_6\,
      I1 => \Cr_val3_carry__1_n_6\,
      I2 => G_r(3),
      O => \Cr_val3__39_carry__0_i_1_n_0\
    );
\Cr_val3__39_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Cr_val3__19_carry__0_n_7\,
      I1 => \Cr_val3_carry__1_n_7\,
      I2 => G_r(2),
      O => \Cr_val3__39_carry__0_i_2_n_0\
    );
\Cr_val3__39_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Cr_val3__19_carry_n_4\,
      I1 => \Cr_val3_carry__0_n_4\,
      I2 => G_r(1),
      O => \Cr_val3__39_carry__0_i_3_n_0\
    );
\Cr_val3__39_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => G_r(1),
      I1 => \Cr_val3__19_carry_n_4\,
      I2 => \Cr_val3_carry__0_n_4\,
      O => \Cr_val3__39_carry__0_i_4_n_0\
    );
\Cr_val3__39_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Cr_val3_carry__1_n_1\,
      I1 => \Cr_val3__19_carry__0_n_5\,
      I2 => G_r(4),
      I3 => \Cr_val3__39_carry__0_i_1_n_0\,
      O => \Cr_val3__39_carry__0_i_5_n_0\
    );
\Cr_val3__39_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cr_val3__19_carry__0_n_6\,
      I1 => \Cr_val3_carry__1_n_6\,
      I2 => G_r(3),
      I3 => \Cr_val3__39_carry__0_i_2_n_0\,
      O => \Cr_val3__39_carry__0_i_6_n_0\
    );
\Cr_val3__39_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Cr_val3__19_carry__0_n_7\,
      I1 => \Cr_val3_carry__1_n_7\,
      I2 => G_r(2),
      I3 => \Cr_val3__39_carry__0_i_3_n_0\,
      O => \Cr_val3__39_carry__0_i_7_n_0\
    );
\Cr_val3__39_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \Cr_val3__19_carry_n_4\,
      I1 => \Cr_val3_carry__0_n_4\,
      I2 => G_r(1),
      I3 => \Cr_val3_carry__0_n_5\,
      I4 => \Cr_val3__19_carry_n_5\,
      O => \Cr_val3__39_carry__0_i_8_n_0\
    );
\Cr_val3__39_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val3__39_carry__0_n_0\,
      CO(3) => \NLW_Cr_val3__39_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \Cr_val3__39_carry__1_n_1\,
      CO(1) => \Cr_val3__39_carry__1_n_2\,
      CO(0) => \Cr_val3__39_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Cr_val3__39_carry__1_i_1_n_0\,
      DI(1) => \Cr_val3__39_carry__1_i_2_n_0\,
      DI(0) => \Cr_val3__39_carry__1_i_3_n_0\,
      O(3) => \Cr_val3__39_carry__1_n_4\,
      O(2) => \Cr_val3__39_carry__1_n_5\,
      O(1) => \Cr_val3__39_carry__1_n_6\,
      O(0) => \Cr_val3__39_carry__1_n_7\,
      S(3) => \Cr_val3__39_carry__1_i_4_n_0\,
      S(2) => \Cr_val3__39_carry__1_i_5_n_0\,
      S(1) => \Cr_val3__39_carry__1_i_6_n_0\,
      S(0) => \Cr_val3__39_carry__1_i_7_n_0\
    );
\Cr_val3__39_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \Cr_val3_carry__1_n_1\,
      I1 => \Cr_val3__19_carry__1_n_7\,
      I2 => G_r(6),
      O => \Cr_val3__39_carry__1_i_1_n_0\
    );
\Cr_val3__39_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \Cr_val3_carry__1_n_1\,
      I1 => \Cr_val3__19_carry__0_n_4\,
      I2 => G_r(5),
      O => \Cr_val3__39_carry__1_i_2_n_0\
    );
\Cr_val3__39_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \Cr_val3_carry__1_n_1\,
      I1 => \Cr_val3__19_carry__0_n_5\,
      I2 => G_r(4),
      O => \Cr_val3__39_carry__1_i_3_n_0\
    );
\Cr_val3__39_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => G_r(7),
      I1 => \Cr_val3__19_carry__1_n_2\,
      I2 => \Cr_val3_carry__1_n_1\,
      O => \Cr_val3__39_carry__1_i_4_n_0\
    );
\Cr_val3__39_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Cr_val3__39_carry__1_i_1_n_0\,
      I1 => \Cr_val3_carry__1_n_1\,
      I2 => \Cr_val3__19_carry__1_n_2\,
      I3 => G_r(7),
      O => \Cr_val3__39_carry__1_i_5_n_0\
    );
\Cr_val3__39_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Cr_val3_carry__1_n_1\,
      I1 => \Cr_val3__19_carry__1_n_7\,
      I2 => G_r(6),
      I3 => \Cr_val3__39_carry__1_i_2_n_0\,
      O => \Cr_val3__39_carry__1_i_6_n_0\
    );
\Cr_val3__39_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \Cr_val3_carry__1_n_1\,
      I1 => \Cr_val3__19_carry__0_n_4\,
      I2 => G_r(5),
      I3 => \Cr_val3__39_carry__1_i_3_n_0\,
      O => \Cr_val3__39_carry__1_i_7_n_0\
    );
\Cr_val3__39_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Cr_val3__19_carry_n_5\,
      I1 => \Cr_val3_carry__0_n_5\,
      I2 => Y_val3(1),
      O => \Cr_val3__39_carry_i_1_n_0\
    );
\Cr_val3__39_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Cr_val3_carry__0_n_6\,
      I1 => \Cr_val3__19_carry_n_6\,
      O => \Cr_val3__39_carry_i_2_n_0\
    );
\Cr_val3__39_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Cr_val3_carry__0_n_7\,
      I1 => Cb_val2_carry_n_7,
      O => \Cr_val3__39_carry_i_3_n_0\
    );
\Cr_val3__39_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3_carry_n_4,
      I1 => Y_val3(1),
      O => \Cr_val3__39_carry_i_4_n_0\
    );
Cr_val3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Cr_val3_carry_n_0,
      CO(2) => Cr_val3_carry_n_1,
      CO(1) => Cr_val3_carry_n_2,
      CO(0) => Cr_val3_carry_n_3,
      CYINIT => '0',
      DI(3) => G_r(1),
      DI(2) => Y_val3(1),
      DI(1 downto 0) => B"01",
      O(3) => Cr_val3_carry_n_4,
      O(2) => Cr_val3_carry_n_5,
      O(1) => Cr_val3_carry_n_6,
      O(0) => Cr_val3_carry_n_7,
      S(3) => Cr_val3_carry_i_1_n_0,
      S(2) => Cr_val3_carry_i_2_n_0,
      S(1) => Cr_val3_carry_i_3_n_0,
      S(0) => Y_val3(1)
    );
\Cr_val3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Cr_val3_carry_n_0,
      CO(3) => \Cr_val3_carry__0_n_0\,
      CO(2) => \Cr_val3_carry__0_n_1\,
      CO(1) => \Cr_val3_carry__0_n_2\,
      CO(0) => \Cr_val3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => G_r(5 downto 2),
      O(3) => \Cr_val3_carry__0_n_4\,
      O(2) => \Cr_val3_carry__0_n_5\,
      O(1) => \Cr_val3_carry__0_n_6\,
      O(0) => \Cr_val3_carry__0_n_7\,
      S(3) => \Cr_val3_carry__0_i_1_n_0\,
      S(2) => \Cr_val3_carry__0_i_2_n_0\,
      S(1) => \Cr_val3_carry__0_i_3_n_0\,
      S(0) => \Cr_val3_carry__0_i_4_n_0\
    );
\Cr_val3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(7),
      I1 => G_r(5),
      O => \Cr_val3_carry__0_i_1_n_0\
    );
\Cr_val3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(4),
      I1 => G_r(6),
      O => \Cr_val3_carry__0_i_2_n_0\
    );
\Cr_val3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(3),
      I1 => G_r(5),
      O => \Cr_val3_carry__0_i_3_n_0\
    );
\Cr_val3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(2),
      I1 => G_r(4),
      O => \Cr_val3_carry__0_i_4_n_0\
    );
\Cr_val3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cr_val3_carry__0_n_0\,
      CO(3) => \NLW_Cr_val3_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \Cr_val3_carry__1_n_1\,
      CO(1) => \NLW_Cr_val3_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \Cr_val3_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => G_r(7 downto 6),
      O(3 downto 2) => \NLW_Cr_val3_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \Cr_val3_carry__1_n_6\,
      O(0) => \Cr_val3_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \Cr_val3_carry__1_i_1_n_0\,
      S(0) => \Cr_val3_carry__1_i_2_n_0\
    );
\Cr_val3_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_r(7),
      O => \Cr_val3_carry__1_i_1_n_0\
    );
\Cr_val3_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_r(6),
      O => \Cr_val3_carry__1_i_2_n_0\
    );
Cr_val3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(1),
      I1 => G_r(3),
      O => Cr_val3_carry_i_1_n_0
    );
Cr_val3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Y_val3(1),
      I1 => G_r(2),
      O => Cr_val3_carry_i_2_n_0
    );
Cr_val3_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_r(1),
      O => Cr_val3_carry_i_3_n_0
    );
\Cr_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(8),
      Q => Cr_val(0),
      R => '0'
    );
\Cr_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(9),
      Q => Cr_val(1),
      R => '0'
    );
\Cr_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(10),
      Q => Cr_val(2),
      R => '0'
    );
\Cr_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(11),
      Q => Cr_val(3),
      R => '0'
    );
\Cr_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(12),
      Q => Cr_val(4),
      R => '0'
    );
\Cr_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(13),
      Q => Cr_val(5),
      R => '0'
    );
\Cr_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(14),
      Q => Cr_val(6),
      R => '0'
    );
\Cr_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(15),
      Q => Cr_val(7),
      R => '0'
    );
\Cr_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Cr_val1(17),
      Q => Cr_val(9),
      R => '0'
    );
\G_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(8),
      Q => Y_val3(1),
      R => \^p_0_in\
    );
\G_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(9),
      Q => G_r(1),
      R => \^p_0_in\
    );
\G_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(10),
      Q => G_r(2),
      R => \^p_0_in\
    );
\G_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(11),
      Q => G_r(3),
      R => \^p_0_in\
    );
\G_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(12),
      Q => G_r(4),
      R => \^p_0_in\
    );
\G_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(13),
      Q => G_r(5),
      R => \^p_0_in\
    );
\G_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(14),
      Q => G_r(6),
      R => \^p_0_in\
    );
\G_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(15),
      Q => G_r(7),
      R => \^p_0_in\
    );
\R_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(16),
      Q => Cr_val3(7),
      R => \^p_0_in\
    );
\R_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(17),
      Q => Cr_val3(8),
      R => \^p_0_in\
    );
\R_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(18),
      Q => Cr_val3(9),
      R => \^p_0_in\
    );
\R_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(19),
      Q => Cr_val3(10),
      R => \^p_0_in\
    );
\R_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(20),
      Q => Cr_val3(11),
      R => \^p_0_in\
    );
\R_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(21),
      Q => Cr_val3(12),
      R => \^p_0_in\
    );
\R_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(22),
      Q => Cr_val3(13),
      R => \^p_0_in\
    );
\R_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(23),
      Q => Cr_val3(14),
      R => \^p_0_in\
    );
\Y_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(0),
      Q => \Y_l_reg_n_0_[0]\,
      R => '0'
    );
\Y_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(1),
      Q => \Y_l_reg_n_0_[1]\,
      R => '0'
    );
\Y_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(2),
      Q => \Y_l_reg_n_0_[2]\,
      R => '0'
    );
\Y_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(3),
      Q => \Y_l_reg_n_0_[3]\,
      R => '0'
    );
\Y_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(4),
      Q => \Y_l_reg_n_0_[4]\,
      R => '0'
    );
\Y_l_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(5),
      Q => \Y_l_reg_n_0_[5]\,
      R => '0'
    );
\Y_l_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(6),
      Q => \Y_l_reg_n_0_[6]\,
      R => '0'
    );
\Y_l_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(7),
      Q => \Y_l_reg_n_0_[7]\,
      R => '0'
    );
\Y_l_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => Y_r(8),
      Q => \Y_l_reg_n_0_[8]\,
      R => '0'
    );
\Y_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(0),
      Q => Y_r(0),
      R => \^p_0_in\
    );
\Y_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(1),
      Q => Y_r(1),
      R => \^p_0_in\
    );
\Y_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(2),
      Q => Y_r(2),
      R => \^p_0_in\
    );
\Y_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(3),
      Q => Y_r(3),
      R => \^p_0_in\
    );
\Y_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(4),
      Q => Y_r(4),
      R => \^p_0_in\
    );
\Y_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(5),
      Q => Y_r(5),
      R => \^p_0_in\
    );
\Y_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(6),
      Q => Y_r(6),
      R => \^p_0_in\
    );
\Y_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(7),
      Q => Y_r(7),
      R => \^p_0_in\
    );
\Y_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val(8),
      Q => Y_r(8),
      R => \^p_0_in\
    );
\Y_val2__18_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_val2__18_carry_n_0\,
      CO(2) => \Y_val2__18_carry_n_1\,
      CO(1) => \Y_val2__18_carry_n_2\,
      CO(0) => \Y_val2__18_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Y_val2__18_carry_i_1_n_0\,
      DI(2) => \Y_val2__18_carry_i_2_n_0\,
      DI(1) => \Y_val2__18_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => Y_val2(6 downto 3),
      S(3) => \Y_val2__18_carry_i_4_n_0\,
      S(2) => \Y_val2__18_carry_i_5_n_0\,
      S(1) => \Y_val2__18_carry_i_6_n_0\,
      S(0) => \Y_val2__18_carry_i_7_n_0\
    );
\Y_val2__18_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val2__18_carry_n_0\,
      CO(3) => \Y_val2__18_carry__0_n_0\,
      CO(2) => \Y_val2__18_carry__0_n_1\,
      CO(1) => \Y_val2__18_carry__0_n_2\,
      CO(0) => \Y_val2__18_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Y_val2__18_carry__0_i_1_n_0\,
      DI(2) => \Y_val2__18_carry__0_i_2_n_0\,
      DI(1) => \Y_val2__18_carry__0_i_3_n_0\,
      DI(0) => \Y_val2__18_carry__0_i_4_n_0\,
      O(3 downto 0) => Y_val2(10 downto 7),
      S(3) => \Y_val2__18_carry__0_i_5_n_0\,
      S(2) => \Y_val2__18_carry__0_i_6_n_0\,
      S(1) => \Y_val2__18_carry__0_i_7_n_0\,
      S(0) => \Y_val2__18_carry__0_i_8_n_0\
    );
\Y_val2__18_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Cb_val3(13),
      I1 => \Y_val2_carry__1_n_7\,
      I2 => Cb_val3(11),
      O => \Y_val2__18_carry__0_i_1_n_0\
    );
\Y_val2__18_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Cb_val3(12),
      I1 => \Y_val2_carry__0_n_4\,
      I2 => Cb_val3(10),
      O => \Y_val2__18_carry__0_i_2_n_0\
    );
\Y_val2__18_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Cb_val3(11),
      I1 => \Y_val2_carry__0_n_5\,
      I2 => Cb_val3(9),
      O => \Y_val2__18_carry__0_i_3_n_0\
    );
\Y_val2__18_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Cb_val3(10),
      I1 => \Y_val2_carry__0_n_6\,
      I2 => Y_val2(1),
      O => \Y_val2__18_carry__0_i_4_n_0\
    );
\Y_val2__18_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => Cb_val3(11),
      I1 => \Y_val2_carry__1_n_7\,
      I2 => Cb_val3(13),
      I3 => Cb_val3(14),
      I4 => \Y_val2_carry__1_n_2\,
      I5 => Cb_val3(12),
      O => \Y_val2__18_carry__0_i_5_n_0\
    );
\Y_val2__18_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => Cb_val3(10),
      I1 => \Y_val2_carry__0_n_4\,
      I2 => Cb_val3(12),
      I3 => Cb_val3(13),
      I4 => \Y_val2_carry__1_n_7\,
      I5 => Cb_val3(11),
      O => \Y_val2__18_carry__0_i_6_n_0\
    );
\Y_val2__18_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => Cb_val3(9),
      I1 => \Y_val2_carry__0_n_5\,
      I2 => Cb_val3(11),
      I3 => Cb_val3(12),
      I4 => \Y_val2_carry__0_n_4\,
      I5 => Cb_val3(10),
      O => \Y_val2__18_carry__0_i_7_n_0\
    );
\Y_val2__18_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => Y_val2(1),
      I1 => \Y_val2_carry__0_n_6\,
      I2 => Cb_val3(10),
      I3 => Cb_val3(11),
      I4 => \Y_val2_carry__0_n_5\,
      I5 => Cb_val3(9),
      O => \Y_val2__18_carry__0_i_8_n_0\
    );
\Y_val2__18_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val2__18_carry__0_n_0\,
      CO(3 downto 1) => \NLW_Y_val2__18_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Y_val2__18_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Y_val2__18_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_Y_val2__18_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Y_val2(12 downto 11),
      S(3 downto 2) => B"00",
      S(1) => \Y_val2__18_carry__1_i_2_n_0\,
      S(0) => \Y_val2__18_carry__1_i_3_n_0\
    );
\Y_val2__18_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Cb_val3(14),
      I1 => \Y_val2_carry__1_n_2\,
      I2 => Cb_val3(12),
      O => \Y_val2__18_carry__1_i_1_n_0\
    );
\Y_val2__18_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_val3(13),
      I1 => Cb_val3(14),
      O => \Y_val2__18_carry__1_i_2_n_0\
    );
\Y_val2__18_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => Cb_val3(12),
      I1 => \Y_val2_carry__1_n_2\,
      I2 => Cb_val3(14),
      I3 => Cb_val3(13),
      O => \Y_val2__18_carry__1_i_3_n_0\
    );
\Y_val2__18_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Cb_val3(9),
      I1 => \Y_val2_carry__0_n_7\,
      I2 => Cb_val3(7),
      O => \Y_val2__18_carry_i_1_n_0\
    );
\Y_val2__18_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Cb_val3(9),
      I1 => \Y_val2_carry__0_n_7\,
      I2 => Cb_val3(7),
      O => \Y_val2__18_carry_i_2_n_0\
    );
\Y_val2__18_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Y_val2_carry_n_5,
      I1 => Cb_val3(7),
      O => \Y_val2__18_carry_i_3_n_0\
    );
\Y_val2__18_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => Cb_val3(7),
      I1 => \Y_val2_carry__0_n_7\,
      I2 => Cb_val3(9),
      I3 => Cb_val3(10),
      I4 => \Y_val2_carry__0_n_6\,
      I5 => Y_val2(1),
      O => \Y_val2__18_carry_i_4_n_0\
    );
\Y_val2__18_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => Cb_val3(9),
      I1 => \Y_val2_carry__0_n_7\,
      I2 => Cb_val3(7),
      I3 => Y_val2(1),
      I4 => Y_val2_carry_n_4,
      O => \Y_val2__18_carry_i_5_n_0\
    );
\Y_val2__18_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => Cb_val3(7),
      I1 => Y_val2_carry_n_5,
      I2 => Y_val2_carry_n_4,
      I3 => Y_val2(1),
      O => \Y_val2__18_carry_i_6_n_0\
    );
\Y_val2__18_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(7),
      I1 => Y_val2_carry_n_5,
      O => \Y_val2__18_carry_i_7_n_0\
    );
Y_val2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Y_val2_carry_n_0,
      CO(2) => Y_val2_carry_n_1,
      CO(1) => Y_val2_carry_n_2,
      CO(0) => Y_val2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Cb_val3(11 downto 9),
      DI(0) => '0',
      O(3) => Y_val2_carry_n_4,
      O(2) => Y_val2_carry_n_5,
      O(1) => Y_val2(2),
      O(0) => NLW_Y_val2_carry_O_UNCONNECTED(0),
      S(3) => Y_val2_carry_i_1_n_0,
      S(2) => Y_val2_carry_i_2_n_0,
      S(1) => Y_val2_carry_i_3_n_0,
      S(0) => Y_val2(1)
    );
\Y_val2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Y_val2_carry_n_0,
      CO(3) => \Y_val2_carry__0_n_0\,
      CO(2) => \Y_val2_carry__0_n_1\,
      CO(1) => \Y_val2_carry__0_n_2\,
      CO(0) => \Y_val2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Cb_val3(14 downto 12),
      O(3) => \Y_val2_carry__0_n_4\,
      O(2) => \Y_val2_carry__0_n_5\,
      O(1) => \Y_val2_carry__0_n_6\,
      O(0) => \Y_val2_carry__0_n_7\,
      S(3) => Cb_val3(13),
      S(2) => \Y_val2_carry__0_i_1_n_0\,
      S(1) => \Y_val2_carry__0_i_2_n_0\,
      S(0) => \Y_val2_carry__0_i_3_n_0\
    );
\Y_val2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(14),
      I1 => Cb_val3(12),
      O => \Y_val2_carry__0_i_1_n_0\
    );
\Y_val2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(13),
      I1 => Cb_val3(11),
      O => \Y_val2_carry__0_i_2_n_0\
    );
\Y_val2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(12),
      I1 => Cb_val3(10),
      O => \Y_val2_carry__0_i_3_n_0\
    );
\Y_val2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_Y_val2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Y_val2_carry__1_n_2\,
      CO(0) => \NLW_Y_val2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Y_val2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Y_val2_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Cb_val3(14)
    );
Y_val2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(11),
      I1 => Cb_val3(9),
      O => Y_val2_carry_i_1_n_0
    );
Y_val2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(10),
      I1 => Y_val2(1),
      O => Y_val2_carry_i_2_n_0
    );
Y_val2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(9),
      I1 => Cb_val3(7),
      O => Y_val2_carry_i_3_n_0
    );
\Y_val3__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_val3__25_carry_n_0\,
      CO(2) => \Y_val3__25_carry_n_1\,
      CO(1) => \Y_val3__25_carry_n_2\,
      CO(0) => \Y_val3__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Y_val3_carry__0_n_7\,
      DI(2) => Y_val3_carry_n_4,
      DI(1) => Y_val3_carry_n_5,
      DI(0) => '0',
      O(3) => \Y_val3__25_carry_n_4\,
      O(2) => \Y_val3__25_carry_n_5\,
      O(1) => \Y_val3__25_carry_n_6\,
      O(0) => \Y_val3__25_carry_n_7\,
      S(3) => \Y_val3__25_carry_i_1_n_0\,
      S(2) => \Y_val3__25_carry_i_2_n_0\,
      S(1) => \Y_val3__25_carry_i_3_n_0\,
      S(0) => Y_val3_carry_n_6
    );
\Y_val3__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3__25_carry_n_0\,
      CO(3) => \Y_val3__25_carry__0_n_0\,
      CO(2) => \Y_val3__25_carry__0_n_1\,
      CO(1) => \Y_val3__25_carry__0_n_2\,
      CO(0) => \Y_val3__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Y_val3__25_carry__0_i_1_n_0\,
      DI(2) => \Y_val3__25_carry__0_i_2_n_0\,
      DI(1) => \Y_val3__25_carry__0_i_3_n_0\,
      DI(0) => Cr_val3(7),
      O(3) => \Y_val3__25_carry__0_n_4\,
      O(2) => \Y_val3__25_carry__0_n_5\,
      O(1) => \Y_val3__25_carry__0_n_6\,
      O(0) => \Y_val3__25_carry__0_n_7\,
      S(3) => \Y_val3__25_carry__0_i_4_n_0\,
      S(2) => \Y_val3__25_carry__0_i_5_n_0\,
      S(1) => \Y_val3__25_carry__0_i_6_n_0\,
      S(0) => \Y_val3__25_carry__0_i_7_n_0\
    );
\Y_val3__25_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Cr_val3(12),
      I1 => \Y_val3_carry__0_n_4\,
      I2 => Cr_val3(9),
      O => \Y_val3__25_carry__0_i_1_n_0\
    );
\Y_val3__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Cr_val3(11),
      I1 => \Y_val3_carry__0_n_5\,
      I2 => Cr_val3(8),
      O => \Y_val3__25_carry__0_i_2_n_0\
    );
\Y_val3__25_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Cr_val3(8),
      I1 => Cr_val3(11),
      I2 => \Y_val3_carry__0_n_5\,
      O => \Y_val3__25_carry__0_i_3_n_0\
    );
\Y_val3__25_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Cr_val3(13),
      I1 => \Y_val3_carry__1_n_7\,
      I2 => Cr_val3(10),
      I3 => \Y_val3__25_carry__0_i_1_n_0\,
      O => \Y_val3__25_carry__0_i_4_n_0\
    );
\Y_val3__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Cr_val3(12),
      I1 => \Y_val3_carry__0_n_4\,
      I2 => Cr_val3(9),
      I3 => \Y_val3__25_carry__0_i_2_n_0\,
      O => \Y_val3__25_carry__0_i_5_n_0\
    );
\Y_val3__25_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => Cr_val3(11),
      I1 => \Y_val3_carry__0_n_5\,
      I2 => Cr_val3(8),
      I3 => \Y_val3_carry__0_n_6\,
      I4 => Cr_val3(10),
      O => \Y_val3__25_carry__0_i_6_n_0\
    );
\Y_val3__25_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Cr_val3(10),
      I1 => \Y_val3_carry__0_n_6\,
      I2 => Cr_val3(7),
      O => \Y_val3__25_carry__0_i_7_n_0\
    );
\Y_val3__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3__25_carry__0_n_0\,
      CO(3) => \Y_val3__25_carry__1_n_0\,
      CO(2) => \Y_val3__25_carry__1_n_1\,
      CO(1) => \Y_val3__25_carry__1_n_2\,
      CO(0) => \Y_val3__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Cr_val3(12),
      DI(0) => \Y_val3__25_carry__1_i_1_n_0\,
      O(3) => \Y_val3__25_carry__1_n_4\,
      O(2) => \Y_val3__25_carry__1_n_5\,
      O(1) => \Y_val3__25_carry__1_n_6\,
      O(0) => \Y_val3__25_carry__1_n_7\,
      S(3 downto 2) => Cr_val3(14 downto 13),
      S(1) => \Y_val3__25_carry__1_i_2_n_0\,
      S(0) => \Y_val3__25_carry__1_i_3_n_0\
    );
\Y_val3__25_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Cr_val3(13),
      I1 => \Y_val3_carry__1_n_7\,
      I2 => Cr_val3(10),
      O => \Y_val3__25_carry__1_i_1_n_0\
    );
\Y_val3__25_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => Cr_val3(11),
      I1 => \Y_val3_carry__1_n_2\,
      I2 => Cr_val3(14),
      I3 => Cr_val3(12),
      O => \Y_val3__25_carry__1_i_2_n_0\
    );
\Y_val3__25_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_val3__25_carry__1_i_1_n_0\,
      I1 => \Y_val3_carry__1_n_2\,
      I2 => Cr_val3(14),
      I3 => Cr_val3(11),
      O => \Y_val3__25_carry__1_i_3_n_0\
    );
\Y_val3__25_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Y_val3_carry__0_n_7\,
      I1 => Cr_val3(9),
      O => \Y_val3__25_carry_i_1_n_0\
    );
\Y_val3__25_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3_carry_n_4,
      I1 => Cr_val3(8),
      O => \Y_val3__25_carry_i_2_n_0\
    );
\Y_val3__25_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3_carry_n_5,
      I1 => Cr_val3(7),
      O => \Y_val3__25_carry_i_3_n_0\
    );
Y_val3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Y_val3_carry_n_0,
      CO(2) => Y_val3_carry_n_1,
      CO(1) => Y_val3_carry_n_2,
      CO(0) => Y_val3_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Cr_val3(11 downto 9),
      DI(0) => '0',
      O(3) => Y_val3_carry_n_4,
      O(2) => Y_val3_carry_n_5,
      O(1) => Y_val3_carry_n_6,
      O(0) => Y_val3_carry_n_7,
      S(3) => Y_val3_carry_i_1_n_0,
      S(2) => Y_val3_carry_i_2_n_0,
      S(1) => Y_val3_carry_i_3_n_0,
      S(0) => Cr_val3(8)
    );
\Y_val3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Y_val3_carry_n_0,
      CO(3) => \Y_val3_carry__0_n_0\,
      CO(2) => \Y_val3_carry__0_n_1\,
      CO(1) => \Y_val3_carry__0_n_2\,
      CO(0) => \Y_val3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Cr_val3(14 downto 12),
      O(3) => \Y_val3_carry__0_n_4\,
      O(2) => \Y_val3_carry__0_n_5\,
      O(1) => \Y_val3_carry__0_n_6\,
      O(0) => \Y_val3_carry__0_n_7\,
      S(3) => Cr_val3(13),
      S(2) => \Y_val3_carry__0_i_1_n_0\,
      S(1) => \Y_val3_carry__0_i_2_n_0\,
      S(0) => \Y_val3_carry__0_i_3_n_0\
    );
\Y_val3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(14),
      I1 => Cr_val3(12),
      O => \Y_val3_carry__0_i_1_n_0\
    );
\Y_val3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(13),
      I1 => Cr_val3(11),
      O => \Y_val3_carry__0_i_2_n_0\
    );
\Y_val3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(12),
      I1 => Cr_val3(10),
      O => \Y_val3_carry__0_i_3_n_0\
    );
\Y_val3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3_carry__0_n_0\,
      CO(3 downto 2) => \NLW_Y_val3_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Y_val3_carry__1_n_2\,
      CO(0) => \NLW_Y_val3_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Y_val3_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \Y_val3_carry__1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => Cr_val3(14)
    );
Y_val3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(11),
      I1 => Cr_val3(9),
      O => Y_val3_carry_i_1_n_0
    );
Y_val3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(10),
      I1 => Cr_val3(8),
      O => Y_val3_carry_i_2_n_0
    );
Y_val3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_val3(9),
      I1 => Cr_val3(7),
      O => Y_val3_carry_i_3_n_0
    );
\Y_val3_inferred__0/i___21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_val3_inferred__0/i___21_carry_n_0\,
      CO(2) => \Y_val3_inferred__0/i___21_carry_n_1\,
      CO(1) => \Y_val3_inferred__0/i___21_carry_n_2\,
      CO(0) => \Y_val3_inferred__0/i___21_carry_n_3\,
      CYINIT => '0',
      DI(3) => \Y_val3_inferred__0/i__carry__0_n_6\,
      DI(2) => \Y_val3_inferred__0/i__carry__0_n_7\,
      DI(1) => \Y_val3_inferred__0/i__carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => Y_val3(6 downto 3),
      S(3) => \i___21_carry_i_1_n_0\,
      S(2) => \i___21_carry_i_2_n_0\,
      S(1) => \i___21_carry_i_3_n_0\,
      S(0) => \Y_val3_inferred__0/i__carry_n_5\
    );
\Y_val3_inferred__0/i___21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3_inferred__0/i___21_carry_n_0\,
      CO(3) => \Y_val3_inferred__0/i___21_carry__0_n_0\,
      CO(2) => \Y_val3_inferred__0/i___21_carry__0_n_1\,
      CO(1) => \Y_val3_inferred__0/i___21_carry__0_n_2\,
      CO(0) => \Y_val3_inferred__0/i___21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___21_carry__0_i_1_n_0\,
      DI(2) => \i___21_carry__0_i_2_n_0\,
      DI(1) => \i___21_carry__0_i_3_n_0\,
      DI(0) => Y_val3(1),
      O(3 downto 0) => Y_val3(10 downto 7),
      S(3) => \i___21_carry__0_i_4_n_0\,
      S(2) => \i___21_carry__0_i_5_n_0\,
      S(1) => \i___21_carry__0_i_6_n_0\,
      S(0) => \i___21_carry__0_i_7_n_0\
    );
\Y_val3_inferred__0/i___21_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3_inferred__0/i___21_carry__0_n_0\,
      CO(3) => \Y_val3_inferred__0/i___21_carry__1_n_0\,
      CO(2) => \Y_val3_inferred__0/i___21_carry__1_n_1\,
      CO(1) => \Y_val3_inferred__0/i___21_carry__1_n_2\,
      CO(0) => \Y_val3_inferred__0/i___21_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i___21_carry__1_i_1_n_0\,
      DI(2) => \i___21_carry__1_i_2_n_0\,
      DI(1) => \i___21_carry__1_i_3_n_0\,
      DI(0) => \i___21_carry__1_i_4_n_0\,
      O(3 downto 0) => Y_val3(14 downto 11),
      S(3) => \i___21_carry__1_i_5_n_0\,
      S(2) => \i___21_carry__1_i_6_n_0\,
      S(1) => \i___21_carry__1_i_7_n_0\,
      S(0) => \i___21_carry__1_i_8_n_0\
    );
\Y_val3_inferred__0/i___21_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3_inferred__0/i___21_carry__1_n_0\,
      CO(3 downto 0) => \NLW_Y_val3_inferred__0/i___21_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_Y_val3_inferred__0/i___21_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => Y_val3(15),
      S(3 downto 1) => B"000",
      S(0) => \i___21_carry__2_i_1_n_0\
    );
\Y_val3_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_val3_inferred__0/i__carry_n_0\,
      CO(2) => \Y_val3_inferred__0/i__carry_n_1\,
      CO(1) => \Y_val3_inferred__0/i__carry_n_2\,
      CO(0) => \Y_val3_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => G_r(1),
      DI(2) => Y_val3(1),
      DI(1 downto 0) => B"01",
      O(3) => \Y_val3_inferred__0/i__carry_n_4\,
      O(2) => \Y_val3_inferred__0/i__carry_n_5\,
      O(1) => Y_val3(2),
      O(0) => \NLW_Y_val3_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__6_n_0\,
      S(0) => Y_val3(1)
    );
\Y_val3_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3_inferred__0/i__carry_n_0\,
      CO(3) => \Y_val3_inferred__0/i__carry__0_n_0\,
      CO(2) => \Y_val3_inferred__0/i__carry__0_n_1\,
      CO(1) => \Y_val3_inferred__0/i__carry__0_n_2\,
      CO(0) => \Y_val3_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => G_r(5 downto 2),
      O(3) => \Y_val3_inferred__0/i__carry__0_n_4\,
      O(2) => \Y_val3_inferred__0/i__carry__0_n_5\,
      O(1) => \Y_val3_inferred__0/i__carry__0_n_6\,
      O(0) => \Y_val3_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\Y_val3_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_Y_val3_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \Y_val3_inferred__0/i__carry__1_n_1\,
      CO(1) => \NLW_Y_val3_inferred__0/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \Y_val3_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => G_r(7 downto 6),
      O(3 downto 2) => \NLW_Y_val3_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \Y_val3_inferred__0/i__carry__1_n_6\,
      O(0) => \Y_val3_inferred__0/i__carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_1_n_0\,
      S(0) => \i__carry__1_i_2_n_0\
    );
\Y_val[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(1),
      I1 => C(1),
      O => \Y_val[0]_i_10_n_0\
    );
\Y_val[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(7),
      I1 => \Y_val3__25_carry__0_n_6\,
      O => \Y_val[0]_i_13_n_0\
    );
\Y_val[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(6),
      I1 => \Y_val3__25_carry__0_n_7\,
      O => \Y_val[0]_i_14_n_0\
    );
\Y_val[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(5),
      I1 => \Y_val3__25_carry_n_4\,
      O => \Y_val[0]_i_15_n_0\
    );
\Y_val[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(4),
      I1 => \Y_val3__25_carry_n_5\,
      O => \Y_val[0]_i_16_n_0\
    );
\Y_val[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(3),
      I1 => \Y_val3__25_carry_n_6\,
      O => \Y_val[0]_i_17_n_0\
    );
\Y_val[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(2),
      I1 => \Y_val3__25_carry_n_7\,
      O => \Y_val[0]_i_18_n_0\
    );
\Y_val[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(1),
      I1 => Y_val3_carry_n_7,
      O => \Y_val[0]_i_19_n_0\
    );
\Y_val[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_val3(7),
      I1 => Cr_val3(7),
      O => \Y_val[0]_i_20_n_0\
    );
\Y_val[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(8),
      I1 => C(8),
      O => \Y_val[0]_i_3_n_0\
    );
\Y_val[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(7),
      I1 => C(7),
      O => \Y_val[0]_i_4_n_0\
    );
\Y_val[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(6),
      I1 => C(6),
      O => \Y_val[0]_i_5_n_0\
    );
\Y_val[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(5),
      I1 => C(5),
      O => \Y_val[0]_i_6_n_0\
    );
\Y_val[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(4),
      I1 => C(4),
      O => \Y_val[0]_i_7_n_0\
    );
\Y_val[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(3),
      I1 => C(3),
      O => \Y_val[0]_i_8_n_0\
    );
\Y_val[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(2),
      I1 => C(2),
      O => \Y_val[0]_i_9_n_0\
    );
\Y_val[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(8),
      I1 => \Y_val3__25_carry__0_n_5\,
      O => \Y_val[4]_i_10_n_0\
    );
\Y_val[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(12),
      I1 => C(12),
      O => \Y_val[4]_i_2_n_0\
    );
\Y_val[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(11),
      I1 => C(11),
      O => \Y_val[4]_i_3_n_0\
    );
\Y_val[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(10),
      I1 => C(10),
      O => \Y_val[4]_i_4_n_0\
    );
\Y_val[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(9),
      I1 => C(9),
      O => \Y_val[4]_i_5_n_0\
    );
\Y_val[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(11),
      I1 => \Y_val3__25_carry__1_n_6\,
      O => \Y_val[4]_i_7_n_0\
    );
\Y_val[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(10),
      I1 => \Y_val3__25_carry__1_n_7\,
      O => \Y_val[4]_i_8_n_0\
    );
\Y_val[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(9),
      I1 => \Y_val3__25_carry__0_n_4\,
      O => \Y_val[4]_i_9_n_0\
    );
\Y_val[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(15),
      I1 => \Y_val_reg[8]_i_5_n_0\,
      O => \Y_val[8]_i_2_n_0\
    );
\Y_val[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(14),
      I1 => C(14),
      O => \Y_val[8]_i_3_n_0\
    );
\Y_val[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val3(13),
      I1 => C(13),
      O => \Y_val[8]_i_4_n_0\
    );
\Y_val[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_val2(12),
      I1 => \Y_val3__25_carry__1_n_5\,
      O => \Y_val[8]_i_7_n_0\
    );
\Y_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(8),
      Q => Y_val(0),
      R => '0'
    );
\Y_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val_reg[0]_i_2_n_0\,
      CO(3) => \Y_val_reg[0]_i_1_n_0\,
      CO(2) => \Y_val_reg[0]_i_1_n_1\,
      CO(1) => \Y_val_reg[0]_i_1_n_2\,
      CO(0) => \Y_val_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Y_val3(8 downto 5),
      O(3) => Y_val1(8),
      O(2 downto 0) => \NLW_Y_val_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \Y_val[0]_i_3_n_0\,
      S(2) => \Y_val[0]_i_4_n_0\,
      S(1) => \Y_val[0]_i_5_n_0\,
      S(0) => \Y_val[0]_i_6_n_0\
    );
\Y_val_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val_reg[0]_i_12_n_0\,
      CO(3) => \Y_val_reg[0]_i_11_n_0\,
      CO(2) => \Y_val_reg[0]_i_11_n_1\,
      CO(1) => \Y_val_reg[0]_i_11_n_2\,
      CO(0) => \Y_val_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Y_val2(7 downto 4),
      O(3 downto 0) => C(7 downto 4),
      S(3) => \Y_val[0]_i_13_n_0\,
      S(2) => \Y_val[0]_i_14_n_0\,
      S(1) => \Y_val[0]_i_15_n_0\,
      S(0) => \Y_val[0]_i_16_n_0\
    );
\Y_val_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_val_reg[0]_i_12_n_0\,
      CO(2) => \Y_val_reg[0]_i_12_n_1\,
      CO(1) => \Y_val_reg[0]_i_12_n_2\,
      CO(0) => \Y_val_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Y_val2(3 downto 1),
      DI(0) => Cb_val3(7),
      O(3 downto 1) => C(3 downto 1),
      O(0) => \NLW_Y_val_reg[0]_i_12_O_UNCONNECTED\(0),
      S(3) => \Y_val[0]_i_17_n_0\,
      S(2) => \Y_val[0]_i_18_n_0\,
      S(1) => \Y_val[0]_i_19_n_0\,
      S(0) => \Y_val[0]_i_20_n_0\
    );
\Y_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_val_reg[0]_i_2_n_0\,
      CO(2) => \Y_val_reg[0]_i_2_n_1\,
      CO(1) => \Y_val_reg[0]_i_2_n_2\,
      CO(0) => \Y_val_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Y_val3(4 downto 1),
      O(3 downto 0) => \NLW_Y_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Y_val[0]_i_7_n_0\,
      S(2) => \Y_val[0]_i_8_n_0\,
      S(1) => \Y_val[0]_i_9_n_0\,
      S(0) => \Y_val[0]_i_10_n_0\
    );
\Y_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(9),
      Q => Y_val(1),
      R => '0'
    );
\Y_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(10),
      Q => Y_val(2),
      R => '0'
    );
\Y_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(11),
      Q => Y_val(3),
      R => '0'
    );
\Y_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(12),
      Q => Y_val(4),
      R => '0'
    );
\Y_val_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val_reg[0]_i_1_n_0\,
      CO(3) => \Y_val_reg[4]_i_1_n_0\,
      CO(2) => \Y_val_reg[4]_i_1_n_1\,
      CO(1) => \Y_val_reg[4]_i_1_n_2\,
      CO(0) => \Y_val_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Y_val3(12 downto 9),
      O(3 downto 0) => Y_val1(12 downto 9),
      S(3) => \Y_val[4]_i_2_n_0\,
      S(2) => \Y_val[4]_i_3_n_0\,
      S(1) => \Y_val[4]_i_4_n_0\,
      S(0) => \Y_val[4]_i_5_n_0\
    );
\Y_val_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val_reg[0]_i_11_n_0\,
      CO(3) => \Y_val_reg[4]_i_6_n_0\,
      CO(2) => \Y_val_reg[4]_i_6_n_1\,
      CO(1) => \Y_val_reg[4]_i_6_n_2\,
      CO(0) => \Y_val_reg[4]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Y_val2(11 downto 8),
      O(3 downto 0) => C(11 downto 8),
      S(3) => \Y_val[4]_i_7_n_0\,
      S(2) => \Y_val[4]_i_8_n_0\,
      S(1) => \Y_val[4]_i_9_n_0\,
      S(0) => \Y_val[4]_i_10_n_0\
    );
\Y_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(13),
      Q => Y_val(5),
      R => '0'
    );
\Y_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(14),
      Q => Y_val(6),
      R => '0'
    );
\Y_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(15),
      Q => Y_val(7),
      R => '0'
    );
\Y_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Y_val1(16),
      Q => Y_val(8),
      R => '0'
    );
\Y_val_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val_reg[4]_i_1_n_0\,
      CO(3) => Y_val1(16),
      CO(2) => \NLW_Y_val_reg[8]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \Y_val_reg[8]_i_1_n_2\,
      CO(0) => \Y_val_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Y_val3(15 downto 13),
      O(3) => \NLW_Y_val_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => Y_val1(15 downto 13),
      S(3) => '1',
      S(2) => \Y_val[8]_i_2_n_0\,
      S(1) => \Y_val[8]_i_3_n_0\,
      S(0) => \Y_val[8]_i_4_n_0\
    );
\Y_val_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val_reg[4]_i_6_n_0\,
      CO(3) => \Y_val_reg[8]_i_5_n_0\,
      CO(2) => \NLW_Y_val_reg[8]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \Y_val_reg[8]_i_5_n_2\,
      CO(0) => \Y_val_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Y_val2(12),
      O(3) => \NLW_Y_val_reg[8]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => C(14 downto 12),
      S(3) => '1',
      S(2) => \Y_val_reg[8]_i_6_n_3\,
      S(1) => \Y_val3__25_carry__1_n_4\,
      S(0) => \Y_val[8]_i_7_n_0\
    );
\Y_val_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_val3__25_carry__1_n_0\,
      CO(3 downto 1) => \NLW_Y_val_reg[8]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Y_val_reg[8]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Y_val_reg[8]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
buffer1_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \buffer_toggle_c_reg_n_0_[1]\,
      I1 => \buffer_toggle_c_reg_n_0_[0]\,
      I2 => aresetn,
      I3 => last_pixel_reg,
      O => buffer1_en_i_1_n_0
    );
buffer1_en_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => buffer1_en_i_1_n_0,
      Q => \^buffer1_en\,
      R => '0'
    );
buffer2_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \buffer_toggle_c_reg_n_0_[1]\,
      I1 => \buffer_toggle_c_reg_n_0_[0]\,
      I2 => aresetn,
      I3 => last_pixel_reg,
      O => buffer2_en_i_1_n_0
    );
buffer2_en_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => buffer2_en_i_1_n_0,
      Q => buffer2_en,
      R => '0'
    );
buffer3_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \buffer_toggle_c_reg_n_0_[0]\,
      I1 => \buffer_toggle_c_reg_n_0_[1]\,
      I2 => aresetn,
      I3 => last_pixel_reg,
      O => buffer3_en_i_1_n_0
    );
buffer3_en_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => buffer3_en_i_1_n_0,
      Q => buffer3_en,
      R => '0'
    );
\buffer_data0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_data0__0_carry_n_0\,
      CO(2) => \buffer_data0__0_carry_n_1\,
      CO(1) => \buffer_data0__0_carry_n_2\,
      CO(0) => \buffer_data0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \buffer_data0__0_carry_i_1_n_0\,
      DI(2) => \buffer_data0__0_carry_i_2_n_0\,
      DI(1) => \buffer_data0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \buffer_data0__0_carry_n_4\,
      O(2) => \buffer_data0__0_carry_n_5\,
      O(1) => \buffer_data0__0_carry_n_6\,
      O(0) => \buffer_data0__0_carry_n_7\,
      S(3) => \buffer_data0__0_carry_i_4_n_0\,
      S(2) => \buffer_data0__0_carry_i_5_n_0\,
      S(1) => \buffer_data0__0_carry_i_6_n_0\,
      S(0) => \buffer_data0__0_carry_i_7_n_0\
    );
\buffer_data0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_data0__0_carry_n_0\,
      CO(3) => \NLW_buffer_data0__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \buffer_data0__0_carry__0_n_1\,
      CO(1) => \buffer_data0__0_carry__0_n_2\,
      CO(0) => \buffer_data0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_data0__0_carry__0_i_1_n_0\,
      DI(1) => \buffer_data0__0_carry__0_i_2_n_0\,
      DI(0) => \buffer_data0__0_carry__0_i_3_n_0\,
      O(3) => \buffer_data0__0_carry__0_n_4\,
      O(2) => \buffer_data0__0_carry__0_n_5\,
      O(1) => \buffer_data0__0_carry__0_n_6\,
      O(0) => \buffer_data0__0_carry__0_n_7\,
      S(3) => \buffer_data0__0_carry__0_i_4_n_0\,
      S(2) => \buffer_data0__0_carry__0_i_5_n_0\,
      S(1) => \buffer_data0__0_carry__0_i_6_n_0\,
      S(0) => \buffer_data0__0_carry__0_i_7_n_0\
    );
\buffer_data0__0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF006A"
    )
        port map (
      I0 => buffer_data5(6),
      I1 => \buffer_data0__0_carry__0_i_8_n_0\,
      I2 => buffer_data5(15),
      I3 => \buffer_data0__0_carry__0_i_9_n_0\,
      I4 => buffer_data20_in(5),
      O => \buffer_data0__0_carry__0_i_1_n_0\
    );
\buffer_data0__0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => buffer_data5(4),
      I1 => buffer_data5(2),
      I2 => buffer_data5(1),
      I3 => buffer_data5(0),
      I4 => buffer_data5(3),
      O => \buffer_data0__0_carry__0_i_10_n_0\
    );
\buffer_data0__0_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => buffer_data4(5),
      I1 => buffer_data4(15),
      I2 => \buffer_data0__0_carry__0_i_17_n_0\,
      O => \buffer_data0__0_carry__0_i_11_n_0\
    );
\buffer_data0__0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3337CCC8CCC83337"
    )
        port map (
      I0 => buffer_data5(7),
      I1 => buffer_data5(15),
      I2 => \buffer_data0__0_carry__0_i_8_n_0\,
      I3 => buffer_data5(6),
      I4 => buffer_data4(8),
      I5 => buffer_data5(8),
      O => \buffer_data0__0_carry__0_i_12_n_0\
    );
\buffer_data0__0_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A5A6A"
    )
        port map (
      I0 => buffer_data20_in(7),
      I1 => buffer_data4(7),
      I2 => buffer_data4(15),
      I3 => \buffer_data0__0_carry__0_i_16_n_0\,
      I4 => buffer_data4(6),
      O => \buffer_data0__0_carry__0_i_13_n_0\
    );
\buffer_data0__0_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => buffer_data5(7),
      I1 => buffer_data5(6),
      I2 => \buffer_data0__0_carry__0_i_8_n_0\,
      I3 => buffer_data5(15),
      O => \buffer_data0__0_carry__0_i_14_n_0\
    );
\buffer_data0__0_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => buffer_data4(7),
      I1 => buffer_data4(6),
      I2 => \buffer_data0__0_carry__0_i_16_n_0\,
      I3 => buffer_data4(15),
      O => \buffer_data0__0_carry__0_i_15_n_0\
    );
\buffer_data0__0_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => buffer_data4(5),
      I1 => buffer_data4(3),
      I2 => buffer_data4(0),
      I3 => buffer_data4(1),
      I4 => buffer_data4(2),
      I5 => buffer_data4(4),
      O => \buffer_data0__0_carry__0_i_16_n_0\
    );
\buffer_data0__0_carry__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => buffer_data4(4),
      I1 => buffer_data4(2),
      I2 => buffer_data4(1),
      I3 => buffer_data4(0),
      I4 => buffer_data4(3),
      O => \buffer_data0__0_carry__0_i_17_n_0\
    );
\buffer_data0__0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A6A00"
    )
        port map (
      I0 => buffer_data5(5),
      I1 => buffer_data5(15),
      I2 => \buffer_data0__0_carry__0_i_10_n_0\,
      I3 => buffer_data20_in(4),
      I4 => \buffer_data0__0_carry__0_i_11_n_0\,
      O => \buffer_data0__0_carry__0_i_2_n_0\
    );
\buffer_data0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => buffer_data20_in(3),
      I1 => \buffer_data0__0_carry_i_12_n_0\,
      I2 => \buffer_data0__0_carry_i_13_n_0\,
      O => \buffer_data0__0_carry__0_i_3_n_0\
    );
\buffer_data0__0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \buffer_data0__0_carry__0_i_12_n_0\,
      I1 => \buffer_data0__0_carry__0_i_13_n_0\,
      I2 => \buffer_data0__0_carry__0_i_14_n_0\,
      I3 => \buffer_data0__0_carry__0_i_15_n_0\,
      I4 => buffer_data20_in(6),
      O => \buffer_data0__0_carry__0_i_4_n_0\
    );
\buffer_data0__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buffer_data0__0_carry__0_i_1_n_0\,
      I1 => buffer_data20_in(6),
      I2 => \buffer_data0__0_carry__0_i_15_n_0\,
      I3 => \buffer_data0__0_carry__0_i_14_n_0\,
      O => \buffer_data0__0_carry__0_i_5_n_0\
    );
\buffer_data0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696666999"
    )
        port map (
      I0 => \buffer_data0__0_carry__0_i_2_n_0\,
      I1 => \buffer_data0__0_carry__0_i_9_n_0\,
      I2 => buffer_data5(15),
      I3 => \buffer_data0__0_carry__0_i_8_n_0\,
      I4 => buffer_data5(6),
      I5 => buffer_data20_in(5),
      O => \buffer_data0__0_carry__0_i_6_n_0\
    );
\buffer_data0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \buffer_data0__0_carry__0_i_3_n_0\,
      I1 => buffer_data5(5),
      I2 => buffer_data5(15),
      I3 => \buffer_data0__0_carry__0_i_10_n_0\,
      I4 => buffer_data20_in(4),
      I5 => \buffer_data0__0_carry__0_i_11_n_0\,
      O => \buffer_data0__0_carry__0_i_7_n_0\
    );
\buffer_data0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => buffer_data5(5),
      I1 => buffer_data5(3),
      I2 => buffer_data5(0),
      I3 => buffer_data5(1),
      I4 => buffer_data5(2),
      I5 => buffer_data5(4),
      O => \buffer_data0__0_carry__0_i_8_n_0\
    );
\buffer_data0__0_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => buffer_data4(6),
      I1 => \buffer_data0__0_carry__0_i_16_n_0\,
      I2 => buffer_data4(15),
      O => \buffer_data0__0_carry__0_i_9_n_0\
    );
\buffer_data0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => buffer_data20_in(2),
      I1 => \buffer_data0__0_carry_i_8_n_0\,
      I2 => \buffer_data0__0_carry_i_9_n_0\,
      O => \buffer_data0__0_carry_i_1_n_0\
    );
\buffer_data0__0_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => buffer_data4(2),
      I1 => buffer_data4(15),
      I2 => buffer_data4(0),
      I3 => buffer_data4(1),
      O => \buffer_data0__0_carry_i_10_n_0\
    );
\buffer_data0__0_carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => buffer_data4(0),
      I1 => buffer_data4(15),
      I2 => buffer_data4(1),
      O => \buffer_data0__0_carry_i_11_n_0\
    );
\buffer_data0__0_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => buffer_data4(4),
      I1 => buffer_data4(3),
      I2 => buffer_data4(0),
      I3 => buffer_data4(1),
      I4 => buffer_data4(2),
      I5 => buffer_data4(15),
      O => \buffer_data0__0_carry_i_12_n_0\
    );
\buffer_data0__0_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => buffer_data5(4),
      I1 => buffer_data5(3),
      I2 => buffer_data5(0),
      I3 => buffer_data5(1),
      I4 => buffer_data5(2),
      I5 => buffer_data5(15),
      O => \buffer_data0__0_carry_i_13_n_0\
    );
\buffer_data0__0_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => buffer_data5(2),
      I1 => buffer_data5(15),
      I2 => buffer_data5(0),
      I3 => buffer_data5(1),
      O => \buffer_data0__0_carry_i_14_n_0\
    );
\buffer_data0__0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF666A666A0000"
    )
        port map (
      I0 => buffer_data5(2),
      I1 => buffer_data5(15),
      I2 => buffer_data5(0),
      I3 => buffer_data5(1),
      I4 => buffer_data20_in(1),
      I5 => \buffer_data0__0_carry_i_10_n_0\,
      O => \buffer_data0__0_carry_i_2_n_0\
    );
\buffer_data0__0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEE2888"
    )
        port map (
      I0 => buffer_data20_in(0),
      I1 => buffer_data5(1),
      I2 => buffer_data5(15),
      I3 => buffer_data5(0),
      I4 => \buffer_data0__0_carry_i_11_n_0\,
      O => \buffer_data0__0_carry_i_3_n_0\
    );
\buffer_data0__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buffer_data20_in(3),
      I1 => \buffer_data0__0_carry_i_12_n_0\,
      I2 => \buffer_data0__0_carry_i_13_n_0\,
      I3 => \buffer_data0__0_carry_i_1_n_0\,
      O => \buffer_data0__0_carry_i_4_n_0\
    );
\buffer_data0__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => buffer_data20_in(2),
      I1 => \buffer_data0__0_carry_i_8_n_0\,
      I2 => \buffer_data0__0_carry_i_9_n_0\,
      I3 => \buffer_data0__0_carry_i_2_n_0\,
      O => \buffer_data0__0_carry_i_5_n_0\
    );
\buffer_data0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buffer_data0__0_carry_i_3_n_0\,
      I1 => \buffer_data0__0_carry_i_14_n_0\,
      I2 => buffer_data20_in(1),
      I3 => \buffer_data0__0_carry_i_10_n_0\,
      O => \buffer_data0__0_carry_i_6_n_0\
    );
\buffer_data0__0_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => buffer_data20_in(0),
      I1 => buffer_data5(1),
      I2 => buffer_data5(15),
      I3 => buffer_data5(0),
      I4 => \buffer_data0__0_carry_i_11_n_0\,
      O => \buffer_data0__0_carry_i_7_n_0\
    );
\buffer_data0__0_carry_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => buffer_data4(3),
      I1 => buffer_data4(2),
      I2 => buffer_data4(1),
      I3 => buffer_data4(0),
      I4 => buffer_data4(15),
      O => \buffer_data0__0_carry_i_8_n_0\
    );
\buffer_data0__0_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => buffer_data5(3),
      I1 => buffer_data5(2),
      I2 => buffer_data5(1),
      I3 => buffer_data5(0),
      I4 => buffer_data5(15),
      O => \buffer_data0__0_carry_i_9_n_0\
    );
\buffer_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry_n_7\,
      Q => Q(0),
      R => \^p_0_in\
    );
\buffer_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry_n_6\,
      Q => Q(1),
      R => \^p_0_in\
    );
\buffer_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry_n_5\,
      Q => Q(2),
      R => \^p_0_in\
    );
\buffer_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry_n_4\,
      Q => Q(3),
      R => \^p_0_in\
    );
\buffer_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry__0_n_7\,
      Q => Q(4),
      R => \^p_0_in\
    );
\buffer_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry__0_n_6\,
      Q => Q(5),
      R => \^p_0_in\
    );
\buffer_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry__0_n_5\,
      Q => Q(6),
      R => \^p_0_in\
    );
\buffer_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => last_pixel_reg,
      D => \buffer_data0__0_carry__0_n_4\,
      Q => Q(7),
      R => \^p_0_in\
    );
\buffer_toggle[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => buffer_toggle(1),
      I1 => s_axis_tuser,
      I2 => buffer_toggle(0),
      O => \buffer_toggle[0]_i_1_n_0\
    );
\buffer_toggle[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => buffer_toggle(0),
      I1 => s_axis_tuser,
      I2 => buffer_toggle(1),
      O => \buffer_toggle[1]_i_1_n_0\
    );
\buffer_toggle_c[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => Y_read0,
      I1 => aresetn,
      I2 => \sum_add_Cb[25]_i_2_n_0\,
      I3 => buffer_toggle_l(0),
      I4 => \buffer_toggle_c_reg_n_0_[0]\,
      O => \buffer_toggle_c[0]_i_1_n_0\
    );
\buffer_toggle_c[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70800"
    )
        port map (
      I0 => Y_read0,
      I1 => aresetn,
      I2 => \sum_add_Cb[25]_i_2_n_0\,
      I3 => buffer_toggle_l(1),
      I4 => \buffer_toggle_c_reg_n_0_[1]\,
      O => \buffer_toggle_c[1]_i_1_n_0\
    );
\buffer_toggle_c_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \buffer_toggle_c[0]_i_1_n_0\,
      Q => \buffer_toggle_c_reg_n_0_[0]\,
      R => '0'
    );
\buffer_toggle_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \buffer_toggle_c[1]_i_1_n_0\,
      Q => \buffer_toggle_c_reg_n_0_[1]\,
      R => '0'
    );
\buffer_toggle_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => buffer_toggle(0),
      Q => buffer_toggle_d(0),
      R => \^p_0_in\
    );
\buffer_toggle_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => buffer_toggle(1),
      Q => buffer_toggle_d(1),
      R => \^p_0_in\
    );
\buffer_toggle_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => buffer_toggle_d(0),
      Q => buffer_toggle_l(0),
      R => '0'
    );
\buffer_toggle_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => buffer_toggle_d(1),
      Q => buffer_toggle_l(1),
      R => '0'
    );
\buffer_toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \buffer_toggle[0]_i_1_n_0\,
      Q => buffer_toggle(0),
      R => \^p_0_in\
    );
\buffer_toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \buffer_toggle[1]_i_1_n_0\,
      Q => buffer_toggle(1),
      R => \^p_0_in\
    );
\cell_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^addrbwraddr\(0),
      Q => cell_col(0),
      R => \^p_0_in\
    );
\cell_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^addrbwraddr\(1),
      Q => cell_col(1),
      R => \^p_0_in\
    );
\cell_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^check_x\(0),
      Q => cell_col(2),
      R => \^p_0_in\
    );
\cell_col_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^check_x\(1),
      Q => cell_col(3),
      R => \^p_0_in\
    );
\cell_col_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^check_x\(2),
      Q => cell_col(4),
      R => \^p_0_in\
    );
\cell_col_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^check_x\(3),
      Q => cell_col(5),
      R => \^p_0_in\
    );
cell_idx0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cell_idx0_carry_n_0,
      CO(2) => cell_idx0_carry_n_1,
      CO(1) => cell_idx0_carry_n_2,
      CO(0) => cell_idx0_carry_n_3,
      CYINIT => '0',
      DI(3) => cell_idx0_carry_i_1_n_0,
      DI(2) => cell_idx0_carry_i_2_n_0,
      DI(1) => cell_idx0_carry_i_3_n_0,
      DI(0) => '0',
      O(3) => cell_idx0_carry_n_4,
      O(2) => cell_idx0_carry_n_5,
      O(1) => cell_idx0_carry_n_6,
      O(0) => cell_idx0_carry_n_7,
      S(3) => cell_idx0_carry_i_4_n_0,
      S(2) => cell_idx0_carry_i_5_n_0,
      S(1) => cell_idx0_carry_i_6_n_0,
      S(0) => cell_idx0_carry_i_7_n_0
    );
\cell_idx0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cell_idx0_carry_n_0,
      CO(3) => \cell_idx0_carry__0_n_0\,
      CO(2) => \cell_idx0_carry__0_n_1\,
      CO(1) => \cell_idx0_carry__0_n_2\,
      CO(0) => \cell_idx0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => cell_idx2(8),
      DI(2) => \cell_idx0_carry__0_i_1_n_0\,
      DI(1) => \cell_idx0_carry__0_i_2_n_0\,
      DI(0) => \cell_idx0_carry__0_i_3_n_0\,
      O(3) => \cell_idx0_carry__0_n_4\,
      O(2) => \cell_idx0_carry__0_n_5\,
      O(1) => \cell_idx0_carry__0_n_6\,
      O(0) => \cell_idx0_carry__0_n_7\,
      S(3) => \cell_idx0_carry__0_i_4_n_0\,
      S(2) => \cell_idx0_carry__0_i_5_n_0\,
      S(1) => \cell_idx0_carry__0_i_6_n_0\,
      S(0) => \cell_idx0_carry__0_i_7_n_0\
    );
\cell_idx0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cell_idx2(7),
      I1 => cell_idx2(11),
      O => \cell_idx0_carry__0_i_1_n_0\
    );
\cell_idx0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cell_idx2(6),
      I1 => cell_idx2(10),
      O => \cell_idx0_carry__0_i_2_n_0\
    );
\cell_idx0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cell_col(5),
      I1 => cell_idx2(9),
      O => \cell_idx0_carry__0_i_3_n_0\
    );
\cell_idx0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cell_idx2(8),
      I1 => cell_idx2(9),
      O => \cell_idx0_carry__0_i_4_n_0\
    );
\cell_idx0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => cell_idx2(11),
      I1 => cell_idx2(7),
      I2 => cell_idx2(8),
      O => \cell_idx0_carry__0_i_5_n_0\
    );
\cell_idx0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cell_idx2(10),
      I1 => cell_idx2(6),
      I2 => cell_idx2(11),
      I3 => cell_idx2(7),
      O => \cell_idx0_carry__0_i_6_n_0\
    );
\cell_idx0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cell_idx2(9),
      I1 => cell_col(5),
      I2 => cell_idx2(10),
      I3 => cell_idx2(6),
      O => \cell_idx0_carry__0_i_7_n_0\
    );
\cell_idx0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cell_idx0_carry__0_n_0\,
      CO(3 downto 1) => \NLW_cell_idx0_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cell_idx0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => cell_idx2(9),
      O(3 downto 2) => \NLW_cell_idx0_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \cell_idx0_carry__1_n_6\,
      O(0) => \cell_idx0_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cell_idx0_carry__1_i_1_n_0\,
      S(0) => \cell_idx0_carry__1_i_2_n_0\
    );
\cell_idx0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cell_idx2(10),
      I1 => cell_idx2(11),
      O => \cell_idx0_carry__1_i_1_n_0\
    );
\cell_idx0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cell_idx2(9),
      I1 => cell_idx2(10),
      O => \cell_idx0_carry__1_i_2_n_0\
    );
cell_idx0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cell_col(4),
      I1 => cell_idx2(8),
      O => cell_idx0_carry_i_1_n_0
    );
cell_idx0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cell_col(3),
      I1 => cell_idx2(7),
      O => cell_idx0_carry_i_2_n_0
    );
cell_idx0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cell_col(2),
      I1 => cell_idx2(6),
      O => cell_idx0_carry_i_3_n_0
    );
cell_idx0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cell_idx2(8),
      I1 => cell_col(4),
      I2 => cell_idx2(9),
      I3 => cell_col(5),
      O => cell_idx0_carry_i_4_n_0
    );
cell_idx0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cell_idx2(7),
      I1 => cell_col(3),
      I2 => cell_idx2(8),
      I3 => cell_col(4),
      O => cell_idx0_carry_i_5_n_0
    );
cell_idx0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => cell_idx2(6),
      I1 => cell_col(2),
      I2 => cell_idx2(7),
      I3 => cell_col(3),
      O => cell_idx0_carry_i_6_n_0
    );
cell_idx0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cell_col(2),
      I1 => cell_idx2(6),
      O => cell_idx0_carry_i_7_n_0
    );
\cell_idx_g[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \cell_idx_g[10]_i_2_n_0\,
      I1 => \cell_idx_r_reg_n_0_[3]\,
      I2 => \cell_idx_r_reg_n_0_[5]\,
      I3 => \cell_idx_r_reg_n_0_[8]\,
      I4 => \cell_idx_r_reg_n_0_[10]\,
      I5 => \cell_idx_r_reg_n_0_[11]\,
      O => Y_read0
    );
\cell_idx_g[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \cell_idx_r_reg_n_0_[7]\,
      I1 => \cell_idx_r_reg_n_0_[9]\,
      I2 => \cell_idx_r_reg_n_0_[4]\,
      I3 => \cell_idx_r_reg_n_0_[6]\,
      O => \cell_idx_g[10]_i_2_n_0\
    );
\cell_idx_g_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[0]\,
      Q => \cell_idx_g_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[10]\,
      Q => \cell_idx_g_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[1]\,
      Q => \cell_idx_g_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[2]\,
      Q => \cell_idx_g_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[3]\,
      Q => \cell_idx_g_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[4]\,
      Q => \cell_idx_g_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[5]\,
      Q => \cell_idx_g_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[6]\,
      Q => \cell_idx_g_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[7]\,
      Q => \cell_idx_g_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[8]\,
      Q => \cell_idx_g_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\cell_idx_g_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => Y_read0,
      D => \cell_idx_r_reg_n_0_[9]\,
      Q => \cell_idx_g_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\cell_idx_h[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aresetn,
      I1 => last_pixel_reg,
      O => \cell_idx_h[10]_i_1_n_0\
    );
\cell_idx_h_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[0]\,
      Q => \cell_idx_h_reg[10]_0\(0),
      R => '0'
    );
\cell_idx_h_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[10]\,
      Q => \cell_idx_h_reg[10]_0\(10),
      R => '0'
    );
\cell_idx_h_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[1]\,
      Q => \cell_idx_h_reg[10]_0\(1),
      R => '0'
    );
\cell_idx_h_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[2]\,
      Q => \cell_idx_h_reg[10]_0\(2),
      R => '0'
    );
\cell_idx_h_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[3]\,
      Q => \cell_idx_h_reg[10]_0\(3),
      R => '0'
    );
\cell_idx_h_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[4]\,
      Q => \cell_idx_h_reg[10]_0\(4),
      R => '0'
    );
\cell_idx_h_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[5]\,
      Q => \cell_idx_h_reg[10]_0\(5),
      R => '0'
    );
\cell_idx_h_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[6]\,
      Q => \cell_idx_h_reg[10]_0\(6),
      R => '0'
    );
\cell_idx_h_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[7]\,
      Q => \cell_idx_h_reg[10]_0\(7),
      R => '0'
    );
\cell_idx_h_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[8]\,
      Q => \cell_idx_h_reg[10]_0\(8),
      R => '0'
    );
\cell_idx_h_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cell_idx_h[10]_i_1_n_0\,
      D => \cell_idx_g_reg_n_0_[9]\,
      Q => \cell_idx_h_reg[10]_0\(9),
      R => '0'
    );
\cell_idx_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(0),
      Q => cell_idx_r1(0),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(10),
      Q => cell_idx_r1(10),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(11),
      Q => cell_idx_r1(11),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(1),
      Q => cell_idx_r1(1),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(2),
      Q => cell_idx_r1(2),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(3),
      Q => cell_idx_r1(3),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(4),
      Q => cell_idx_r1(4),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(5),
      Q => cell_idx_r1(5),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(6),
      Q => cell_idx_r1(6),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(7),
      Q => cell_idx_r1(7),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(8),
      Q => cell_idx_r1(8),
      R => \^p_0_in\
    );
\cell_idx_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx(9),
      Q => cell_idx_r1(9),
      R => \^p_0_in\
    );
\cell_idx_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(0),
      Q => \cell_idx_r_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(10),
      Q => \cell_idx_r_reg_n_0_[10]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s(11),
      Q => \cell_idx_r_reg_n_0_[11]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(1),
      Q => \cell_idx_r_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(2),
      Q => \cell_idx_r_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(3),
      Q => \cell_idx_r_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(4),
      Q => \cell_idx_r_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(5),
      Q => \cell_idx_r_reg_n_0_[5]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(6),
      Q => \cell_idx_r_reg_n_0_[6]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(7),
      Q => \cell_idx_r_reg_n_0_[7]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(8),
      Q => \cell_idx_r_reg_n_0_[8]\,
      R => \^p_0_in\
    );
\cell_idx_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_s_1(9),
      Q => \cell_idx_r_reg_n_0_[9]\,
      R => \^p_0_in\
    );
\cell_idx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_col(0),
      Q => cell_idx(0),
      R => \^p_0_in\
    );
\cell_idx_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \cell_idx0_carry__1_n_7\,
      Q => cell_idx(10),
      R => \^p_0_in\
    );
\cell_idx_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \cell_idx0_carry__1_n_6\,
      Q => cell_idx(11),
      R => \^p_0_in\
    );
\cell_idx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_col(1),
      Q => cell_idx(1),
      R => \^p_0_in\
    );
\cell_idx_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx0_carry_n_7,
      Q => cell_idx(2),
      R => \^p_0_in\
    );
\cell_idx_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx0_carry_n_6,
      Q => cell_idx(3),
      R => \^p_0_in\
    );
\cell_idx_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx0_carry_n_5,
      Q => cell_idx(4),
      R => \^p_0_in\
    );
\cell_idx_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx0_carry_n_4,
      Q => cell_idx(5),
      R => \^p_0_in\
    );
\cell_idx_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \cell_idx0_carry__0_n_7\,
      Q => cell_idx(6),
      R => \^p_0_in\
    );
\cell_idx_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \cell_idx0_carry__0_n_6\,
      Q => cell_idx(7),
      R => \^p_0_in\
    );
\cell_idx_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \cell_idx0_carry__0_n_5\,
      Q => cell_idx(8),
      R => \^p_0_in\
    );
\cell_idx_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \cell_idx0_carry__0_n_4\,
      Q => cell_idx(9),
      R => \^p_0_in\
    );
\cell_idx_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(0),
      Q => cell_idx_s_1(0),
      R => '0'
    );
\cell_idx_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(10),
      Q => cell_idx_s_1(10),
      R => '0'
    );
\cell_idx_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(11),
      Q => cell_idx_s(11),
      R => '0'
    );
\cell_idx_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(1),
      Q => cell_idx_s_1(1),
      R => '0'
    );
\cell_idx_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(2),
      Q => cell_idx_s_1(2),
      R => '0'
    );
\cell_idx_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(3),
      Q => cell_idx_s_1(3),
      R => '0'
    );
\cell_idx_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(4),
      Q => cell_idx_s_1(4),
      R => '0'
    );
\cell_idx_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(5),
      Q => cell_idx_s_1(5),
      R => '0'
    );
\cell_idx_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(6),
      Q => cell_idx_s_1(6),
      R => '0'
    );
\cell_idx_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(7),
      Q => cell_idx_s_1(7),
      R => '0'
    );
\cell_idx_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(8),
      Q => cell_idx_s_1(8),
      R => '0'
    );
\cell_idx_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => cell_idx_r1(9),
      Q => cell_idx_s_1(9),
      R => '0'
    );
\cell_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^out\(0),
      Q => cell_idx2(6),
      R => \^p_0_in\
    );
\cell_row_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^out\(1),
      Q => cell_idx2(7),
      R => \^p_0_in\
    );
\cell_row_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^out\(2),
      Q => cell_idx2(8),
      R => \^p_0_in\
    );
\cell_row_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^out\(3),
      Q => cell_idx2(9),
      R => \^p_0_in\
    );
\cell_row_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^out\(4),
      Q => cell_idx2(10),
      R => \^p_0_in\
    );
\cell_row_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^out\(5),
      Q => cell_idx2(11),
      R => \^p_0_in\
    );
frame_buffer_1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => buffer2_en,
      I1 => \^buffer1_en\,
      O => buffer2_en_reg_1
    );
frame_buffer_2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => buffer2_en,
      I1 => buffer3_en,
      I2 => \^buffer1_en\,
      O => buffer2_en_reg_0
    );
\i___21_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => G_r(5),
      I1 => \Y_val3_inferred__0/i__carry__1_n_7\,
      I2 => G_r(2),
      O => \i___21_carry__0_i_1_n_0\
    );
\i___21_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => G_r(4),
      I1 => \Y_val3_inferred__0/i__carry__0_n_4\,
      I2 => G_r(1),
      O => \i___21_carry__0_i_2_n_0\
    );
\i___21_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => G_r(1),
      I1 => G_r(4),
      I2 => \Y_val3_inferred__0/i__carry__0_n_4\,
      O => \i___21_carry__0_i_3_n_0\
    );
\i___21_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => G_r(6),
      I1 => \Y_val3_inferred__0/i__carry__1_n_6\,
      I2 => G_r(3),
      I3 => \i___21_carry__0_i_1_n_0\,
      O => \i___21_carry__0_i_4_n_0\
    );
\i___21_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => G_r(5),
      I1 => \Y_val3_inferred__0/i__carry__1_n_7\,
      I2 => G_r(2),
      I3 => \i___21_carry__0_i_2_n_0\,
      O => \i___21_carry__0_i_5_n_0\
    );
\i___21_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => G_r(4),
      I1 => \Y_val3_inferred__0/i__carry__0_n_4\,
      I2 => G_r(1),
      I3 => \Y_val3_inferred__0/i__carry__0_n_5\,
      I4 => G_r(3),
      O => \i___21_carry__0_i_6_n_0\
    );
\i___21_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => G_r(3),
      I1 => \Y_val3_inferred__0/i__carry__0_n_5\,
      I2 => Y_val3(1),
      O => \i___21_carry__0_i_7_n_0\
    );
\i___21_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => G_r(6),
      I1 => \Y_val3_inferred__0/i__carry__1_n_1\,
      O => \i___21_carry__1_i_1_n_0\
    );
\i___21_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => G_r(5),
      I1 => \Y_val3_inferred__0/i__carry__1_n_1\,
      O => \i___21_carry__1_i_2_n_0\
    );
\i___21_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => G_r(7),
      I1 => \Y_val3_inferred__0/i__carry__1_n_1\,
      I2 => G_r(4),
      O => \i___21_carry__1_i_3_n_0\
    );
\i___21_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => G_r(6),
      I1 => \Y_val3_inferred__0/i__carry__1_n_6\,
      I2 => G_r(3),
      O => \i___21_carry__1_i_4_n_0\
    );
\i___21_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => G_r(6),
      I1 => \Y_val3_inferred__0/i__carry__1_n_1\,
      I2 => G_r(7),
      O => \i___21_carry__1_i_5_n_0\
    );
\i___21_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => G_r(5),
      I1 => \Y_val3_inferred__0/i__carry__1_n_1\,
      I2 => G_r(6),
      O => \i___21_carry__1_i_6_n_0\
    );
\i___21_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => G_r(4),
      I1 => G_r(7),
      I2 => \Y_val3_inferred__0/i__carry__1_n_1\,
      I3 => G_r(5),
      O => \i___21_carry__1_i_7_n_0\
    );
\i___21_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \i___21_carry__1_i_4_n_0\,
      I1 => \Y_val3_inferred__0/i__carry__1_n_1\,
      I2 => G_r(7),
      I3 => G_r(4),
      O => \i___21_carry__1_i_8_n_0\
    );
\i___21_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_r(7),
      I1 => \Y_val3_inferred__0/i__carry__1_n_1\,
      O => \i___21_carry__2_i_1_n_0\
    );
\i___21_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Y_val3_inferred__0/i__carry__0_n_6\,
      I1 => G_r(2),
      O => \i___21_carry_i_1_n_0\
    );
\i___21_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Y_val3_inferred__0/i__carry__0_n_7\,
      I1 => G_r(1),
      O => \i___21_carry_i_2_n_0\
    );
\i___21_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Y_val3_inferred__0/i__carry_n_4\,
      I1 => Y_val3(1),
      O => \i___21_carry_i_3_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(7),
      I1 => G_r(5),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(4),
      I1 => G_r(6),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(3),
      I1 => G_r(5),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(2),
      I1 => G_r(4),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_r(7),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_r(6),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => G_r(1),
      I1 => G_r(3),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Y_val3(1),
      I1 => G_r(2),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => G_r(1),
      O => \i__carry_i_3__6_n_0\
    );
last_pixel_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => last_pixel_reg_i_2_n_0,
      I1 => x_l(2),
      I2 => x_l(1),
      I3 => x_l(0),
      I4 => last_pixel_reg_i_3_n_0,
      O => last_pixel_reg_i_1_n_0
    );
last_pixel_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => y_l(1),
      I1 => y_l(0),
      I2 => x_l(3),
      I3 => x_l(4),
      I4 => y_l(4),
      I5 => y_l(2),
      O => last_pixel_reg_i_2_n_0
    );
last_pixel_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => y_l(7),
      I1 => y_l(6),
      I2 => y_l(5),
      I3 => last_pixel_reg_i_4_n_0,
      I4 => y_l(3),
      O => last_pixel_reg_i_3_n_0
    );
last_pixel_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => y_l(11),
      I1 => y_l(10),
      I2 => y_l(9),
      I3 => y_l(8),
      O => last_pixel_reg_i_4_n_0
    );
last_pixel_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => last_pixel_reg_i_1_n_0,
      Q => last_pixel_reg,
      R => \^p_0_in\
    );
\m_axis_tdata[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^p_0_in\
    );
\m_axis_tdata[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tready,
      I1 => s_axis_tvalid,
      O => \^e\(0)
    );
motion_max_x0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^check_x\(3),
      I1 => motion_max_x0_carry(5),
      I2 => \^check_x\(2),
      I3 => motion_max_x0_carry(4),
      O => DI(2)
    );
motion_max_x0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^check_x\(1),
      I1 => motion_max_x0_carry(3),
      I2 => \^check_x\(0),
      I3 => motion_max_x0_carry(2),
      O => DI(1)
    );
motion_max_x0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^addrbwraddr\(1),
      I1 => motion_max_x0_carry(1),
      I2 => \^addrbwraddr\(0),
      I3 => motion_max_x0_carry(0),
      O => DI(0)
    );
motion_max_y0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(5),
      I1 => motion_max_y0_carry(5),
      I2 => \^out\(4),
      I3 => motion_max_y0_carry(4),
      O => \y_reg[10]_1\(2)
    );
motion_max_y0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(3),
      I1 => motion_max_y0_carry(3),
      I2 => \^out\(2),
      I3 => motion_max_y0_carry(2),
      O => \y_reg[10]_1\(1)
    );
motion_max_y0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(1),
      I1 => motion_max_y0_carry(1),
      I2 => motion_max_y0_carry(0),
      I3 => \^out\(0),
      O => \y_reg[10]_1\(0)
    );
motion_min_x0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^check_x\(3),
      I1 => motion_min_x0_carry(5),
      I2 => \^check_x\(2),
      I3 => motion_min_x0_carry(4),
      O => S(2)
    );
motion_min_x0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^check_x\(1),
      I1 => motion_min_x0_carry(3),
      I2 => \^check_x\(0),
      I3 => motion_min_x0_carry(2),
      O => S(1)
    );
motion_min_x0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^addrbwraddr\(1),
      I1 => motion_min_x0_carry(1),
      I2 => \^addrbwraddr\(0),
      I3 => motion_min_x0_carry(0),
      O => S(0)
    );
motion_min_y0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(5),
      I1 => motion_min_y0_carry(5),
      I2 => \^out\(4),
      I3 => motion_min_y0_carry(4),
      O => \y_reg[10]_0\(2)
    );
motion_min_y0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(3),
      I1 => motion_min_y0_carry(3),
      I2 => \^out\(2),
      I3 => motion_min_y0_carry(2),
      O => \y_reg[10]_0\(1)
    );
motion_min_y0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(1),
      I1 => motion_min_y0_carry(1),
      I2 => \^out\(0),
      I3 => motion_min_y0_carry(0),
      O => \y_reg[10]_0\(0)
    );
motion_score_erosion_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => motion_score_erosion_reg_i_2_n_0,
      CO(3 downto 0) => NLW_motion_score_erosion_reg_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_motion_score_erosion_reg_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => \^addrbwraddr\(9),
      S(3 downto 1) => B"000",
      S(0) => check_addr0(10)
    );
motion_score_erosion_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => motion_score_erosion_reg_i_11_n_0,
      CO(3) => motion_score_erosion_reg_i_10_n_0,
      CO(2) => motion_score_erosion_reg_i_10_n_1,
      CO(1) => motion_score_erosion_reg_i_10_n_2,
      CO(0) => motion_score_erosion_reg_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(3 downto 0),
      O(3 downto 0) => check_addr0(9 downto 6),
      S(3) => motion_score_erosion_reg_i_22_n_0,
      S(2) => motion_score_erosion_reg_i_23_n_0,
      S(1) => motion_score_erosion_reg_i_24_n_0,
      S(0) => motion_score_erosion_reg_i_25_n_0
    );
motion_score_erosion_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_score_erosion_reg_i_11_n_0,
      CO(2) => motion_score_erosion_reg_i_11_n_1,
      CO(1) => motion_score_erosion_reg_i_11_n_2,
      CO(0) => motion_score_erosion_reg_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => motion_score_erosion_reg_i_26_n_0,
      S(2) => motion_score_erosion_reg_i_27_n_0,
      S(1) => motion_score_erosion_reg_i_28_n_0,
      S(0) => \^out\(0)
    );
motion_score_erosion_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => motion_score_erosion_reg_i_3_n_0,
      CO(3) => motion_score_erosion_reg_i_2_n_0,
      CO(2) => motion_score_erosion_reg_i_2_n_1,
      CO(1) => motion_score_erosion_reg_i_2_n_2,
      CO(0) => motion_score_erosion_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^addrbwraddr\(8 downto 5),
      S(3 downto 0) => check_addr0(9 downto 6)
    );
motion_score_erosion_reg_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => motion_score_erosion_reg_i_21_n_0
    );
motion_score_erosion_reg_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => motion_score_erosion_reg_i_22_n_0
    );
motion_score_erosion_reg_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => motion_score_erosion_reg_i_23_n_0
    );
motion_score_erosion_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(5),
      O => motion_score_erosion_reg_i_24_n_0
    );
motion_score_erosion_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(4),
      O => motion_score_erosion_reg_i_25_n_0
    );
motion_score_erosion_reg_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => motion_score_erosion_reg_i_26_n_0
    );
motion_score_erosion_reg_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => motion_score_erosion_reg_i_27_n_0
    );
motion_score_erosion_reg_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => motion_score_erosion_reg_i_28_n_0
    );
motion_score_erosion_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => motion_score_erosion_reg_i_3_n_0,
      CO(2) => motion_score_erosion_reg_i_3_n_1,
      CO(1) => motion_score_erosion_reg_i_3_n_2,
      CO(0) => motion_score_erosion_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^o\(3 downto 0),
      O(3 downto 1) => \^addrbwraddr\(4 downto 2),
      O(0) => NLW_motion_score_erosion_reg_i_3_O_UNCONNECTED(0),
      S(3 downto 0) => motion_score_erosion_reg(3 downto 0)
    );
motion_score_erosion_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => motion_score_erosion_reg_i_10_n_0,
      CO(3 downto 0) => NLW_motion_score_erosion_reg_i_9_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_motion_score_erosion_reg_i_9_O_UNCONNECTED(3 downto 1),
      O(0) => check_addr0(10),
      S(3 downto 1) => B"000",
      S(0) => motion_score_erosion_reg_i_21_n_0
    );
sum_add_Cb0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_add_Cb0_carry_n_0,
      CO(2) => sum_add_Cb0_carry_n_1,
      CO(1) => sum_add_Cb0_carry_n_2,
      CO(0) => sum_add_Cb0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Cb_read(3 downto 0),
      O(3) => sum_add_Cb0_carry_n_4,
      O(2) => sum_add_Cb0_carry_n_5,
      O(1) => sum_add_Cb0_carry_n_6,
      O(0) => sum_add_Cb0_carry_n_7,
      S(3) => sum_add_Cb0_carry_i_1_n_0,
      S(2) => sum_add_Cb0_carry_i_2_n_0,
      S(1) => sum_add_Cb0_carry_i_3_n_0,
      S(0) => sum_add_Cb0_carry_i_4_n_0
    );
\sum_add_Cb0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_add_Cb0_carry_n_0,
      CO(3) => \sum_add_Cb0_carry__0_n_0\,
      CO(2) => \sum_add_Cb0_carry__0_n_1\,
      CO(1) => \sum_add_Cb0_carry__0_n_2\,
      CO(0) => \sum_add_Cb0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cb_read(7 downto 4),
      O(3) => \sum_add_Cb0_carry__0_n_4\,
      O(2) => \sum_add_Cb0_carry__0_n_5\,
      O(1) => \sum_add_Cb0_carry__0_n_6\,
      O(0) => \sum_add_Cb0_carry__0_n_7\,
      S(3) => \sum_add_Cb0_carry__0_i_1_n_0\,
      S(2) => \sum_add_Cb0_carry__0_i_2_n_0\,
      S(1) => \sum_add_Cb0_carry__0_i_3_n_0\,
      S(0) => \sum_add_Cb0_carry__0_i_4_n_0\
    );
\sum_add_Cb0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(7),
      I1 => Cb_l(7),
      O => \sum_add_Cb0_carry__0_i_1_n_0\
    );
\sum_add_Cb0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(6),
      I1 => Cb_l(6),
      O => \sum_add_Cb0_carry__0_i_2_n_0\
    );
\sum_add_Cb0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(5),
      I1 => Cb_l(5),
      O => \sum_add_Cb0_carry__0_i_3_n_0\
    );
\sum_add_Cb0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(4),
      I1 => Cb_l(4),
      O => \sum_add_Cb0_carry__0_i_4_n_0\
    );
\sum_add_Cb0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cb0_carry__0_n_0\,
      CO(3) => \sum_add_Cb0_carry__1_n_0\,
      CO(2) => \sum_add_Cb0_carry__1_n_1\,
      CO(1) => \sum_add_Cb0_carry__1_n_2\,
      CO(0) => \sum_add_Cb0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => Cb_read(10),
      DI(2) => \sum_add_Cb0_carry__1_i_1_n_0\,
      DI(1) => Cb_l(9),
      DI(0) => Cb_read(8),
      O(3) => \sum_add_Cb0_carry__1_n_4\,
      O(2) => \sum_add_Cb0_carry__1_n_5\,
      O(1) => \sum_add_Cb0_carry__1_n_6\,
      O(0) => \sum_add_Cb0_carry__1_n_7\,
      S(3) => \sum_add_Cb0_carry__1_i_2_n_0\,
      S(2) => \sum_add_Cb0_carry__1_i_3_n_0\,
      S(1) => \sum_add_Cb0_carry__1_i_4_n_0\,
      S(0) => \sum_add_Cb0_carry__1_i_5_n_0\
    );
\sum_add_Cb0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cb_l(9),
      O => \sum_add_Cb0_carry__1_i_1_n_0\
    );
\sum_add_Cb0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(10),
      I1 => Cb_read(11),
      O => \sum_add_Cb0_carry__1_i_2_n_0\
    );
\sum_add_Cb0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_l(9),
      I1 => Cb_read(10),
      O => \sum_add_Cb0_carry__1_i_3_n_0\
    );
\sum_add_Cb0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_l(9),
      I1 => Cb_read(9),
      O => \sum_add_Cb0_carry__1_i_4_n_0\
    );
\sum_add_Cb0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(8),
      I1 => Cb_l(9),
      O => \sum_add_Cb0_carry__1_i_5_n_0\
    );
\sum_add_Cb0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cb0_carry__1_n_0\,
      CO(3) => \sum_add_Cb0_carry__2_n_0\,
      CO(2) => \sum_add_Cb0_carry__2_n_1\,
      CO(1) => \sum_add_Cb0_carry__2_n_2\,
      CO(0) => \sum_add_Cb0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cb_read(14 downto 11),
      O(3) => \sum_add_Cb0_carry__2_n_4\,
      O(2) => \sum_add_Cb0_carry__2_n_5\,
      O(1) => \sum_add_Cb0_carry__2_n_6\,
      O(0) => \sum_add_Cb0_carry__2_n_7\,
      S(3) => \sum_add_Cb0_carry__2_i_1_n_0\,
      S(2) => \sum_add_Cb0_carry__2_i_2_n_0\,
      S(1) => \sum_add_Cb0_carry__2_i_3_n_0\,
      S(0) => \sum_add_Cb0_carry__2_i_4_n_0\
    );
\sum_add_Cb0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(14),
      I1 => Cb_read(15),
      O => \sum_add_Cb0_carry__2_i_1_n_0\
    );
\sum_add_Cb0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(13),
      I1 => Cb_read(14),
      O => \sum_add_Cb0_carry__2_i_2_n_0\
    );
\sum_add_Cb0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(12),
      I1 => Cb_read(13),
      O => \sum_add_Cb0_carry__2_i_3_n_0\
    );
\sum_add_Cb0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(11),
      I1 => Cb_read(12),
      O => \sum_add_Cb0_carry__2_i_4_n_0\
    );
\sum_add_Cb0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cb0_carry__2_n_0\,
      CO(3) => \sum_add_Cb0_carry__3_n_0\,
      CO(2) => \sum_add_Cb0_carry__3_n_1\,
      CO(1) => \sum_add_Cb0_carry__3_n_2\,
      CO(0) => \sum_add_Cb0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cb_read(18 downto 15),
      O(3) => \sum_add_Cb0_carry__3_n_4\,
      O(2) => \sum_add_Cb0_carry__3_n_5\,
      O(1) => \sum_add_Cb0_carry__3_n_6\,
      O(0) => \sum_add_Cb0_carry__3_n_7\,
      S(3) => \sum_add_Cb0_carry__3_i_1_n_0\,
      S(2) => \sum_add_Cb0_carry__3_i_2_n_0\,
      S(1) => \sum_add_Cb0_carry__3_i_3_n_0\,
      S(0) => \sum_add_Cb0_carry__3_i_4_n_0\
    );
\sum_add_Cb0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(18),
      I1 => Cb_read(19),
      O => \sum_add_Cb0_carry__3_i_1_n_0\
    );
\sum_add_Cb0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(17),
      I1 => Cb_read(18),
      O => \sum_add_Cb0_carry__3_i_2_n_0\
    );
\sum_add_Cb0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(16),
      I1 => Cb_read(17),
      O => \sum_add_Cb0_carry__3_i_3_n_0\
    );
\sum_add_Cb0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(15),
      I1 => Cb_read(16),
      O => \sum_add_Cb0_carry__3_i_4_n_0\
    );
\sum_add_Cb0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cb0_carry__3_n_0\,
      CO(3) => \sum_add_Cb0_carry__4_n_0\,
      CO(2) => \sum_add_Cb0_carry__4_n_1\,
      CO(1) => \sum_add_Cb0_carry__4_n_2\,
      CO(0) => \sum_add_Cb0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => Cb_read(22),
      DI(2) => \sum_add_Cb0_carry__4_i_1_n_0\,
      DI(1 downto 0) => Cb_read(20 downto 19),
      O(3) => \sum_add_Cb0_carry__4_n_4\,
      O(2) => \sum_add_Cb0_carry__4_n_5\,
      O(1) => \sum_add_Cb0_carry__4_n_6\,
      O(0) => \sum_add_Cb0_carry__4_n_7\,
      S(3) => \sum_add_Cb0_carry__4_i_2_n_0\,
      S(2) => \sum_add_Cb0_carry__4_i_3_n_0\,
      S(1) => \sum_add_Cb0_carry__4_i_4_n_0\,
      S(0) => \sum_add_Cb0_carry__4_i_5_n_0\
    );
\sum_add_Cb0_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Cb_l(9),
      I1 => Cb_read(21),
      O => \sum_add_Cb0_carry__4_i_1_n_0\
    );
\sum_add_Cb0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(22),
      I1 => Cb_read(23),
      O => \sum_add_Cb0_carry__4_i_2_n_0\
    );
\sum_add_Cb0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Cb_read(21),
      I1 => Cb_l(9),
      I2 => Cb_read(22),
      O => \sum_add_Cb0_carry__4_i_3_n_0\
    );
\sum_add_Cb0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Cb_read(21),
      I1 => Cb_l(9),
      I2 => Cb_read(20),
      O => \sum_add_Cb0_carry__4_i_4_n_0\
    );
\sum_add_Cb0_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(19),
      I1 => Cb_read(20),
      O => \sum_add_Cb0_carry__4_i_5_n_0\
    );
\sum_add_Cb0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cb0_carry__4_n_0\,
      CO(3) => \sum_add_Cb0_carry__5_n_0\,
      CO(2) => \sum_add_Cb0_carry__5_n_1\,
      CO(1) => \sum_add_Cb0_carry__5_n_2\,
      CO(0) => \sum_add_Cb0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cb_read(26 downto 23),
      O(3) => \sum_add_Cb0_carry__5_n_4\,
      O(2) => \sum_add_Cb0_carry__5_n_5\,
      O(1) => \sum_add_Cb0_carry__5_n_6\,
      O(0) => \sum_add_Cb0_carry__5_n_7\,
      S(3) => \sum_add_Cb0_carry__5_i_1_n_0\,
      S(2) => \sum_add_Cb0_carry__5_i_2_n_0\,
      S(1) => \sum_add_Cb0_carry__5_i_3_n_0\,
      S(0) => \sum_add_Cb0_carry__5_i_4_n_0\
    );
\sum_add_Cb0_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(26),
      I1 => Cb_read(27),
      O => \sum_add_Cb0_carry__5_i_1_n_0\
    );
\sum_add_Cb0_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(25),
      I1 => Cb_read(26),
      O => \sum_add_Cb0_carry__5_i_2_n_0\
    );
\sum_add_Cb0_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(24),
      I1 => Cb_read(25),
      O => \sum_add_Cb0_carry__5_i_3_n_0\
    );
\sum_add_Cb0_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(23),
      I1 => Cb_read(24),
      O => \sum_add_Cb0_carry__5_i_4_n_0\
    );
\sum_add_Cb0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cb0_carry__5_n_0\,
      CO(3) => \NLW_sum_add_Cb0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \sum_add_Cb0_carry__6_n_1\,
      CO(1) => \sum_add_Cb0_carry__6_n_2\,
      CO(0) => \sum_add_Cb0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Cb_read(29 downto 27),
      O(3) => \sum_add_Cb0_carry__6_n_4\,
      O(2) => \sum_add_Cb0_carry__6_n_5\,
      O(1) => \sum_add_Cb0_carry__6_n_6\,
      O(0) => \sum_add_Cb0_carry__6_n_7\,
      S(3) => \sum_add_Cb0_carry__6_i_1_n_0\,
      S(2) => \sum_add_Cb0_carry__6_i_2_n_0\,
      S(1) => \sum_add_Cb0_carry__6_i_3_n_0\,
      S(0) => \sum_add_Cb0_carry__6_i_4_n_0\
    );
\sum_add_Cb0_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(30),
      I1 => Cb_read(31),
      O => \sum_add_Cb0_carry__6_i_1_n_0\
    );
\sum_add_Cb0_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(29),
      I1 => Cb_read(30),
      O => \sum_add_Cb0_carry__6_i_2_n_0\
    );
\sum_add_Cb0_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(28),
      I1 => Cb_read(29),
      O => \sum_add_Cb0_carry__6_i_3_n_0\
    );
\sum_add_Cb0_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cb_read(27),
      I1 => Cb_read(28),
      O => \sum_add_Cb0_carry__6_i_4_n_0\
    );
sum_add_Cb0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(3),
      I1 => Cb_l(3),
      O => sum_add_Cb0_carry_i_1_n_0
    );
sum_add_Cb0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(2),
      I1 => Cb_l(2),
      O => sum_add_Cb0_carry_i_2_n_0
    );
sum_add_Cb0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(1),
      I1 => Cb_l(1),
      O => sum_add_Cb0_carry_i_3_n_0
    );
sum_add_Cb0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cb_read(0),
      I1 => Cb_l(0),
      O => sum_add_Cb0_carry_i_4_n_0
    );
\sum_add_Cb[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Y_read0,
      I1 => \sum_add_Cb[25]_i_2_n_0\,
      O => sum_add_Y0
    );
\sum_add_Cb[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => y(0),
      I1 => y(4),
      I2 => y(2),
      I3 => y(11),
      I4 => \sum_add_Cb[25]_i_3_n_0\,
      I5 => \sum_add_Cb[25]_i_4_n_0\,
      O => \sum_add_Cb[25]_i_2_n_0\
    );
\sum_add_Cb[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y(3),
      I1 => \^out\(0),
      I2 => \^out\(5),
      I3 => y(1),
      O => \sum_add_Cb[25]_i_3_n_0\
    );
\sum_add_Cb[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(3),
      I2 => \^out\(2),
      I3 => \^out\(1),
      O => \sum_add_Cb[25]_i_4_n_0\
    );
\sum_add_Cb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__1_n_5\,
      Q => buffer_data5(0),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__1_n_4\,
      Q => buffer_data5(1),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__2_n_7\,
      Q => buffer_data5(2),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__2_n_6\,
      Q => buffer_data5(3),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__2_n_5\,
      Q => buffer_data5(4),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__2_n_4\,
      Q => buffer_data5(5),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__3_n_7\,
      Q => buffer_data5(6),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__3_n_6\,
      Q => buffer_data5(7),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__3_n_5\,
      Q => buffer_data5(8),
      R => \^p_0_in\
    );
\sum_add_Cb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cb0_carry__5_n_6\,
      Q => buffer_data5(15),
      R => \^p_0_in\
    );
sum_add_Cr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_add_Cr0_carry_n_0,
      CO(2) => sum_add_Cr0_carry_n_1,
      CO(1) => sum_add_Cr0_carry_n_2,
      CO(0) => sum_add_Cr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Cr_read(3 downto 0),
      O(3) => sum_add_Cr0_carry_n_4,
      O(2) => sum_add_Cr0_carry_n_5,
      O(1) => sum_add_Cr0_carry_n_6,
      O(0) => sum_add_Cr0_carry_n_7,
      S(3) => sum_add_Cr0_carry_i_1_n_0,
      S(2) => sum_add_Cr0_carry_i_2_n_0,
      S(1) => sum_add_Cr0_carry_i_3_n_0,
      S(0) => sum_add_Cr0_carry_i_4_n_0
    );
\sum_add_Cr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_add_Cr0_carry_n_0,
      CO(3) => \sum_add_Cr0_carry__0_n_0\,
      CO(2) => \sum_add_Cr0_carry__0_n_1\,
      CO(1) => \sum_add_Cr0_carry__0_n_2\,
      CO(0) => \sum_add_Cr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cr_read(7 downto 4),
      O(3) => \sum_add_Cr0_carry__0_n_4\,
      O(2) => \sum_add_Cr0_carry__0_n_5\,
      O(1) => \sum_add_Cr0_carry__0_n_6\,
      O(0) => \sum_add_Cr0_carry__0_n_7\,
      S(3) => \sum_add_Cr0_carry__0_i_1_n_0\,
      S(2) => \sum_add_Cr0_carry__0_i_2_n_0\,
      S(1) => \sum_add_Cr0_carry__0_i_3_n_0\,
      S(0) => \sum_add_Cr0_carry__0_i_4_n_0\
    );
\sum_add_Cr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(7),
      I1 => Cr_l(7),
      O => \sum_add_Cr0_carry__0_i_1_n_0\
    );
\sum_add_Cr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(6),
      I1 => Cr_l(6),
      O => \sum_add_Cr0_carry__0_i_2_n_0\
    );
\sum_add_Cr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(5),
      I1 => Cr_l(5),
      O => \sum_add_Cr0_carry__0_i_3_n_0\
    );
\sum_add_Cr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(4),
      I1 => Cr_l(4),
      O => \sum_add_Cr0_carry__0_i_4_n_0\
    );
\sum_add_Cr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cr0_carry__0_n_0\,
      CO(3) => \sum_add_Cr0_carry__1_n_0\,
      CO(2) => \sum_add_Cr0_carry__1_n_1\,
      CO(1) => \sum_add_Cr0_carry__1_n_2\,
      CO(0) => \sum_add_Cr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => Cr_read(10),
      DI(2) => \sum_add_Cr0_carry__1_i_1_n_0\,
      DI(1) => Cr_l(9),
      DI(0) => Cr_read(8),
      O(3) => \sum_add_Cr0_carry__1_n_4\,
      O(2) => \sum_add_Cr0_carry__1_n_5\,
      O(1) => \sum_add_Cr0_carry__1_n_6\,
      O(0) => \sum_add_Cr0_carry__1_n_7\,
      S(3) => \sum_add_Cr0_carry__1_i_2_n_0\,
      S(2) => \sum_add_Cr0_carry__1_i_3_n_0\,
      S(1) => \sum_add_Cr0_carry__1_i_4_n_0\,
      S(0) => \sum_add_Cr0_carry__1_i_5_n_0\
    );
\sum_add_Cr0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cr_l(9),
      O => \sum_add_Cr0_carry__1_i_1_n_0\
    );
\sum_add_Cr0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(10),
      I1 => Cr_read(11),
      O => \sum_add_Cr0_carry__1_i_2_n_0\
    );
\sum_add_Cr0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_l(9),
      I1 => Cr_read(10),
      O => \sum_add_Cr0_carry__1_i_3_n_0\
    );
\sum_add_Cr0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_l(9),
      I1 => Cr_read(9),
      O => \sum_add_Cr0_carry__1_i_4_n_0\
    );
\sum_add_Cr0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(8),
      I1 => Cr_l(9),
      O => \sum_add_Cr0_carry__1_i_5_n_0\
    );
\sum_add_Cr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cr0_carry__1_n_0\,
      CO(3) => \sum_add_Cr0_carry__2_n_0\,
      CO(2) => \sum_add_Cr0_carry__2_n_1\,
      CO(1) => \sum_add_Cr0_carry__2_n_2\,
      CO(0) => \sum_add_Cr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cr_read(14 downto 11),
      O(3) => \sum_add_Cr0_carry__2_n_4\,
      O(2) => \sum_add_Cr0_carry__2_n_5\,
      O(1) => \sum_add_Cr0_carry__2_n_6\,
      O(0) => \sum_add_Cr0_carry__2_n_7\,
      S(3) => \sum_add_Cr0_carry__2_i_1_n_0\,
      S(2) => \sum_add_Cr0_carry__2_i_2_n_0\,
      S(1) => \sum_add_Cr0_carry__2_i_3_n_0\,
      S(0) => \sum_add_Cr0_carry__2_i_4_n_0\
    );
\sum_add_Cr0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(14),
      I1 => Cr_read(15),
      O => \sum_add_Cr0_carry__2_i_1_n_0\
    );
\sum_add_Cr0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(13),
      I1 => Cr_read(14),
      O => \sum_add_Cr0_carry__2_i_2_n_0\
    );
\sum_add_Cr0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(12),
      I1 => Cr_read(13),
      O => \sum_add_Cr0_carry__2_i_3_n_0\
    );
\sum_add_Cr0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(11),
      I1 => Cr_read(12),
      O => \sum_add_Cr0_carry__2_i_4_n_0\
    );
\sum_add_Cr0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cr0_carry__2_n_0\,
      CO(3) => \sum_add_Cr0_carry__3_n_0\,
      CO(2) => \sum_add_Cr0_carry__3_n_1\,
      CO(1) => \sum_add_Cr0_carry__3_n_2\,
      CO(0) => \sum_add_Cr0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cr_read(18 downto 15),
      O(3) => \sum_add_Cr0_carry__3_n_4\,
      O(2) => \sum_add_Cr0_carry__3_n_5\,
      O(1) => \sum_add_Cr0_carry__3_n_6\,
      O(0) => \sum_add_Cr0_carry__3_n_7\,
      S(3) => \sum_add_Cr0_carry__3_i_1_n_0\,
      S(2) => \sum_add_Cr0_carry__3_i_2_n_0\,
      S(1) => \sum_add_Cr0_carry__3_i_3_n_0\,
      S(0) => \sum_add_Cr0_carry__3_i_4_n_0\
    );
\sum_add_Cr0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(18),
      I1 => Cr_read(19),
      O => \sum_add_Cr0_carry__3_i_1_n_0\
    );
\sum_add_Cr0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(17),
      I1 => Cr_read(18),
      O => \sum_add_Cr0_carry__3_i_2_n_0\
    );
\sum_add_Cr0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(16),
      I1 => Cr_read(17),
      O => \sum_add_Cr0_carry__3_i_3_n_0\
    );
\sum_add_Cr0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(15),
      I1 => Cr_read(16),
      O => \sum_add_Cr0_carry__3_i_4_n_0\
    );
\sum_add_Cr0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cr0_carry__3_n_0\,
      CO(3) => \sum_add_Cr0_carry__4_n_0\,
      CO(2) => \sum_add_Cr0_carry__4_n_1\,
      CO(1) => \sum_add_Cr0_carry__4_n_2\,
      CO(0) => \sum_add_Cr0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => Cr_read(22),
      DI(2) => \sum_add_Cr0_carry__4_i_1_n_0\,
      DI(1 downto 0) => Cr_read(20 downto 19),
      O(3) => \sum_add_Cr0_carry__4_n_4\,
      O(2) => \sum_add_Cr0_carry__4_n_5\,
      O(1) => \sum_add_Cr0_carry__4_n_6\,
      O(0) => \sum_add_Cr0_carry__4_n_7\,
      S(3) => \sum_add_Cr0_carry__4_i_2_n_0\,
      S(2) => \sum_add_Cr0_carry__4_i_3_n_0\,
      S(1) => \sum_add_Cr0_carry__4_i_4_n_0\,
      S(0) => \sum_add_Cr0_carry__4_i_5_n_0\
    );
\sum_add_Cr0_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Cr_l(9),
      I1 => Cr_read(21),
      O => \sum_add_Cr0_carry__4_i_1_n_0\
    );
\sum_add_Cr0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(22),
      I1 => Cr_read(23),
      O => \sum_add_Cr0_carry__4_i_2_n_0\
    );
\sum_add_Cr0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Cr_read(21),
      I1 => Cr_l(9),
      I2 => Cr_read(22),
      O => \sum_add_Cr0_carry__4_i_3_n_0\
    );
\sum_add_Cr0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Cr_read(21),
      I1 => Cr_l(9),
      I2 => Cr_read(20),
      O => \sum_add_Cr0_carry__4_i_4_n_0\
    );
\sum_add_Cr0_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(19),
      I1 => Cr_read(20),
      O => \sum_add_Cr0_carry__4_i_5_n_0\
    );
\sum_add_Cr0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cr0_carry__4_n_0\,
      CO(3) => \sum_add_Cr0_carry__5_n_0\,
      CO(2) => \sum_add_Cr0_carry__5_n_1\,
      CO(1) => \sum_add_Cr0_carry__5_n_2\,
      CO(0) => \sum_add_Cr0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Cr_read(26 downto 23),
      O(3) => \sum_add_Cr0_carry__5_n_4\,
      O(2) => \sum_add_Cr0_carry__5_n_5\,
      O(1) => \sum_add_Cr0_carry__5_n_6\,
      O(0) => \sum_add_Cr0_carry__5_n_7\,
      S(3) => \sum_add_Cr0_carry__5_i_1_n_0\,
      S(2) => \sum_add_Cr0_carry__5_i_2_n_0\,
      S(1) => \sum_add_Cr0_carry__5_i_3_n_0\,
      S(0) => \sum_add_Cr0_carry__5_i_4_n_0\
    );
\sum_add_Cr0_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(26),
      I1 => Cr_read(27),
      O => \sum_add_Cr0_carry__5_i_1_n_0\
    );
\sum_add_Cr0_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(25),
      I1 => Cr_read(26),
      O => \sum_add_Cr0_carry__5_i_2_n_0\
    );
\sum_add_Cr0_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(24),
      I1 => Cr_read(25),
      O => \sum_add_Cr0_carry__5_i_3_n_0\
    );
\sum_add_Cr0_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(23),
      I1 => Cr_read(24),
      O => \sum_add_Cr0_carry__5_i_4_n_0\
    );
\sum_add_Cr0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Cr0_carry__5_n_0\,
      CO(3) => \NLW_sum_add_Cr0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \sum_add_Cr0_carry__6_n_1\,
      CO(1) => \sum_add_Cr0_carry__6_n_2\,
      CO(0) => \sum_add_Cr0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Cr_read(29 downto 27),
      O(3) => \sum_add_Cr0_carry__6_n_4\,
      O(2) => \sum_add_Cr0_carry__6_n_5\,
      O(1) => \sum_add_Cr0_carry__6_n_6\,
      O(0) => \sum_add_Cr0_carry__6_n_7\,
      S(3) => \sum_add_Cr0_carry__6_i_1_n_0\,
      S(2) => \sum_add_Cr0_carry__6_i_2_n_0\,
      S(1) => \sum_add_Cr0_carry__6_i_3_n_0\,
      S(0) => \sum_add_Cr0_carry__6_i_4_n_0\
    );
\sum_add_Cr0_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(30),
      I1 => Cr_read(31),
      O => \sum_add_Cr0_carry__6_i_1_n_0\
    );
\sum_add_Cr0_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(29),
      I1 => Cr_read(30),
      O => \sum_add_Cr0_carry__6_i_2_n_0\
    );
\sum_add_Cr0_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(28),
      I1 => Cr_read(29),
      O => \sum_add_Cr0_carry__6_i_3_n_0\
    );
\sum_add_Cr0_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Cr_read(27),
      I1 => Cr_read(28),
      O => \sum_add_Cr0_carry__6_i_4_n_0\
    );
sum_add_Cr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(3),
      I1 => Cr_l(3),
      O => sum_add_Cr0_carry_i_1_n_0
    );
sum_add_Cr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(2),
      I1 => Cr_l(2),
      O => sum_add_Cr0_carry_i_2_n_0
    );
sum_add_Cr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(1),
      I1 => Cr_l(1),
      O => sum_add_Cr0_carry_i_3_n_0
    );
sum_add_Cr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cr_read(0),
      I1 => Cr_l(0),
      O => sum_add_Cr0_carry_i_4_n_0
    );
\sum_add_Cr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__1_n_5\,
      Q => buffer_data4(0),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__1_n_4\,
      Q => buffer_data4(1),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__2_n_7\,
      Q => buffer_data4(2),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__2_n_6\,
      Q => buffer_data4(3),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__2_n_5\,
      Q => buffer_data4(4),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__2_n_4\,
      Q => buffer_data4(5),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__3_n_7\,
      Q => buffer_data4(6),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__3_n_6\,
      Q => buffer_data4(7),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__3_n_5\,
      Q => buffer_data4(8),
      R => \^p_0_in\
    );
\sum_add_Cr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Cr0_carry__5_n_6\,
      Q => buffer_data4(15),
      R => \^p_0_in\
    );
\sum_add_Y[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(8),
      I1 => \Y_l_reg_n_0_[8]\,
      O => \sum_add_Y[11]_i_2_n_0\
    );
\sum_add_Y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[11]_i_1_n_5\,
      Q => buffer_data20_in(0),
      R => \^p_0_in\
    );
\sum_add_Y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[11]_i_1_n_4\,
      Q => buffer_data20_in(1),
      R => \^p_0_in\
    );
\sum_add_Y_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_all_Y_reg_0_i_19_n_0,
      CO(3) => \sum_add_Y_reg[11]_i_1_n_0\,
      CO(2) => \sum_add_Y_reg[11]_i_1_n_1\,
      CO(1) => \sum_add_Y_reg[11]_i_1_n_2\,
      CO(0) => \sum_add_Y_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Y_read(11 downto 8),
      O(3) => \sum_add_Y_reg[11]_i_1_n_4\,
      O(2) => \sum_add_Y_reg[11]_i_1_n_5\,
      O(1) => \sum_add_Y_reg[11]_i_1_n_6\,
      O(0) => \sum_add_Y_reg[11]_i_1_n_7\,
      S(3 downto 1) => Y_read(11 downto 9),
      S(0) => \sum_add_Y[11]_i_2_n_0\
    );
\sum_add_Y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[15]_i_1_n_7\,
      Q => buffer_data20_in(2),
      R => \^p_0_in\
    );
\sum_add_Y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[15]_i_1_n_6\,
      Q => buffer_data20_in(3),
      R => \^p_0_in\
    );
\sum_add_Y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[15]_i_1_n_5\,
      Q => buffer_data20_in(4),
      R => \^p_0_in\
    );
\sum_add_Y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[15]_i_1_n_4\,
      Q => buffer_data20_in(5),
      R => \^p_0_in\
    );
\sum_add_Y_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Y_reg[11]_i_1_n_0\,
      CO(3) => \sum_add_Y_reg[15]_i_1_n_0\,
      CO(2) => \sum_add_Y_reg[15]_i_1_n_1\,
      CO(1) => \sum_add_Y_reg[15]_i_1_n_2\,
      CO(0) => \sum_add_Y_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Y_read(15 downto 12),
      O(3) => \sum_add_Y_reg[15]_i_1_n_4\,
      O(2) => \sum_add_Y_reg[15]_i_1_n_5\,
      O(1) => \sum_add_Y_reg[15]_i_1_n_6\,
      O(0) => \sum_add_Y_reg[15]_i_1_n_7\,
      S(3 downto 0) => Y_read(15 downto 12)
    );
\sum_add_Y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[17]_i_1_n_7\,
      Q => buffer_data20_in(6),
      R => \^p_0_in\
    );
\sum_add_Y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => sum_add_Y0,
      D => \sum_add_Y_reg[17]_i_1_n_6\,
      Q => buffer_data20_in(7),
      R => \^p_0_in\
    );
\sum_add_Y_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_add_Y_reg[15]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_add_Y_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_add_Y_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Y_read(16),
      O(3 downto 2) => \NLW_sum_add_Y_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_add_Y_reg[17]_i_1_n_6\,
      O(0) => \sum_add_Y_reg[17]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => Y_read(17 downto 16)
    );
sum_all_Cb_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \cell_idx_g_reg_n_0_[10]\,
      ADDRARDADDR(13) => \cell_idx_g_reg_n_0_[9]\,
      ADDRARDADDR(12) => \cell_idx_g_reg_n_0_[8]\,
      ADDRARDADDR(11) => \cell_idx_g_reg_n_0_[7]\,
      ADDRARDADDR(10) => \cell_idx_g_reg_n_0_[6]\,
      ADDRARDADDR(9) => \cell_idx_g_reg_n_0_[5]\,
      ADDRARDADDR(8) => \cell_idx_g_reg_n_0_[4]\,
      ADDRARDADDR(7) => \cell_idx_g_reg_n_0_[3]\,
      ADDRARDADDR(6) => \cell_idx_g_reg_n_0_[2]\,
      ADDRARDADDR(5) => \cell_idx_g_reg_n_0_[1]\,
      ADDRARDADDR(4) => \cell_idx_g_reg_n_0_[0]\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \cell_idx_r_reg_n_0_[10]\,
      ADDRBWRADDR(13) => \cell_idx_r_reg_n_0_[9]\,
      ADDRBWRADDR(12) => \cell_idx_r_reg_n_0_[8]\,
      ADDRBWRADDR(11) => \cell_idx_r_reg_n_0_[7]\,
      ADDRBWRADDR(10) => \cell_idx_r_reg_n_0_[6]\,
      ADDRBWRADDR(9) => \cell_idx_r_reg_n_0_[5]\,
      ADDRBWRADDR(8) => \cell_idx_r_reg_n_0_[4]\,
      ADDRBWRADDR(7) => \cell_idx_r_reg_n_0_[3]\,
      ADDRBWRADDR(6) => \cell_idx_r_reg_n_0_[2]\,
      ADDRBWRADDR(5) => \cell_idx_r_reg_n_0_[1]\,
      ADDRBWRADDR(4) => \cell_idx_r_reg_n_0_[0]\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sum_all_Cb_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sum_all_Cb_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_sum_all_Cb_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15) => sum_all_Cb_reg_0_i_2_n_0,
      DIADI(14) => sum_all_Cb_reg_0_i_3_n_0,
      DIADI(13) => sum_all_Cb_reg_0_i_4_n_0,
      DIADI(12) => sum_all_Cb_reg_0_i_5_n_0,
      DIADI(11) => sum_all_Cb_reg_0_i_6_n_0,
      DIADI(10) => sum_all_Cb_reg_0_i_7_n_0,
      DIADI(9) => sum_all_Cb_reg_0_i_8_n_0,
      DIADI(8) => sum_all_Cb_reg_0_i_9_n_0,
      DIADI(7) => sum_all_Cb_reg_0_i_10_n_0,
      DIADI(6) => sum_all_Cb_reg_0_i_11_n_0,
      DIADI(5) => sum_all_Cb_reg_0_i_12_n_0,
      DIADI(4) => sum_all_Cb_reg_0_i_13_n_0,
      DIADI(3) => sum_all_Cb_reg_0_i_14_n_0,
      DIADI(2) => sum_all_Cb_reg_0_i_15_n_0,
      DIADI(1) => sum_all_Cb_reg_0_i_16_n_0,
      DIADI(0) => sum_all_Cb_reg_0_i_17_n_0,
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => sum_all_Cb_reg_0_i_18_n_0,
      DIPADIP(0) => sum_all_Cb_reg_0_i_19_n_0,
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_sum_all_Cb_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_sum_all_Cb_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => Cb_read(15 downto 0),
      DOPADOP(3 downto 0) => NLW_sum_all_Cb_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_sum_all_Cb_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => Cb_read(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_sum_all_Cb_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => aresetn,
      ENBWREN => sum_all_Cb_reg_0_i_1_n_0,
      INJECTDBITERR => NLW_sum_all_Cb_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sum_all_Cb_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sum_all_Cb_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \^p_0_in\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sum_all_Cb_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => aresetn,
      WEA(2) => aresetn,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
sum_all_Cb_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Y_read0,
      I1 => aresetn,
      O => sum_all_Cb_reg_0_i_1_n_0
    );
sum_all_Cb_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__0_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_10_n_0
    );
sum_all_Cb_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__0_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_11_n_0
    );
sum_all_Cb_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__0_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_12_n_0
    );
sum_all_Cb_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__0_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_13_n_0
    );
sum_all_Cb_reg_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cb0_carry_n_4,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_14_n_0
    );
sum_all_Cb_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cb0_carry_n_5,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_15_n_0
    );
sum_all_Cb_reg_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cb0_carry_n_6,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_16_n_0
    );
sum_all_Cb_reg_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cb0_carry_n_7,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_17_n_0
    );
sum_all_Cb_reg_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__3_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_18_n_0
    );
sum_all_Cb_reg_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__3_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_19_n_0
    );
sum_all_Cb_reg_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__2_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_2_n_0
    );
sum_all_Cb_reg_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__2_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_3_n_0
    );
sum_all_Cb_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__2_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_4_n_0
    );
sum_all_Cb_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__2_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_5_n_0
    );
sum_all_Cb_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__1_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_6_n_0
    );
sum_all_Cb_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__1_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_7_n_0
    );
sum_all_Cb_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__1_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_8_n_0
    );
sum_all_Cb_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__1_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_0_i_9_n_0
    );
sum_all_Cb_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \cell_idx_g_reg_n_0_[10]\,
      ADDRARDADDR(13) => \cell_idx_g_reg_n_0_[9]\,
      ADDRARDADDR(12) => \cell_idx_g_reg_n_0_[8]\,
      ADDRARDADDR(11) => \cell_idx_g_reg_n_0_[7]\,
      ADDRARDADDR(10) => \cell_idx_g_reg_n_0_[6]\,
      ADDRARDADDR(9) => \cell_idx_g_reg_n_0_[5]\,
      ADDRARDADDR(8) => \cell_idx_g_reg_n_0_[4]\,
      ADDRARDADDR(7) => \cell_idx_g_reg_n_0_[3]\,
      ADDRARDADDR(6) => \cell_idx_g_reg_n_0_[2]\,
      ADDRARDADDR(5) => \cell_idx_g_reg_n_0_[1]\,
      ADDRARDADDR(4) => \cell_idx_g_reg_n_0_[0]\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \cell_idx_r_reg_n_0_[10]\,
      ADDRBWRADDR(13) => \cell_idx_r_reg_n_0_[9]\,
      ADDRBWRADDR(12) => \cell_idx_r_reg_n_0_[8]\,
      ADDRBWRADDR(11) => \cell_idx_r_reg_n_0_[7]\,
      ADDRBWRADDR(10) => \cell_idx_r_reg_n_0_[6]\,
      ADDRBWRADDR(9) => \cell_idx_r_reg_n_0_[5]\,
      ADDRBWRADDR(8) => \cell_idx_r_reg_n_0_[4]\,
      ADDRBWRADDR(7) => \cell_idx_r_reg_n_0_[3]\,
      ADDRBWRADDR(6) => \cell_idx_r_reg_n_0_[2]\,
      ADDRBWRADDR(5) => \cell_idx_r_reg_n_0_[1]\,
      ADDRBWRADDR(4) => \cell_idx_r_reg_n_0_[0]\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sum_all_Cb_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sum_all_Cb_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_sum_all_Cb_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13) => sum_all_Cb_reg_1_i_1_n_0,
      DIADI(12) => sum_all_Cb_reg_1_i_2_n_0,
      DIADI(11) => sum_all_Cb_reg_1_i_3_n_0,
      DIADI(10) => sum_all_Cb_reg_1_i_4_n_0,
      DIADI(9) => sum_all_Cb_reg_1_i_5_n_0,
      DIADI(8) => sum_all_Cb_reg_1_i_6_n_0,
      DIADI(7) => sum_all_Cb_reg_1_i_7_n_0,
      DIADI(6) => sum_all_Cb_reg_1_i_8_n_0,
      DIADI(5) => sum_all_Cb_reg_1_i_9_n_0,
      DIADI(4) => sum_all_Cb_reg_1_i_10_n_0,
      DIADI(3) => sum_all_Cb_reg_1_i_11_n_0,
      DIADI(2) => sum_all_Cb_reg_1_i_12_n_0,
      DIADI(1) => sum_all_Cb_reg_1_i_13_n_0,
      DIADI(0) => sum_all_Cb_reg_1_i_14_n_0,
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_sum_all_Cb_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 14) => NLW_sum_all_Cb_reg_1_DOBDO_UNCONNECTED(31 downto 14),
      DOBDO(13 downto 0) => Cb_read(31 downto 18),
      DOPADOP(3 downto 0) => NLW_sum_all_Cb_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_sum_all_Cb_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_sum_all_Cb_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => aresetn,
      ENBWREN => sum_all_Cb_reg_0_i_1_n_0,
      INJECTDBITERR => NLW_sum_all_Cb_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sum_all_Cb_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sum_all_Cb_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \^p_0_in\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sum_all_Cb_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => aresetn,
      WEA(2) => aresetn,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
sum_all_Cb_reg_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__6_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_1_n_0
    );
sum_all_Cb_reg_1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__4_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_10_n_0
    );
sum_all_Cb_reg_1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__4_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_11_n_0
    );
sum_all_Cb_reg_1_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__4_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_12_n_0
    );
sum_all_Cb_reg_1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__3_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_13_n_0
    );
sum_all_Cb_reg_1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__3_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_14_n_0
    );
sum_all_Cb_reg_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__6_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_2_n_0
    );
sum_all_Cb_reg_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__6_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_3_n_0
    );
sum_all_Cb_reg_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__6_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_4_n_0
    );
sum_all_Cb_reg_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__5_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_5_n_0
    );
sum_all_Cb_reg_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__5_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_6_n_0
    );
sum_all_Cb_reg_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__5_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_7_n_0
    );
sum_all_Cb_reg_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__5_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_8_n_0
    );
sum_all_Cb_reg_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cb0_carry__4_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cb_reg_1_i_9_n_0
    );
sum_all_Cr_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \cell_idx_g_reg_n_0_[10]\,
      ADDRARDADDR(13) => \cell_idx_g_reg_n_0_[9]\,
      ADDRARDADDR(12) => \cell_idx_g_reg_n_0_[8]\,
      ADDRARDADDR(11) => \cell_idx_g_reg_n_0_[7]\,
      ADDRARDADDR(10) => \cell_idx_g_reg_n_0_[6]\,
      ADDRARDADDR(9) => \cell_idx_g_reg_n_0_[5]\,
      ADDRARDADDR(8) => \cell_idx_g_reg_n_0_[4]\,
      ADDRARDADDR(7) => \cell_idx_g_reg_n_0_[3]\,
      ADDRARDADDR(6) => \cell_idx_g_reg_n_0_[2]\,
      ADDRARDADDR(5) => \cell_idx_g_reg_n_0_[1]\,
      ADDRARDADDR(4) => \cell_idx_g_reg_n_0_[0]\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \cell_idx_r_reg_n_0_[10]\,
      ADDRBWRADDR(13) => \cell_idx_r_reg_n_0_[9]\,
      ADDRBWRADDR(12) => \cell_idx_r_reg_n_0_[8]\,
      ADDRBWRADDR(11) => \cell_idx_r_reg_n_0_[7]\,
      ADDRBWRADDR(10) => \cell_idx_r_reg_n_0_[6]\,
      ADDRBWRADDR(9) => \cell_idx_r_reg_n_0_[5]\,
      ADDRBWRADDR(8) => \cell_idx_r_reg_n_0_[4]\,
      ADDRBWRADDR(7) => \cell_idx_r_reg_n_0_[3]\,
      ADDRBWRADDR(6) => \cell_idx_r_reg_n_0_[2]\,
      ADDRBWRADDR(5) => \cell_idx_r_reg_n_0_[1]\,
      ADDRBWRADDR(4) => \cell_idx_r_reg_n_0_[0]\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sum_all_Cr_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sum_all_Cr_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_sum_all_Cr_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15) => sum_all_Cr_reg_0_i_1_n_0,
      DIADI(14) => sum_all_Cr_reg_0_i_2_n_0,
      DIADI(13) => sum_all_Cr_reg_0_i_3_n_0,
      DIADI(12) => sum_all_Cr_reg_0_i_4_n_0,
      DIADI(11) => sum_all_Cr_reg_0_i_5_n_0,
      DIADI(10) => sum_all_Cr_reg_0_i_6_n_0,
      DIADI(9) => sum_all_Cr_reg_0_i_7_n_0,
      DIADI(8) => sum_all_Cr_reg_0_i_8_n_0,
      DIADI(7) => sum_all_Cr_reg_0_i_9_n_0,
      DIADI(6) => sum_all_Cr_reg_0_i_10_n_0,
      DIADI(5) => sum_all_Cr_reg_0_i_11_n_0,
      DIADI(4) => sum_all_Cr_reg_0_i_12_n_0,
      DIADI(3) => sum_all_Cr_reg_0_i_13_n_0,
      DIADI(2) => sum_all_Cr_reg_0_i_14_n_0,
      DIADI(1) => sum_all_Cr_reg_0_i_15_n_0,
      DIADI(0) => sum_all_Cr_reg_0_i_16_n_0,
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => sum_all_Cr_reg_0_i_17_n_0,
      DIPADIP(0) => sum_all_Cr_reg_0_i_18_n_0,
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_sum_all_Cr_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_sum_all_Cr_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => Cr_read(15 downto 0),
      DOPADOP(3 downto 0) => NLW_sum_all_Cr_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_sum_all_Cr_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => Cr_read(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_sum_all_Cr_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => aresetn,
      ENBWREN => sum_all_Cb_reg_0_i_1_n_0,
      INJECTDBITERR => NLW_sum_all_Cr_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sum_all_Cr_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sum_all_Cr_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \^p_0_in\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sum_all_Cr_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => aresetn,
      WEA(2) => aresetn,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
sum_all_Cr_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__2_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_1_n_0
    );
sum_all_Cr_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__0_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_10_n_0
    );
sum_all_Cr_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__0_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_11_n_0
    );
sum_all_Cr_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__0_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_12_n_0
    );
sum_all_Cr_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cr0_carry_n_4,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_13_n_0
    );
sum_all_Cr_reg_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cr0_carry_n_5,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_14_n_0
    );
sum_all_Cr_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cr0_carry_n_6,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_15_n_0
    );
sum_all_Cr_reg_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_add_Cr0_carry_n_7,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_16_n_0
    );
sum_all_Cr_reg_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__3_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_17_n_0
    );
sum_all_Cr_reg_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__3_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_18_n_0
    );
sum_all_Cr_reg_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__2_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_2_n_0
    );
sum_all_Cr_reg_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__2_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_3_n_0
    );
sum_all_Cr_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__2_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_4_n_0
    );
sum_all_Cr_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__1_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_5_n_0
    );
sum_all_Cr_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__1_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_6_n_0
    );
sum_all_Cr_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__1_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_7_n_0
    );
sum_all_Cr_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__1_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_8_n_0
    );
sum_all_Cr_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__0_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_0_i_9_n_0
    );
sum_all_Cr_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \cell_idx_g_reg_n_0_[10]\,
      ADDRARDADDR(13) => \cell_idx_g_reg_n_0_[9]\,
      ADDRARDADDR(12) => \cell_idx_g_reg_n_0_[8]\,
      ADDRARDADDR(11) => \cell_idx_g_reg_n_0_[7]\,
      ADDRARDADDR(10) => \cell_idx_g_reg_n_0_[6]\,
      ADDRARDADDR(9) => \cell_idx_g_reg_n_0_[5]\,
      ADDRARDADDR(8) => \cell_idx_g_reg_n_0_[4]\,
      ADDRARDADDR(7) => \cell_idx_g_reg_n_0_[3]\,
      ADDRARDADDR(6) => \cell_idx_g_reg_n_0_[2]\,
      ADDRARDADDR(5) => \cell_idx_g_reg_n_0_[1]\,
      ADDRARDADDR(4) => \cell_idx_g_reg_n_0_[0]\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \cell_idx_r_reg_n_0_[10]\,
      ADDRBWRADDR(13) => \cell_idx_r_reg_n_0_[9]\,
      ADDRBWRADDR(12) => \cell_idx_r_reg_n_0_[8]\,
      ADDRBWRADDR(11) => \cell_idx_r_reg_n_0_[7]\,
      ADDRBWRADDR(10) => \cell_idx_r_reg_n_0_[6]\,
      ADDRBWRADDR(9) => \cell_idx_r_reg_n_0_[5]\,
      ADDRBWRADDR(8) => \cell_idx_r_reg_n_0_[4]\,
      ADDRBWRADDR(7) => \cell_idx_r_reg_n_0_[3]\,
      ADDRBWRADDR(6) => \cell_idx_r_reg_n_0_[2]\,
      ADDRBWRADDR(5) => \cell_idx_r_reg_n_0_[1]\,
      ADDRBWRADDR(4) => \cell_idx_r_reg_n_0_[0]\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sum_all_Cr_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sum_all_Cr_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_sum_all_Cr_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13) => sum_all_Cr_reg_1_i_1_n_0,
      DIADI(12) => sum_all_Cr_reg_1_i_2_n_0,
      DIADI(11) => sum_all_Cr_reg_1_i_3_n_0,
      DIADI(10) => sum_all_Cr_reg_1_i_4_n_0,
      DIADI(9) => sum_all_Cr_reg_1_i_5_n_0,
      DIADI(8) => sum_all_Cr_reg_1_i_6_n_0,
      DIADI(7) => sum_all_Cr_reg_1_i_7_n_0,
      DIADI(6) => sum_all_Cr_reg_1_i_8_n_0,
      DIADI(5) => sum_all_Cr_reg_1_i_9_n_0,
      DIADI(4) => sum_all_Cr_reg_1_i_10_n_0,
      DIADI(3) => sum_all_Cr_reg_1_i_11_n_0,
      DIADI(2) => sum_all_Cr_reg_1_i_12_n_0,
      DIADI(1) => sum_all_Cr_reg_1_i_13_n_0,
      DIADI(0) => sum_all_Cr_reg_1_i_14_n_0,
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_sum_all_Cr_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 14) => NLW_sum_all_Cr_reg_1_DOBDO_UNCONNECTED(31 downto 14),
      DOBDO(13 downto 0) => Cr_read(31 downto 18),
      DOPADOP(3 downto 0) => NLW_sum_all_Cr_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_sum_all_Cr_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_sum_all_Cr_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => aresetn,
      ENBWREN => sum_all_Cb_reg_0_i_1_n_0,
      INJECTDBITERR => NLW_sum_all_Cr_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sum_all_Cr_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sum_all_Cr_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \^p_0_in\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sum_all_Cr_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => aresetn,
      WEA(2) => aresetn,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
sum_all_Cr_reg_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__6_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_1_n_0
    );
sum_all_Cr_reg_1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__4_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_10_n_0
    );
sum_all_Cr_reg_1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__4_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_11_n_0
    );
sum_all_Cr_reg_1_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__4_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_12_n_0
    );
sum_all_Cr_reg_1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__3_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_13_n_0
    );
sum_all_Cr_reg_1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__3_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_14_n_0
    );
sum_all_Cr_reg_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__6_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_2_n_0
    );
sum_all_Cr_reg_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__6_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_3_n_0
    );
sum_all_Cr_reg_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__6_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_4_n_0
    );
sum_all_Cr_reg_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__5_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_5_n_0
    );
sum_all_Cr_reg_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__5_n_5\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_6_n_0
    );
sum_all_Cr_reg_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__5_n_6\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_7_n_0
    );
sum_all_Cr_reg_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__5_n_7\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_8_n_0
    );
sum_all_Cr_reg_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Cr0_carry__4_n_4\,
      I1 => last_pixel_reg,
      O => sum_all_Cr_reg_1_i_9_n_0
    );
sum_all_Y_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \cell_idx_g_reg_n_0_[10]\,
      ADDRARDADDR(13) => \cell_idx_g_reg_n_0_[9]\,
      ADDRARDADDR(12) => \cell_idx_g_reg_n_0_[8]\,
      ADDRARDADDR(11) => \cell_idx_g_reg_n_0_[7]\,
      ADDRARDADDR(10) => \cell_idx_g_reg_n_0_[6]\,
      ADDRARDADDR(9) => \cell_idx_g_reg_n_0_[5]\,
      ADDRARDADDR(8) => \cell_idx_g_reg_n_0_[4]\,
      ADDRARDADDR(7) => \cell_idx_g_reg_n_0_[3]\,
      ADDRARDADDR(6) => \cell_idx_g_reg_n_0_[2]\,
      ADDRARDADDR(5) => \cell_idx_g_reg_n_0_[1]\,
      ADDRARDADDR(4) => \cell_idx_g_reg_n_0_[0]\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \cell_idx_r_reg_n_0_[10]\,
      ADDRBWRADDR(13) => \cell_idx_r_reg_n_0_[9]\,
      ADDRBWRADDR(12) => \cell_idx_r_reg_n_0_[8]\,
      ADDRBWRADDR(11) => \cell_idx_r_reg_n_0_[7]\,
      ADDRBWRADDR(10) => \cell_idx_r_reg_n_0_[6]\,
      ADDRBWRADDR(9) => \cell_idx_r_reg_n_0_[5]\,
      ADDRBWRADDR(8) => \cell_idx_r_reg_n_0_[4]\,
      ADDRBWRADDR(7) => \cell_idx_r_reg_n_0_[3]\,
      ADDRBWRADDR(6) => \cell_idx_r_reg_n_0_[2]\,
      ADDRBWRADDR(5) => \cell_idx_r_reg_n_0_[1]\,
      ADDRBWRADDR(4) => \cell_idx_r_reg_n_0_[0]\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_sum_all_Y_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_sum_all_Y_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_sum_all_Y_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => p_0_in_0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => p_0_in_0(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_sum_all_Y_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_sum_all_Y_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => Y_read(15 downto 0),
      DOPADOP(3 downto 0) => NLW_sum_all_Y_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_sum_all_Y_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => Y_read(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_sum_all_Y_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => aresetn,
      ENBWREN => sum_all_Cb_reg_0_i_1_n_0,
      INJECTDBITERR => NLW_sum_all_Y_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_sum_all_Y_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_sum_all_Y_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => \^p_0_in\,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_sum_all_Y_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => aresetn,
      WEA(2) => aresetn,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
sum_all_Y_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[15]_i_1_n_4\,
      I1 => last_pixel_reg,
      O => p_0_in_0(15)
    );
sum_all_Y_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_19_n_5,
      I1 => last_pixel_reg,
      O => p_0_in_0(6)
    );
sum_all_Y_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_19_n_6,
      I1 => last_pixel_reg,
      O => p_0_in_0(5)
    );
sum_all_Y_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_19_n_7,
      I1 => last_pixel_reg,
      O => p_0_in_0(4)
    );
sum_all_Y_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_20_n_4,
      I1 => last_pixel_reg,
      O => p_0_in_0(3)
    );
sum_all_Y_reg_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_20_n_5,
      I1 => last_pixel_reg,
      O => p_0_in_0(2)
    );
sum_all_Y_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_20_n_6,
      I1 => last_pixel_reg,
      O => p_0_in_0(1)
    );
sum_all_Y_reg_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_20_n_7,
      I1 => last_pixel_reg,
      O => p_0_in_0(0)
    );
sum_all_Y_reg_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[17]_i_1_n_6\,
      I1 => last_pixel_reg,
      O => p_0_in_0(17)
    );
sum_all_Y_reg_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[17]_i_1_n_7\,
      I1 => last_pixel_reg,
      O => p_0_in_0(16)
    );
sum_all_Y_reg_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => sum_all_Y_reg_0_i_20_n_0,
      CO(3) => sum_all_Y_reg_0_i_19_n_0,
      CO(2) => sum_all_Y_reg_0_i_19_n_1,
      CO(1) => sum_all_Y_reg_0_i_19_n_2,
      CO(0) => sum_all_Y_reg_0_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Y_read(7 downto 4),
      O(3) => sum_all_Y_reg_0_i_19_n_4,
      O(2) => sum_all_Y_reg_0_i_19_n_5,
      O(1) => sum_all_Y_reg_0_i_19_n_6,
      O(0) => sum_all_Y_reg_0_i_19_n_7,
      S(3) => sum_all_Y_reg_0_i_21_n_0,
      S(2) => sum_all_Y_reg_0_i_22_n_0,
      S(1) => sum_all_Y_reg_0_i_23_n_0,
      S(0) => sum_all_Y_reg_0_i_24_n_0
    );
sum_all_Y_reg_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[15]_i_1_n_5\,
      I1 => last_pixel_reg,
      O => p_0_in_0(14)
    );
sum_all_Y_reg_0_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_all_Y_reg_0_i_20_n_0,
      CO(2) => sum_all_Y_reg_0_i_20_n_1,
      CO(1) => sum_all_Y_reg_0_i_20_n_2,
      CO(0) => sum_all_Y_reg_0_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Y_read(3 downto 0),
      O(3) => sum_all_Y_reg_0_i_20_n_4,
      O(2) => sum_all_Y_reg_0_i_20_n_5,
      O(1) => sum_all_Y_reg_0_i_20_n_6,
      O(0) => sum_all_Y_reg_0_i_20_n_7,
      S(3) => sum_all_Y_reg_0_i_25_n_0,
      S(2) => sum_all_Y_reg_0_i_26_n_0,
      S(1) => sum_all_Y_reg_0_i_27_n_0,
      S(0) => sum_all_Y_reg_0_i_28_n_0
    );
sum_all_Y_reg_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(7),
      I1 => \Y_l_reg_n_0_[7]\,
      O => sum_all_Y_reg_0_i_21_n_0
    );
sum_all_Y_reg_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(6),
      I1 => \Y_l_reg_n_0_[6]\,
      O => sum_all_Y_reg_0_i_22_n_0
    );
sum_all_Y_reg_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(5),
      I1 => \Y_l_reg_n_0_[5]\,
      O => sum_all_Y_reg_0_i_23_n_0
    );
sum_all_Y_reg_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(4),
      I1 => \Y_l_reg_n_0_[4]\,
      O => sum_all_Y_reg_0_i_24_n_0
    );
sum_all_Y_reg_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(3),
      I1 => \Y_l_reg_n_0_[3]\,
      O => sum_all_Y_reg_0_i_25_n_0
    );
sum_all_Y_reg_0_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(2),
      I1 => \Y_l_reg_n_0_[2]\,
      O => sum_all_Y_reg_0_i_26_n_0
    );
sum_all_Y_reg_0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(1),
      I1 => \Y_l_reg_n_0_[1]\,
      O => sum_all_Y_reg_0_i_27_n_0
    );
sum_all_Y_reg_0_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Y_read(0),
      I1 => \Y_l_reg_n_0_[0]\,
      O => sum_all_Y_reg_0_i_28_n_0
    );
sum_all_Y_reg_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[15]_i_1_n_6\,
      I1 => last_pixel_reg,
      O => p_0_in_0(13)
    );
sum_all_Y_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[15]_i_1_n_7\,
      I1 => last_pixel_reg,
      O => p_0_in_0(12)
    );
sum_all_Y_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[11]_i_1_n_4\,
      I1 => last_pixel_reg,
      O => p_0_in_0(11)
    );
sum_all_Y_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[11]_i_1_n_5\,
      I1 => last_pixel_reg,
      O => p_0_in_0(10)
    );
sum_all_Y_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[11]_i_1_n_6\,
      I1 => last_pixel_reg,
      O => p_0_in_0(9)
    );
sum_all_Y_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_add_Y_reg[11]_i_1_n_7\,
      I1 => last_pixel_reg,
      O => p_0_in_0(8)
    );
sum_all_Y_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum_all_Y_reg_0_i_19_n_4,
      I1 => last_pixel_reg,
      O => p_0_in_0(7)
    );
\x[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => s_axis_tlast,
      I1 => aresetn,
      I2 => s_axis_tuser,
      O => \x[0]_i_1_n_0\
    );
\x[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      O => \x[0]_i_3_n_0\
    );
\x_j_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_s(0),
      Q => x_j(0),
      R => '0'
    );
\x_j_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_s(1),
      Q => x_j(1),
      R => '0'
    );
\x_j_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_s(2),
      Q => x_j(2),
      R => '0'
    );
\x_j_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_s(3),
      Q => x_j(3),
      R => '0'
    );
\x_j_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_s(4),
      Q => x_j(4),
      R => '0'
    );
\x_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \x_r_reg_n_0_[0]\,
      Q => x_l(0),
      R => '0'
    );
\x_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \x_r_reg_n_0_[1]\,
      Q => x_l(1),
      R => '0'
    );
\x_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \x_r_reg_n_0_[2]\,
      Q => x_l(2),
      R => '0'
    );
\x_l_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \x_r_reg_n_0_[3]\,
      Q => x_l(3),
      R => '0'
    );
\x_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \x_r_reg_n_0_[4]\,
      Q => x_l(4),
      R => '0'
    );
\x_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_j(0),
      Q => \x_r_reg_n_0_[0]\,
      R => \^p_0_in\
    );
\x_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_j(1),
      Q => \x_r_reg_n_0_[1]\,
      R => \^p_0_in\
    );
\x_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_j(2),
      Q => \x_r_reg_n_0_[2]\,
      R => \^p_0_in\
    );
\x_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_j(3),
      Q => \x_r_reg_n_0_[3]\,
      R => \^p_0_in\
    );
\x_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => x_j(4),
      Q => \x_r_reg_n_0_[4]\,
      R => \^p_0_in\
    );
\x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[0]_i_2_n_7\,
      Q => \x_reg_n_0_[0]\,
      R => \x[0]_i_1_n_0\
    );
\x_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg[0]_i_2_n_0\,
      CO(2) => \x_reg[0]_i_2_n_1\,
      CO(1) => \x_reg[0]_i_2_n_2\,
      CO(0) => \x_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \x_reg[0]_i_2_n_4\,
      O(2) => \x_reg[0]_i_2_n_5\,
      O(1) => \x_reg[0]_i_2_n_6\,
      O(0) => \x_reg[0]_i_2_n_7\,
      S(3) => \x_reg_n_0_[3]\,
      S(2) => \x_reg_n_0_[2]\,
      S(1) => \x_reg_n_0_[1]\,
      S(0) => \x[0]_i_3_n_0\
    );
\x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[8]_i_1_n_5\,
      Q => \^check_x\(3),
      R => \x[0]_i_1_n_0\
    );
\x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[0]_i_2_n_6\,
      Q => \x_reg_n_0_[1]\,
      R => \x[0]_i_1_n_0\
    );
\x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[0]_i_2_n_5\,
      Q => \x_reg_n_0_[2]\,
      R => \x[0]_i_1_n_0\
    );
\x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[0]_i_2_n_4\,
      Q => \x_reg_n_0_[3]\,
      R => \x[0]_i_1_n_0\
    );
\x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[4]_i_1_n_7\,
      Q => \x_reg_n_0_[4]\,
      R => \x[0]_i_1_n_0\
    );
\x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[0]_i_2_n_0\,
      CO(3) => \x_reg[4]_i_1_n_0\,
      CO(2) => \x_reg[4]_i_1_n_1\,
      CO(1) => \x_reg[4]_i_1_n_2\,
      CO(0) => \x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_reg[4]_i_1_n_4\,
      O(2) => \x_reg[4]_i_1_n_5\,
      O(1) => \x_reg[4]_i_1_n_6\,
      O(0) => \x_reg[4]_i_1_n_7\,
      S(3) => \^check_x\(0),
      S(2 downto 1) => \^addrbwraddr\(1 downto 0),
      S(0) => \x_reg_n_0_[4]\
    );
\x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[4]_i_1_n_6\,
      Q => \^addrbwraddr\(0),
      R => \x[0]_i_1_n_0\
    );
\x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[4]_i_1_n_5\,
      Q => \^addrbwraddr\(1),
      R => \x[0]_i_1_n_0\
    );
\x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[4]_i_1_n_4\,
      Q => \^check_x\(0),
      R => \x[0]_i_1_n_0\
    );
\x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[8]_i_1_n_7\,
      Q => \^check_x\(1),
      R => \x[0]_i_1_n_0\
    );
\x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_x_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_reg[8]_i_1_n_2\,
      CO(0) => \x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2) => \x_reg[8]_i_1_n_5\,
      O(1) => \x_reg[8]_i_1_n_6\,
      O(0) => \x_reg[8]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^check_x\(3 downto 1)
    );
\x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => \x_reg[8]_i_1_n_6\,
      Q => \^check_x\(2),
      R => \x[0]_i_1_n_0\
    );
\x_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \x_reg_n_0_[0]\,
      Q => x_s(0),
      R => '0'
    );
\x_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \x_reg_n_0_[1]\,
      Q => x_s(1),
      R => '0'
    );
\x_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \x_reg_n_0_[2]\,
      Q => x_s(2),
      R => '0'
    );
\x_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \x_reg_n_0_[3]\,
      Q => x_s(3),
      R => '0'
    );
\x_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \x_reg_n_0_[4]\,
      Q => x_s(4),
      R => '0'
    );
\y[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y(0),
      O => \y[0]_i_2_n_0\
    );
\y_j_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(0),
      Q => y_j(0),
      R => '0'
    );
\y_j_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(10),
      Q => y_j(10),
      R => '0'
    );
\y_j_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(11),
      Q => y_j(11),
      R => '0'
    );
\y_j_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(1),
      Q => y_j(1),
      R => '0'
    );
\y_j_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(2),
      Q => y_j(2),
      R => '0'
    );
\y_j_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(3),
      Q => y_j(3),
      R => '0'
    );
\y_j_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(4),
      Q => y_j(4),
      R => '0'
    );
\y_j_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(5),
      Q => y_j(5),
      R => '0'
    );
\y_j_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(6),
      Q => y_j(6),
      R => '0'
    );
\y_j_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(7),
      Q => y_j(7),
      R => '0'
    );
\y_j_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(8),
      Q => y_j(8),
      R => '0'
    );
\y_j_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_s(9),
      Q => y_j(9),
      R => '0'
    );
\y_l[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Y_read0,
      I1 => aresetn,
      O => \y_l[11]_i_1_n_0\
    );
\y_l_reg[0]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(0),
      Q => y_l(0),
      R => '0'
    );
\y_l_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(10),
      Q => y_l(10),
      R => '0'
    );
\y_l_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(11),
      Q => y_l(11),
      R => '0'
    );
\y_l_reg[1]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(1),
      Q => y_l(1),
      R => '0'
    );
\y_l_reg[2]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(2),
      Q => y_l(2),
      R => '0'
    );
\y_l_reg[3]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(3),
      Q => y_l(3),
      R => '0'
    );
\y_l_reg[4]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(4),
      Q => y_l(4),
      R => '0'
    );
\y_l_reg[5]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(5),
      Q => y_l(5),
      R => '0'
    );
\y_l_reg[6]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(6),
      Q => y_l(6),
      R => '0'
    );
\y_l_reg[7]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(7),
      Q => y_l(7),
      R => '0'
    );
\y_l_reg[8]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(8),
      Q => y_l(8),
      R => '0'
    );
\y_l_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_l[11]_i_1_n_0\,
      D => \^y_r\(9),
      Q => y_l(9),
      R => '0'
    );
\y_r_reg[0]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(0),
      Q => \^y_r\(0),
      R => \^p_0_in\
    );
\y_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(10),
      Q => \^y_r\(10),
      R => \^p_0_in\
    );
\y_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(11),
      Q => \^y_r\(11),
      R => \^p_0_in\
    );
\y_r_reg[1]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(1),
      Q => \^y_r\(1),
      R => \^p_0_in\
    );
\y_r_reg[2]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(2),
      Q => \^y_r\(2),
      R => \^p_0_in\
    );
\y_r_reg[3]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(3),
      Q => \^y_r\(3),
      R => \^p_0_in\
    );
\y_r_reg[4]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(4),
      Q => \^y_r\(4),
      R => \^p_0_in\
    );
\y_r_reg[5]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(5),
      Q => \^y_r\(5),
      R => \^p_0_in\
    );
\y_r_reg[6]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(6),
      Q => \^y_r\(6),
      R => \^p_0_in\
    );
\y_r_reg[7]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(7),
      Q => \^y_r\(7),
      R => \^p_0_in\
    );
\y_r_reg[8]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(8),
      Q => \^y_r\(8),
      R => \^p_0_in\
    );
\y_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => y_j(9),
      Q => \^y_r\(9),
      R => \^p_0_in\
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[0]_i_1_n_7\,
      Q => y(0),
      R => SR(0)
    );
\y_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[0]_i_1_n_0\,
      CO(2) => \y_reg[0]_i_1_n_1\,
      CO(1) => \y_reg[0]_i_1_n_2\,
      CO(0) => \y_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_reg[0]_i_1_n_4\,
      O(2) => \y_reg[0]_i_1_n_5\,
      O(1) => \y_reg[0]_i_1_n_6\,
      O(0) => \y_reg[0]_i_1_n_7\,
      S(3 downto 1) => y(3 downto 1),
      S(0) => \y[0]_i_2_n_0\
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[8]_i_1_n_5\,
      Q => \^out\(5),
      R => SR(0)
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[8]_i_1_n_4\,
      Q => y(11),
      R => SR(0)
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[0]_i_1_n_6\,
      Q => y(1),
      R => SR(0)
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[0]_i_1_n_5\,
      Q => y(2),
      R => SR(0)
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[0]_i_1_n_4\,
      Q => y(3),
      R => SR(0)
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[4]_i_1_n_7\,
      Q => y(4),
      R => SR(0)
    );
\y_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[0]_i_1_n_0\,
      CO(3) => \y_reg[4]_i_1_n_0\,
      CO(2) => \y_reg[4]_i_1_n_1\,
      CO(1) => \y_reg[4]_i_1_n_2\,
      CO(0) => \y_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_reg[4]_i_1_n_4\,
      O(2) => \y_reg[4]_i_1_n_5\,
      O(1) => \y_reg[4]_i_1_n_6\,
      O(0) => \y_reg[4]_i_1_n_7\,
      S(3 downto 1) => \^out\(2 downto 0),
      S(0) => y(4)
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[4]_i_1_n_6\,
      Q => \^out\(0),
      R => SR(0)
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[4]_i_1_n_5\,
      Q => \^out\(1),
      R => SR(0)
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[4]_i_1_n_4\,
      Q => \^out\(2),
      R => SR(0)
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[8]_i_1_n_7\,
      Q => \^out\(3),
      R => SR(0)
    );
\y_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[4]_i_1_n_0\,
      CO(3) => \NLW_y_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_reg[8]_i_1_n_1\,
      CO(1) => \y_reg[8]_i_1_n_2\,
      CO(0) => \y_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_reg[8]_i_1_n_4\,
      O(2) => \y_reg[8]_i_1_n_5\,
      O(1) => \y_reg[8]_i_1_n_6\,
      O(0) => \y_reg[8]_i_1_n_7\,
      S(3) => y(11),
      S(2 downto 0) => \^out\(5 downto 3)
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => s_axis_tlast,
      D => \y_reg[8]_i_1_n_6\,
      Q => \^out\(4),
      R => SR(0)
    );
\y_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => y(0),
      Q => y_s(0),
      R => '0'
    );
\y_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \^out\(5),
      Q => y_s(10),
      R => '0'
    );
\y_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => y(11),
      Q => y_s(11),
      R => '0'
    );
\y_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => y(1),
      Q => y_s(1),
      R => '0'
    );
\y_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => y(2),
      Q => y_s(2),
      R => '0'
    );
\y_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => y(3),
      Q => y_s(3),
      R => '0'
    );
\y_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => y(4),
      Q => y_s(4),
      R => '0'
    );
\y_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \^out\(0),
      Q => y_s(5),
      R => '0'
    );
\y_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \^out\(1),
      Q => y_s(6),
      R => '0'
    );
\y_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \^out\(2),
      Q => y_s(7),
      R => '0'
    );
\y_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \^out\(3),
      Q => y_s(8),
      R => '0'
    );
\y_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => aresetn,
      D => \^out\(4),
      Q => y_s(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_motion_detect is
  port (
    out_motion_min_x : out STD_LOGIC_VECTOR ( 6 downto 0 );
    out_motion_min_y : out STD_LOGIC_VECTOR ( 6 downto 0 );
    out_motion_max_x : out STD_LOGIC_VECTOR ( 5 downto 0 );
    out_motion_max_y : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    motion_enable : out STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_tuser : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    uart_motion_enable : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_motion_detect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_motion_detect is
  signal buffer1_en : STD_LOGIC;
  signal buffer_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cell_idx_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal check_addr0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \check_addr__0\ : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal check_x : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal motion_min_y : STD_LOGIC;
  signal u_Calculator_n_1 : STD_LOGIC;
  signal u_Calculator_n_10 : STD_LOGIC;
  signal u_Calculator_n_11 : STD_LOGIC;
  signal u_Calculator_n_12 : STD_LOGIC;
  signal u_Calculator_n_13 : STD_LOGIC;
  signal u_Calculator_n_14 : STD_LOGIC;
  signal u_Calculator_n_15 : STD_LOGIC;
  signal u_Calculator_n_16 : STD_LOGIC;
  signal u_Calculator_n_17 : STD_LOGIC;
  signal u_Calculator_n_18 : STD_LOGIC;
  signal u_Calculator_n_19 : STD_LOGIC;
  signal u_Calculator_n_2 : STD_LOGIC;
  signal u_Calculator_n_20 : STD_LOGIC;
  signal u_Calculator_n_21 : STD_LOGIC;
  signal u_Calculator_n_22 : STD_LOGIC;
  signal u_Calculator_n_23 : STD_LOGIC;
  signal u_Calculator_n_24 : STD_LOGIC;
  signal u_Calculator_n_25 : STD_LOGIC;
  signal u_Calculator_n_26 : STD_LOGIC;
  signal u_Calculator_n_27 : STD_LOGIC;
  signal u_Calculator_n_28 : STD_LOGIC;
  signal u_Calculator_n_29 : STD_LOGIC;
  signal u_Calculator_n_3 : STD_LOGIC;
  signal u_Calculator_n_30 : STD_LOGIC;
  signal u_Calculator_n_31 : STD_LOGIC;
  signal u_Calculator_n_32 : STD_LOGIC;
  signal u_Calculator_n_33 : STD_LOGIC;
  signal u_Calculator_n_34 : STD_LOGIC;
  signal u_Calculator_n_35 : STD_LOGIC;
  signal u_Calculator_n_36 : STD_LOGIC;
  signal u_Calculator_n_37 : STD_LOGIC;
  signal u_Calculator_n_38 : STD_LOGIC;
  signal u_Calculator_n_39 : STD_LOGIC;
  signal u_Calculator_n_4 : STD_LOGIC;
  signal u_Calculator_n_40 : STD_LOGIC;
  signal u_Calculator_n_41 : STD_LOGIC;
  signal u_Calculator_n_42 : STD_LOGIC;
  signal u_Calculator_n_43 : STD_LOGIC;
  signal u_Calculator_n_44 : STD_LOGIC;
  signal u_Calculator_n_45 : STD_LOGIC;
  signal u_Calculator_n_46 : STD_LOGIC;
  signal u_Calculator_n_47 : STD_LOGIC;
  signal u_Calculator_n_48 : STD_LOGIC;
  signal u_Calculator_n_5 : STD_LOGIC;
  signal u_Calculator_n_6 : STD_LOGIC;
  signal u_Calculator_n_7 : STD_LOGIC;
  signal u_Calculator_n_76 : STD_LOGIC;
  signal u_Calculator_n_77 : STD_LOGIC;
  signal u_Calculator_n_78 : STD_LOGIC;
  signal u_Calculator_n_79 : STD_LOGIC;
  signal u_Calculator_n_8 : STD_LOGIC;
  signal u_Calculator_n_9 : STD_LOGIC;
  signal u_masking_n_0 : STD_LOGIC;
  signal u_masking_n_1 : STD_LOGIC;
  signal u_masking_n_17 : STD_LOGIC;
  signal u_masking_n_24 : STD_LOGIC;
  signal u_masking_n_25 : STD_LOGIC;
  signal u_masking_n_26 : STD_LOGIC;
  signal u_masking_n_27 : STD_LOGIC;
  signal u_masking_n_28 : STD_LOGIC;
  signal u_masking_n_29 : STD_LOGIC;
  signal u_masking_n_30 : STD_LOGIC;
  signal u_masking_n_31 : STD_LOGIC;
  signal u_masking_n_32 : STD_LOGIC;
  signal u_masking_n_33 : STD_LOGIC;
  signal u_masking_n_34 : STD_LOGIC;
  signal u_masking_n_35 : STD_LOGIC;
  signal u_masking_n_36 : STD_LOGIC;
  signal y : STD_LOGIC_VECTOR ( 10 downto 5 );
begin
  m_axis_tvalid <= \^m_axis_tvalid\;
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_24,
      Q => m_axis_tdata(0),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_14,
      Q => m_axis_tdata(10),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_13,
      Q => m_axis_tdata(11),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_12,
      Q => m_axis_tdata(12),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_11,
      Q => m_axis_tdata(13),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_10,
      Q => m_axis_tdata(14),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_9,
      Q => m_axis_tdata(15),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_8,
      Q => m_axis_tdata(16),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_7,
      Q => m_axis_tdata(17),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_6,
      Q => m_axis_tdata(18),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_5,
      Q => m_axis_tdata(19),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_23,
      Q => m_axis_tdata(1),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_4,
      Q => m_axis_tdata(20),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_3,
      Q => m_axis_tdata(21),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_2,
      Q => m_axis_tdata(22),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_1,
      Q => m_axis_tdata(23),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_22,
      Q => m_axis_tdata(2),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_21,
      Q => m_axis_tdata(3),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_20,
      Q => m_axis_tdata(4),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_19,
      Q => m_axis_tdata(5),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_18,
      Q => m_axis_tdata(6),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_17,
      Q => m_axis_tdata(7),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_16,
      Q => m_axis_tdata(8),
      R => u_masking_n_0
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => u_Calculator_n_15,
      Q => m_axis_tdata(9),
      R => u_masking_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => s_axis_tlast,
      Q => m_axis_tlast,
      R => u_masking_n_0
    );
m_axis_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => u_masking_n_1,
      D => s_axis_tuser,
      Q => m_axis_tuser,
      R => u_masking_n_0
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => s_axis_tready,
      I2 => \^m_axis_tvalid\,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\,
      R => u_masking_n_0
    );
u_Calculator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Calculator
     port map (
      ADDRBWRADDR(9 downto 2) => \check_addr__0\(10 downto 3),
      ADDRBWRADDR(1 downto 0) => check_x(1 downto 0),
      D(23) => u_Calculator_n_1,
      D(22) => u_Calculator_n_2,
      D(21) => u_Calculator_n_3,
      D(20) => u_Calculator_n_4,
      D(19) => u_Calculator_n_5,
      D(18) => u_Calculator_n_6,
      D(17) => u_Calculator_n_7,
      D(16) => u_Calculator_n_8,
      D(15) => u_Calculator_n_9,
      D(14) => u_Calculator_n_10,
      D(13) => u_Calculator_n_11,
      D(12) => u_Calculator_n_12,
      D(11) => u_Calculator_n_13,
      D(10) => u_Calculator_n_14,
      D(9) => u_Calculator_n_15,
      D(8) => u_Calculator_n_16,
      D(7) => u_Calculator_n_17,
      D(6) => u_Calculator_n_18,
      D(5) => u_Calculator_n_19,
      D(4) => u_Calculator_n_20,
      D(3) => u_Calculator_n_21,
      D(2) => u_Calculator_n_22,
      D(1) => u_Calculator_n_23,
      D(0) => u_Calculator_n_24,
      DI(2) => u_masking_n_31,
      DI(1) => u_masking_n_32,
      DI(0) => u_masking_n_33,
      O(3 downto 0) => check_addr0(5 downto 2),
      Q(10 downto 0) => cell_idx_0(10 downto 0),
      S(2) => u_masking_n_25,
      S(1) => u_masking_n_26,
      S(0) => u_masking_n_27,
      SR(0) => motion_min_y,
      aclk => aclk,
      aresetn => aresetn,
      buffer1_en => buffer1_en,
      check_x(3 downto 0) => check_x(5 downto 2),
      compare_en_r4_reg_0 => u_masking_n_0,
      frame_buffer_1_reg_0 => u_masking_n_24,
      frame_buffer_2_reg_0 => u_masking_n_17,
      frame_buffer_2_reg_1(7 downto 0) => buffer_data(7 downto 0),
      motion_enable => motion_enable,
      \motion_max_x_reg[5]_0\(5) => u_Calculator_n_37,
      \motion_max_x_reg[5]_0\(4) => u_Calculator_n_38,
      \motion_max_x_reg[5]_0\(3) => u_Calculator_n_39,
      \motion_max_x_reg[5]_0\(2) => u_Calculator_n_40,
      \motion_max_x_reg[5]_0\(1) => u_Calculator_n_41,
      \motion_max_x_reg[5]_0\(0) => u_Calculator_n_42,
      \motion_max_y_reg[0]_0\(2) => u_masking_n_34,
      \motion_max_y_reg[0]_0\(1) => u_masking_n_35,
      \motion_max_y_reg[0]_0\(0) => u_masking_n_36,
      \motion_max_y_reg[5]_0\(5) => u_Calculator_n_43,
      \motion_max_y_reg[5]_0\(4) => u_Calculator_n_44,
      \motion_max_y_reg[5]_0\(3) => u_Calculator_n_45,
      \motion_max_y_reg[5]_0\(2) => u_Calculator_n_46,
      \motion_max_y_reg[5]_0\(1) => u_Calculator_n_47,
      \motion_max_y_reg[5]_0\(0) => u_Calculator_n_48,
      \motion_min_x_reg[5]_0\(5) => u_Calculator_n_25,
      \motion_min_x_reg[5]_0\(4) => u_Calculator_n_26,
      \motion_min_x_reg[5]_0\(3) => u_Calculator_n_27,
      \motion_min_x_reg[5]_0\(2) => u_Calculator_n_28,
      \motion_min_x_reg[5]_0\(1) => u_Calculator_n_29,
      \motion_min_x_reg[5]_0\(0) => u_Calculator_n_30,
      \motion_min_y_reg[5]_0\(5) => u_Calculator_n_31,
      \motion_min_y_reg[5]_0\(4) => u_Calculator_n_32,
      \motion_min_y_reg[5]_0\(3) => u_Calculator_n_33,
      \motion_min_y_reg[5]_0\(2) => u_Calculator_n_34,
      \motion_min_y_reg[5]_0\(1) => u_Calculator_n_35,
      \motion_min_y_reg[5]_0\(0) => u_Calculator_n_36,
      \motion_min_y_reg[5]_1\(2) => u_masking_n_28,
      \motion_min_y_reg[5]_1\(1) => u_masking_n_29,
      \motion_min_y_reg[5]_1\(0) => u_masking_n_30,
      \out\(5 downto 0) => y(10 downto 5),
      out_motion_max_x(5 downto 0) => out_motion_max_x(5 downto 0),
      out_motion_max_y(5 downto 0) => out_motion_max_y(5 downto 0),
      out_motion_min_x(6 downto 0) => out_motion_min_x(6 downto 0),
      out_motion_min_y(6 downto 0) => out_motion_min_y(6 downto 0),
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tuser => s_axis_tuser,
      uart_motion_enable => uart_motion_enable,
      \x_reg[10]\(3) => u_Calculator_n_76,
      \x_reg[10]\(2) => u_Calculator_n_77,
      \x_reg[10]\(1) => u_Calculator_n_78,
      \x_reg[10]\(0) => u_Calculator_n_79
    );
u_masking: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_masking
     port map (
      ADDRBWRADDR(9 downto 2) => \check_addr__0\(10 downto 3),
      ADDRBWRADDR(1 downto 0) => check_x(1 downto 0),
      DI(2) => u_masking_n_31,
      DI(1) => u_masking_n_32,
      DI(0) => u_masking_n_33,
      E(0) => u_masking_n_1,
      O(3 downto 0) => check_addr0(5 downto 2),
      Q(7 downto 0) => buffer_data(7 downto 0),
      S(2) => u_masking_n_25,
      S(1) => u_masking_n_26,
      S(0) => u_masking_n_27,
      SR(0) => motion_min_y,
      aclk => aclk,
      aresetn => aresetn,
      buffer1_en => buffer1_en,
      buffer2_en_reg_0 => u_masking_n_17,
      buffer2_en_reg_1 => u_masking_n_24,
      \cell_idx_h_reg[10]_0\(10 downto 0) => cell_idx_0(10 downto 0),
      check_x(3 downto 0) => check_x(5 downto 2),
      motion_max_x0_carry(5) => u_Calculator_n_37,
      motion_max_x0_carry(4) => u_Calculator_n_38,
      motion_max_x0_carry(3) => u_Calculator_n_39,
      motion_max_x0_carry(2) => u_Calculator_n_40,
      motion_max_x0_carry(1) => u_Calculator_n_41,
      motion_max_x0_carry(0) => u_Calculator_n_42,
      motion_max_y0_carry(5) => u_Calculator_n_43,
      motion_max_y0_carry(4) => u_Calculator_n_44,
      motion_max_y0_carry(3) => u_Calculator_n_45,
      motion_max_y0_carry(2) => u_Calculator_n_46,
      motion_max_y0_carry(1) => u_Calculator_n_47,
      motion_max_y0_carry(0) => u_Calculator_n_48,
      motion_min_x0_carry(5) => u_Calculator_n_25,
      motion_min_x0_carry(4) => u_Calculator_n_26,
      motion_min_x0_carry(3) => u_Calculator_n_27,
      motion_min_x0_carry(2) => u_Calculator_n_28,
      motion_min_x0_carry(1) => u_Calculator_n_29,
      motion_min_x0_carry(0) => u_Calculator_n_30,
      motion_min_y0_carry(5) => u_Calculator_n_31,
      motion_min_y0_carry(4) => u_Calculator_n_32,
      motion_min_y0_carry(3) => u_Calculator_n_33,
      motion_min_y0_carry(2) => u_Calculator_n_34,
      motion_min_y0_carry(1) => u_Calculator_n_35,
      motion_min_y0_carry(0) => u_Calculator_n_36,
      motion_score_erosion_reg(3) => u_Calculator_n_76,
      motion_score_erosion_reg(2) => u_Calculator_n_77,
      motion_score_erosion_reg(1) => u_Calculator_n_78,
      motion_score_erosion_reg(0) => u_Calculator_n_79,
      \out\(5 downto 0) => y(10 downto 5),
      p_0_in => u_masking_n_0,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tuser => s_axis_tuser,
      s_axis_tvalid => s_axis_tvalid,
      \y_reg[10]_0\(2) => u_masking_n_28,
      \y_reg[10]_0\(1) => u_masking_n_29,
      \y_reg[10]_0\(0) => u_masking_n_30,
      \y_reg[10]_1\(2) => u_masking_n_34,
      \y_reg[10]_1\(1) => u_masking_n_35,
      \y_reg[10]_1\(0) => u_masking_n_36
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC;
    uart_motion_enable : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : out STD_LOGIC;
    motion_enable : out STD_LOGIC;
    out_motion_min_x : out STD_LOGIC_VECTOR ( 6 downto 0 );
    out_motion_min_y : out STD_LOGIC_VECTOR ( 6 downto 0 );
    out_motion_max_x : out STD_LOGIC_VECTOR ( 6 downto 0 );
    out_motion_max_y : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_motion_detect_0_2,motion_detect,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "motion_detect,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_motion_max_x\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^out_motion_max_y\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axis_tready\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_PARAMETER of m_axis_tready : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_PARAMETER of s_axis_tready : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis TUSER";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
  \^s_axis_tready\ <= s_axis_tready;
  m_axis_tready <= \^s_axis_tready\;
  out_motion_max_x(6) <= \<const0>\;
  out_motion_max_x(5 downto 0) <= \^out_motion_max_x\(5 downto 0);
  out_motion_max_y(6) <= \<const0>\;
  out_motion_max_y(5 downto 0) <= \^out_motion_max_y\(5 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_motion_detect
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(23 downto 0) => m_axis_tdata(23 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tuser => m_axis_tuser,
      m_axis_tvalid => m_axis_tvalid,
      motion_enable => motion_enable,
      out_motion_max_x(5 downto 0) => \^out_motion_max_x\(5 downto 0),
      out_motion_max_y(5 downto 0) => \^out_motion_max_y\(5 downto 0),
      out_motion_min_x(6 downto 0) => out_motion_min_x(6 downto 0),
      out_motion_min_y(6 downto 0) => out_motion_min_y(6 downto 0),
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => \^s_axis_tready\,
      s_axis_tuser => s_axis_tuser,
      s_axis_tvalid => s_axis_tvalid,
      uart_motion_enable => uart_motion_enable
    );
end STRUCTURE;
