// src files
+incdir+include/common/

include/common/cohort_inc.svh

lib/priority_encoder.sv
src/pkg/pmesh_pkg.sv
src/pkg/tri_pkg.sv
src/pkg/dcp_pkg.sv
src/pkg/coherency_ctrl_pkg.sv
src/pkg/consumer_transaction_pkg.sv
src/pkg/fifo_ctrl_pkg.sv
src/pkg/fifo_config_pkg.sv
src/pkg/producer_transaction_pkg.sv
src/pkg/acc_pkg.sv
src/pkg/translator_pkg.sv
src/pkg/config_pkg.sv
src/pkg/perf_pkg.sv

src/if/atomic_resp_if.sv
src/if/mem_req_if.sv
src/if/tlb_if.sv
src/if/tri_if.sv
src/if/backoff_if.sv
src/if/coherency_configure_if.sv
src/if/common/decoupled_v_if.sv
src/if/common/decoupled_va_if.sv
src/if/common/decoupled_vr_if.sv
src/if/config_if.sv
src/if/configuration_if.sv
src/if/perf_if.sv
src/if/cohort_dbg_if.sv
src/if/data_forward_if.sv

src/rtl/adapters/cohort_serdes.sv
src/rtl/fifo_controller/acc_unit/acc_dummy.sv
src/rtl/fifo_controller/acc_unit/template_top.sv

src/rtl/fifo_controller/acc_unit/fft_top.sv


src/rtl/fifo_controller/acc_unit/visc_FFT/fft_64_stage_1_inner.v
src/rtl/fifo_controller/acc_unit/visc_FFT/fft_64_stage_2_inner.v
src/rtl/fifo_controller/acc_unit/visc_FFT/fft_64_stage_3_inner.v
src/rtl/fifo_controller/acc_unit/visc_FFT/fft_64_stage_4_inner.v
src/rtl/fifo_controller/acc_unit/visc_FFT/fft_64_stage_5_inner.v
src/rtl/fifo_controller/acc_unit/visc_FFT/fft_64_stage_6_inner.v

src/rtl/fifo_controller/acc_unit/dct8_top.sv

src/rtl/fifo_controller/acc_unit/visc_DCT/dct_8_stage_1_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT/dct_8_stage_2_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT/dct_8_stage_3_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT/dct_8_stage_4_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT/dct_8_stage_5_inner.v

src/rtl/fifo_controller/acc_unit/dct8x8_top.sv

src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_1_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_2_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_3_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_4_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_5_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_6_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_7_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_8_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_9_inner.v
src/rtl/fifo_controller/acc_unit/visc_DCT8x8/dct_8x8_stage_10_inner.v

src/rtl/fifo_controller/acc_unit/visc_AES/key_expansion_inner.v
src/rtl/fifo_controller/acc_unit/visc_AES/lastround.v
src/rtl/fifo_controller/acc_unit/visc_AES/round.v
src/rtl/fifo_controller/acc_unit/visc_AES/shift_rows_inner.v
src/rtl/fifo_controller/acc_unit/visc_AES/sub_bytes_inner.v
src/rtl/fifo_controller/acc_unit/visc_AES/mix_columns_inner.v

src/rtl/fifo_controller/load_unit/noc3_to_resp_adapter.sv
src/rtl/fifo_controller/load_unit/fifo_mshr_hub.sv
src/rtl/fifo_controller/load_unit/req_to_noc2_adapter.sv
src/rtl/fifo_controller/fifo_controller.sv
src/rtl/fifo_controller/store_unit/store_unit_top.sv
src/rtl/req_arbiter.sv
src/rtl/translator_unit/pmesh_translator_unit.sv
src/rtl/translator_unit/translator_unit_top.sv
src/rtl/translator_unit/tri_translator_unit.sv
src/rtl/translator_unit/tlb_arbiter.sv
src/rtl/adapters/producer_transaction_to_tri_adapter.sv
src/rtl/coherency_units/backoff_unit/backoff_unit.sv
src/rtl/coherency_units/coherency_manager_top.sv
src/rtl/coherency_units/ro_coherency_manager.sv
src/rtl/coherency_units/wo_coherency_manager.sv
src/rtl/cohort_impl.sv
src/rtl/consumer_unit/consumer_load_transaction_generator.sv
src/rtl/consumer_unit/consumer_unit_top.sv
src/rtl/mshr_unit/mshr_consumer_unit_top.sv
src/rtl/mshr_unit/mshr_tri_unit.sv
src/rtl/mshr_unit/mshr_noc_unit.sv
src/rtl/producer_unit/producer_transaction_generator.sv
src/rtl/producer_unit/producer_unit_top.sv
src/rtl/uncached_configuration_unit.sv
src/rtl/perf/generic_perf_counter.sv



src/rtl/cohort.sv
