{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615143905320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615143905322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:05:05 2021 " "Processing started: Sun Mar 07 20:05:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615143905322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143905322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c trobina_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c trobina_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143905322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615143910118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615143910118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu-rtl " "Found design unit 1: nios_cpu-rtl" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938663 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller-rtl " "Found design unit 1: nios_cpu_rst_controller-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938714 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller " "Found entity 1: nios_cpu_rst_controller" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller_001-rtl " "Found design unit 1: nios_cpu_rst_controller_001-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938735 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller_001 " "Found entity 1: nios_cpu_rst_controller_001" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller_002-rtl " "Found design unit 1: nios_cpu_rst_controller_002-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938819 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller_002 " "Found entity 1: nios_cpu_rst_controller_002" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_irq_mapper " "Found entity 1: nios_cpu_irq_mapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0 " "Found entity 1: nios_cpu_mm_interconnect_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143938947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143938947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939324 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux_004 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux_004" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939627 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939627 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939627 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939627 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_cpu/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_006_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939754 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_006 " "Found entity 2: nios_cpu_mm_interconnect_0_router_006" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_005_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939771 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_005 " "Found entity 2: nios_cpu_mm_interconnect_0_router_005" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939788 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_002 " "Found entity 2: nios_cpu_mm_interconnect_0_router_002" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939800 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_001 " "Found entity 2: nios_cpu_mm_interconnect_0_router_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143939809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939814 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router " "Found entity 2: nios_cpu_mm_interconnect_0_router" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_xb_gpio " "Found entity 1: nios_cpu_xb_gpio" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/spin_sensor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/spin_sensor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spin_sensor_top " "Found entity 1: spin_sensor_top" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361 " "Found entity 1: axi_ad9361" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx " "Found entity 1: axi_ad9361_rx" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143939989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143939989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx_channel " "Found entity 1: axi_ad9361_rx_channel" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_rx_pnmon.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_rx_pnmon.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_rx_pnmon " "Found entity 1: axi_ad9361_rx_pnmon" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_pnmon.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_pnmon.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tdd " "Found entity 1: axi_ad9361_tdd" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_tdd_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_tdd_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tdd_if " "Found entity 1: axi_ad9361_tdd_if" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tdd_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tx " "Found entity 1: axi_ad9361_tx" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_tx_channel " "Found entity 1: axi_ad9361_tx_channel" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_alt_lvds_rx " "Found entity 1: axi_ad9361_alt_lvds_rx" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_rx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_alt_lvds_tx " "Found entity 1: axi_ad9361_alt_lvds_tx" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_alt_lvds_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_cmos_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_cmos_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_cmos_if " "Found entity 1: axi_ad9361_cmos_if" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_cmos_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_cmos_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if " "Found entity 1: axi_ad9361_lvds_if" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_10.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_10 " "Found entity 1: axi_ad9361_lvds_if_10" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_10.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_10.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_c5 " "Found entity 1: axi_ad9361_lvds_if_c5" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_3w_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_3w_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_3w_spi " "Found entity 1: ad_3w_spi" {  } { { "nios_cpu/synthesis/submodules/ad_3w_spi.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_3w_spi.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_addsub " "Found entity 1: ad_addsub" {  } { { "nios_cpu/synthesis/submodules/ad_addsub.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_addsub.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_adl5904_rst.v(64) " "Verilog HDL information at ad_adl5904_rst.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "nios_cpu/synthesis/submodules/ad_adl5904_rst.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_adl5904_rst.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1615143940223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_adl5904_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_adl5904_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_adl5904_rst " "Found entity 1: ad_adl5904_rst" {  } { { "nios_cpu/synthesis/submodules/ad_adl5904_rst.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_adl5904_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_axis_inf_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_axis_inf_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_axis_inf_rx " "Found entity 1: ad_axis_inf_rx" {  } { { "nios_cpu/synthesis/submodules/ad_axis_inf_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_axis_inf_rx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_b2g.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_b2g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_b2g " "Found entity 1: ad_b2g" {  } { { "nios_cpu/synthesis/submodules/ad_b2g.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_b2g.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_bus_mux " "Found entity 1: ad_bus_mux" {  } { { "nios_cpu/synthesis/submodules/ad_bus_mux.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_bus_mux.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc " "Found entity 1: ad_csc" {  } { { "nios_cpu/synthesis/submodules/ad_csc.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_csc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_csc_crycb2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_csc_crycb2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc_CrYCb2RGB " "Found entity 1: ad_csc_CrYCb2RGB" {  } { { "nios_cpu/synthesis/submodules/ad_csc_CrYCb2RGB.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_csc_CrYCb2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_csc_rgb2crycb.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_csc_rgb2crycb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc_RGB2CrYCb " "Found entity 1: ad_csc_RGB2CrYCb" {  } { { "nios_cpu/synthesis/submodules/ad_csc_RGB2CrYCb.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_csc_RGB2CrYCb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_datafmt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_datafmt.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_datafmt " "Found entity 1: ad_datafmt" {  } { { "nios_cpu/synthesis/submodules/ad_datafmt.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_datafmt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds " "Found entity 1: ad_dds" {  } { { "nios_cpu/synthesis/submodules/ad_dds.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_dds_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_dds_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_1 " "Found entity 1: ad_dds_1" {  } { { "nios_cpu/synthesis/submodules/ad_dds_1.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_dds_2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_dds_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_2 " "Found entity 1: ad_dds_2" {  } { { "nios_cpu/synthesis/submodules/ad_dds_2.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_dds_cordic_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_dds_cordic_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_cordic_pipe " "Found entity 1: ad_dds_cordic_pipe" {  } { { "nios_cpu/synthesis/submodules/ad_dds_cordic_pipe.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_cordic_pipe.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_dds_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_dds_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_sine " "Found entity 1: ad_dds_sine" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dds_sine_cordic " "Found entity 1: ad_dds_sine_cordic" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_edge_detect " "Found entity 1: ad_edge_detect" {  } { { "nios_cpu/synthesis/submodules/ad_edge_detect.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_edge_detect.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_g2b.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_g2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_g2b " "Found entity 1: ad_g2b" {  } { { "nios_cpu/synthesis/submodules/ad_g2b.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_g2b.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_iobuf.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_iobuf " "Found entity 1: ad_iobuf" {  } { { "nios_cpu/synthesis/submodules/ad_iobuf.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_iobuf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_iqcor.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_iqcor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_iqcor " "Found entity 1: ad_iqcor" {  } { { "nios_cpu/synthesis/submodules/ad_iqcor.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_iqcor.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940471 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style nios_cpu/synthesis/submodules/ad_mem.v(53) " "Unrecognized synthesis attribute \"ram_style\" at nios_cpu/synthesis/submodules/ad_mem.v(53)" {  } { { "nios_cpu/synthesis/submodules/ad_mem.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem.v" 53 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem " "Found entity 1: ad_mem" {  } { { "nios_cpu/synthesis/submodules/ad_mem.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style nios_cpu/synthesis/submodules/ad_mem_asym.v(85) " "Unrecognized synthesis attribute \"ram_style\" at nios_cpu/synthesis/submodules/ad_mem_asym.v(85)" {  } { { "nios_cpu/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem_asym.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(104) " "Verilog HDL information at ad_mem_asym.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "nios_cpu/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem_asym.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1615143940508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(133) " "Verilog HDL information at ad_mem_asym.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "nios_cpu/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem_asym.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1615143940508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_mem_asym.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_mem_asym.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem_asym " "Found entity 1: ad_mem_asym" {  } { { "nios_cpu/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem_asym.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mux " "Found entity 1: ad_mux" {  } { { "nios_cpu/synthesis/submodules/ad_mux.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mux.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_mux_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_mux_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mux_core " "Found entity 1: ad_mux_core" {  } { { "nios_cpu/synthesis/submodules/ad_mux_core.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mux_core.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_perfect_shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_perfect_shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_perfect_shuffle " "Found entity 1: ad_perfect_shuffle" {  } { { "nios_cpu/synthesis/submodules/ad_perfect_shuffle.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_perfect_shuffle.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_pngen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_pngen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_pngen " "Found entity 1: ad_pngen" {  } { { "nios_cpu/synthesis/submodules/ad_pngen.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_pngen.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_pnmon.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_pnmon.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_pnmon " "Found entity 1: ad_pnmon" {  } { { "nios_cpu/synthesis/submodules/ad_pnmon.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_pnmon.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_pps_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_pps_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_pps_receiver " "Found entity 1: ad_pps_receiver" {  } { { "nios_cpu/synthesis/submodules/ad_pps_receiver.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_pps_receiver.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_rst " "Found entity 1: ad_rst" {  } { { "nios_cpu/synthesis/submodules/ad_rst.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_ss_422to444.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_ss_422to444.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ss_422to444 " "Found entity 1: ad_ss_422to444" {  } { { "nios_cpu/synthesis/submodules/ad_ss_422to444.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_ss_422to444.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_ss_444to422.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_ss_444to422.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ss_444to422 " "Found entity 1: ad_ss_444to422" {  } { { "nios_cpu/synthesis/submodules/ad_ss_444to422.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_ss_444to422.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_sysref_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_sysref_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_sysref_gen " "Found entity 1: ad_sysref_gen" {  } { { "nios_cpu/synthesis/submodules/ad_sysref_gen.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_sysref_gen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_tdd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_tdd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_tdd_control " "Found entity 1: ad_tdd_control" {  } { { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_xcvr_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_xcvr_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_xcvr_rx_if " "Found entity 1: ad_xcvr_rx_if" {  } { { "nios_cpu/synthesis/submodules/ad_xcvr_rx_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_xcvr_rx_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_ctrlif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_ctrlif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_ctrlif-Behavioral " "Found design unit 1: axi_ctrlif-Behavioral" {  } { { "nios_cpu/synthesis/submodules/axi_ctrlif.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ctrlif.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940899 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_ctrlif " "Found entity 1: axi_ctrlif" {  } { { "nios_cpu/synthesis/submodules/axi_ctrlif.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ctrlif.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_streaming_dma_rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_streaming_dma_rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_streaming_dma_rx_fifo-imp " "Found design unit 1: axi_streaming_dma_rx_fifo-imp" {  } { { "nios_cpu/synthesis/submodules/axi_streaming_dma_rx_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_streaming_dma_rx_fifo.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940918 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_streaming_dma_rx_fifo " "Found entity 1: axi_streaming_dma_rx_fifo" {  } { { "nios_cpu/synthesis/submodules/axi_streaming_dma_rx_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_streaming_dma_rx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/axi_streaming_dma_tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/axi_streaming_dma_tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_streaming_dma_tx_fifo-imp " "Found design unit 1: axi_streaming_dma_tx_fifo-imp" {  } { { "nios_cpu/synthesis/submodules/axi_streaming_dma_tx_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_streaming_dma_tx_fifo.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940998 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_streaming_dma_tx_fifo " "Found entity 1: axi_streaming_dma_tx_fifo" {  } { { "nios_cpu/synthesis/submodules/axi_streaming_dma_tx_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_streaming_dma_tx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143940998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143940998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/dma_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/dma_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_fifo-imp " "Found design unit 1: dma_fifo-imp" {  } { { "nios_cpu/synthesis/submodules/dma_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/dma_fifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941016 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_fifo " "Found entity 1: dma_fifo" {  } { { "nios_cpu/synthesis/submodules/dma_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/dma_fifo.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/pl330_dma_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/pl330_dma_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pl330_dma_fifo-imp " "Found design unit 1: pl330_dma_fifo-imp" {  } { { "nios_cpu/synthesis/submodules/pl330_dma_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/pl330_dma_fifo.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941038 ""} { "Info" "ISGN_ENTITY_NAME" "1 pl330_dma_fifo " "Found entity 1: pl330_dma_fifo" {  } { { "nios_cpu/synthesis/submodules/pl330_dma_fifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/pl330_dma_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_adc_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_adc_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_channel " "Found entity 1: up_adc_channel" {  } { { "nios_cpu/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_adc_common.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_adc_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_common " "Found entity 1: up_adc_common" {  } { { "nios_cpu/synthesis/submodules/up_adc_common.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_axi " "Found entity 1: up_axi" {  } { { "nios_cpu/synthesis/submodules/up_axi.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_axi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clkgen " "Found entity 1: up_clkgen" {  } { { "nios_cpu/synthesis/submodules/up_clkgen.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_clkgen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_clock_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_clock_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clock_mon " "Found entity 1: up_clock_mon" {  } { { "nios_cpu/synthesis/submodules/up_clock_mon.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_clock_mon.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_dac_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_dac_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_dac_channel " "Found entity 1: up_dac_channel" {  } { { "nios_cpu/synthesis/submodules/up_dac_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_dac_common.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_dac_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_dac_common " "Found entity 1: up_dac_common" {  } { { "nios_cpu/synthesis/submodules/up_dac_common.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_delay_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_delay_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_delay_cntrl " "Found entity 1: up_delay_cntrl" {  } { { "nios_cpu/synthesis/submodules/up_delay_cntrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_delay_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_hdmi_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_hdmi_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_hdmi_rx " "Found entity 1: up_hdmi_rx" {  } { { "nios_cpu/synthesis/submodules/up_hdmi_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_hdmi_rx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_hdmi_tx " "Found entity 1: up_hdmi_tx" {  } { { "nios_cpu/synthesis/submodules/up_hdmi_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_pmod.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_pmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_pmod " "Found entity 1: up_pmod" {  } { { "nios_cpu/synthesis/submodules/up_pmod.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_pmod.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_tdd_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_tdd_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_tdd_cntrl " "Found entity 1: up_tdd_cntrl" {  } { { "nios_cpu/synthesis/submodules/up_tdd_cntrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_tdd_cntrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_xfer_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_xfer_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_cntrl " "Found entity 1: up_xfer_cntrl" {  } { { "nios_cpu/synthesis/submodules/up_xfer_cntrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_xfer_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/up_xfer_status.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/up_xfer_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_status " "Found entity 1: up_xfer_status" {  } { { "nios_cpu/synthesis/submodules/up_xfer_status.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_xfer_status.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/util_axis_upscale.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/util_axis_upscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_upscale " "Found entity 1: util_axis_upscale" {  } { { "nios_cpu/synthesis/submodules/util_axis_upscale.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_axis_upscale.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/util_dec256sinc24b.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/util_dec256sinc24b.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_dec256sinc24b " "Found entity 1: util_dec256sinc24b" {  } { { "nios_cpu/synthesis/submodules/util_dec256sinc24b.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_dec256sinc24b.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/util_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/util_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_delay " "Found entity 1: util_delay" {  } { { "nios_cpu/synthesis/submodules/util_delay.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_delay.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_WIDTH pulse_width util_pulse_gen.v(39) " "Verilog HDL Declaration information at util_pulse_gen.v(39): object \"PULSE_WIDTH\" differs only in case from object \"pulse_width\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/util_pulse_gen.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_pulse_gen.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143941466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_PERIOD pulse_period util_pulse_gen.v(40) " "Verilog HDL Declaration information at util_pulse_gen.v(40): object \"PULSE_PERIOD\" differs only in case from object \"pulse_period\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/util_pulse_gen.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_pulse_gen.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615143941467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/util_pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/util_pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_pulse_gen " "Found entity 1: util_pulse_gen" {  } { { "nios_cpu/synthesis/submodules/util_pulse_gen.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_pulse_gen.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_dcfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_dcfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_dcfilter " "Found entity 1: ad_dcfilter" {  } { { "nios_cpu/synthesis/submodules/ad_dcfilter.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dcfilter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/ad_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/ad_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mul " "Found entity 1: ad_mul" {  } { { "nios_cpu/synthesis/submodules/ad_mul.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mul.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_ram " "Found entity 1: nios_cpu_ram" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_pio_mini.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_pio_mini.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_pio_mini " "Found entity 1: nios_cpu_pio_mini" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_pio_mini.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_pio_mini.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_peripheral_spi " "Found entity 1: nios_cpu_peripheral_spi" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941708 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v(199)" {  } { { "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file nios_cpu/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "nios_cpu/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file nios_cpu/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2 " "Found entity 1: nios_cpu_nios2" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143941868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143941868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_register_bank_a_module " "Found entity 1: nios_cpu_nios2_cpu_register_bank_a_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_nios2_cpu_register_bank_b_module " "Found entity 2: nios_cpu_nios2_cpu_register_bank_b_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_nios2_cpu_nios2_oci_debug" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_nios2_cpu_nios2_oci_break " "Found entity 4: nios_cpu_nios2_cpu_nios2_oci_break" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_cpu_nios2_cpu_nios2_oci_xbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_cpu_nios2_cpu_nios2_oci_dbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_cpu_nios2_cpu_nios2_oci_itrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_cpu_nios2_cpu_nios2_oci_td_mode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_cpu_nios2_cpu_nios2_oci_dtrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_cpu_nios2_cpu_nios2_oci_fifo" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_cpu_nios2_cpu_nios2_oci_pib" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_nios2_cpu_nios2_oci_im " "Found entity 15: nios_cpu_nios2_cpu_nios2_oci_im" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_cpu_nios2_cpu_nios2_performance_monitors" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_cpu_nios2_cpu_nios2_avalon_reg" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_cpu_nios2_cpu_ociram_sp_ram_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_nios2_cpu_nios2_ocimem " "Found entity 19: nios_cpu_nios2_cpu_nios2_ocimem" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_nios2_cpu_nios2_oci " "Found entity 20: nios_cpu_nios2_cpu_nios2_oci" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_nios2_cpu " "Found entity 21: nios_cpu_nios2_cpu" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_nios2_cpu_debug_slave_sysclk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_debug_slave_tck " "Found entity 1: nios_cpu_nios2_cpu_debug_slave_tck" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_nios2_cpu_debug_slave_wrapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_test_bench " "Found entity 1: nios_cpu_nios2_cpu_test_bench" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/max_frequency_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/max_frequency_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_top-arch " "Found design unit 1: max_frequency_top-arch" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942080 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency_top " "Found entity 1: max_frequency_top" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply-rtl " "Found design unit 1: Complex3Multiply-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply " "Found entity 1: Complex3Multiply" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block-rtl " "Found design unit 1: Complex3Multiply_block-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942113 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block " "Found entity 1: Complex3Multiply_block" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block1-rtl " "Found design unit 1: Complex3Multiply_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block1 " "Found entity 1: Complex3Multiply_block1" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block10-rtl " "Found design unit 1: Complex3Multiply_block10-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block10.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block10 " "Found entity 1: Complex3Multiply_block10" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block11-rtl " "Found design unit 1: Complex3Multiply_block11-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block11.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block11 " "Found entity 1: Complex3Multiply_block11" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block12-rtl " "Found design unit 1: Complex3Multiply_block12-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block12.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block12 " "Found entity 1: Complex3Multiply_block12" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block13-rtl " "Found design unit 1: Complex3Multiply_block13-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block13.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block13 " "Found entity 1: Complex3Multiply_block13" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block14-rtl " "Found design unit 1: Complex3Multiply_block14-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block14.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942409 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block14 " "Found entity 1: Complex3Multiply_block14" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block15-rtl " "Found design unit 1: Complex3Multiply_block15-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block15.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block15.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block15 " "Found entity 1: Complex3Multiply_block15" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block15.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block16-rtl " "Found design unit 1: Complex3Multiply_block16-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block16.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block16 " "Found entity 1: Complex3Multiply_block16" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block16.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block17-rtl " "Found design unit 1: Complex3Multiply_block17-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block17.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block17.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block17 " "Found entity 1: Complex3Multiply_block17" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block17.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block17.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block18-rtl " "Found design unit 1: Complex3Multiply_block18-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block18.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block18.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block18 " "Found entity 1: Complex3Multiply_block18" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block18.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block19-rtl " "Found design unit 1: Complex3Multiply_block19-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block19.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block19.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block19 " "Found entity 1: Complex3Multiply_block19" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block19.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block19.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block2-rtl " "Found design unit 1: Complex3Multiply_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block2 " "Found entity 1: Complex3Multiply_block2" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block20-rtl " "Found design unit 1: Complex3Multiply_block20-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block20.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block20.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942584 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block20 " "Found entity 1: Complex3Multiply_block20" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block20.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block20.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block21-rtl " "Found design unit 1: Complex3Multiply_block21-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block21.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block21.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block21 " "Found entity 1: Complex3Multiply_block21" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block21.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block21.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block22-rtl " "Found design unit 1: Complex3Multiply_block22-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block22.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block22.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block22 " "Found entity 1: Complex3Multiply_block22" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block22.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block22.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block23-rtl " "Found design unit 1: Complex3Multiply_block23-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block23.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block23.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block23 " "Found entity 1: Complex3Multiply_block23" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block23.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block23.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block24-rtl " "Found design unit 1: Complex3Multiply_block24-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block24.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block24.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block24 " "Found entity 1: Complex3Multiply_block24" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block24.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block24.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block25-rtl " "Found design unit 1: Complex3Multiply_block25-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block25.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block25.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942675 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block25 " "Found entity 1: Complex3Multiply_block25" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block25.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block25.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block26-rtl " "Found design unit 1: Complex3Multiply_block26-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block26.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block26.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942692 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block26 " "Found entity 1: Complex3Multiply_block26" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block26.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block26.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block27-rtl " "Found design unit 1: Complex3Multiply_block27-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block27.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block27.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block27 " "Found entity 1: Complex3Multiply_block27" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block27.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block27.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block28-rtl " "Found design unit 1: Complex3Multiply_block28-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block28.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block28.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block28 " "Found entity 1: Complex3Multiply_block28" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block28.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block28.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block29-rtl " "Found design unit 1: Complex3Multiply_block29-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block29.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block29.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block29 " "Found entity 1: Complex3Multiply_block29" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block29.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block29.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block3-rtl " "Found design unit 1: Complex3Multiply_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block3.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block3 " "Found entity 1: Complex3Multiply_block3" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block30-rtl " "Found design unit 1: Complex3Multiply_block30-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block30.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block30.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942820 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block30 " "Found entity 1: Complex3Multiply_block30" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block30.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block30.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block31-rtl " "Found design unit 1: Complex3Multiply_block31-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block31.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block31.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block31 " "Found entity 1: Complex3Multiply_block31" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block31.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block31.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block32-rtl " "Found design unit 1: Complex3Multiply_block32-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block32.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block32.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942883 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block32 " "Found entity 1: Complex3Multiply_block32" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block32.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block33-rtl " "Found design unit 1: Complex3Multiply_block33-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block33.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block33.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block33 " "Found entity 1: Complex3Multiply_block33" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block33.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block33.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block34-rtl " "Found design unit 1: Complex3Multiply_block34-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block34.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block34.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block34 " "Found entity 1: Complex3Multiply_block34" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block34.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block34.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block35-rtl " "Found design unit 1: Complex3Multiply_block35-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block35.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block35.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block35 " "Found entity 1: Complex3Multiply_block35" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block35.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block35.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block36-rtl " "Found design unit 1: Complex3Multiply_block36-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block36.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block36.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block36 " "Found entity 1: Complex3Multiply_block36" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block36.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block36.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block37-rtl " "Found design unit 1: Complex3Multiply_block37-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block37.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block37.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block37 " "Found entity 1: Complex3Multiply_block37" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block37.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block37.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block38-rtl " "Found design unit 1: Complex3Multiply_block38-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block38.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block38.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942991 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block38 " "Found entity 1: Complex3Multiply_block38" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block38.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block38.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143942991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143942991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block39.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block39.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block39-rtl " "Found design unit 1: Complex3Multiply_block39-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block39.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block39.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block39 " "Found entity 1: Complex3Multiply_block39" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block39.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block39.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block4-rtl " "Found design unit 1: Complex3Multiply_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block4 " "Found entity 1: Complex3Multiply_block4" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block40-rtl " "Found design unit 1: Complex3Multiply_block40-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block40.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block40.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block40 " "Found entity 1: Complex3Multiply_block40" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block40.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block40.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block41-rtl " "Found design unit 1: Complex3Multiply_block41-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block41.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block41.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block41 " "Found entity 1: Complex3Multiply_block41" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block41.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block41.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block42-rtl " "Found design unit 1: Complex3Multiply_block42-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block42.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block42.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block42 " "Found entity 1: Complex3Multiply_block42" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block42.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block42.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block5-rtl " "Found design unit 1: Complex3Multiply_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block5.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block5 " "Found entity 1: Complex3Multiply_block5" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block6-rtl " "Found design unit 1: Complex3Multiply_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block6.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943194 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block6 " "Found entity 1: Complex3Multiply_block6" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block7-rtl " "Found design unit 1: Complex3Multiply_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block7.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block7 " "Found entity 1: Complex3Multiply_block7" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block8-rtl " "Found design unit 1: Complex3Multiply_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block8 " "Found entity 1: Complex3Multiply_block8" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/complex3multiply_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/complex3multiply_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block9-rtl " "Found design unit 1: Complex3Multiply_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block9.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block9 " "Found entity 1: Complex3Multiply_block9" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag-rtl " "Found design unit 1: CordicKernelMag-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943267 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag " "Found entity 1: CordicKernelMag" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block-rtl " "Found design unit 1: CordicKernelMag_block-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943292 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block " "Found entity 1: CordicKernelMag_block" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block1-rtl " "Found design unit 1: CordicKernelMag_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943305 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block1 " "Found entity 1: CordicKernelMag_block1" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block2-rtl " "Found design unit 1: CordicKernelMag_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943322 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block2 " "Found entity 1: CordicKernelMag_block2" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block3-rtl " "Found design unit 1: CordicKernelMag_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943343 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block3 " "Found entity 1: CordicKernelMag_block3" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block4-rtl " "Found design unit 1: CordicKernelMag_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943384 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block4 " "Found entity 1: CordicKernelMag_block4" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block5-rtl " "Found design unit 1: CordicKernelMag_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943398 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block5 " "Found entity 1: CordicKernelMag_block5" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block6-rtl " "Found design unit 1: CordicKernelMag_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943410 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block6 " "Found entity 1: CordicKernelMag_block6" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block7-rtl " "Found design unit 1: CordicKernelMag_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943470 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block7 " "Found entity 1: CordicKernelMag_block7" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block8-rtl " "Found design unit 1: CordicKernelMag_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943489 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block8 " "Found entity 1: CordicKernelMag_block8" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/cordickernelmag_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/cordickernelmag_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block9-rtl " "Found design unit 1: CordicKernelMag_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943516 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block9 " "Found entity 1: CordicKernelMag_block9" {  } { { "nios_cpu/synthesis/submodules/CordicKernelMag_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/CordicKernelMag_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/fft_hdl_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/fft_hdl_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_HDL_Optimized-rtl " "Found design unit 1: FFT_HDL_Optimized-rtl" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943587 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_HDL_Optimized " "Found entity 1: FFT_HDL_Optimized" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/fft_streamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/fft_streamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_streamer-rtl " "Found design unit 1: FFT_streamer-rtl" {  } { { "nios_cpu/synthesis/submodules/FFT_streamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_streamer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943603 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_streamer " "Found entity 1: FFT_streamer" {  } { { "nios_cpu/synthesis/submodules/FFT_streamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_streamer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/maximum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-rtl " "Found design unit 1: Maximum-rtl" {  } { { "nios_cpu/synthesis/submodules/Maximum.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Maximum.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Found entity 1: Maximum" {  } { { "nios_cpu/synthesis/submodules/Maximum.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Maximum.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/quadrant_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/quadrant_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quadrant_Mapper-rtl " "Found design unit 1: Quadrant_Mapper-rtl" {  } { { "nios_cpu/synthesis/submodules/Quadrant_Mapper.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Quadrant_Mapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quadrant_Mapper " "Found entity 1: Quadrant_Mapper" {  } { { "nios_cpu/synthesis/submodules/Quadrant_Mapper.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Quadrant_Mapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943756 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1 " "Found entity 1: RADIX22FFT_SDNF1_1" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943785 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block " "Found entity 1: RADIX22FFT_SDNF1_1_block" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943802 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block1 " "Found entity 1: RADIX22FFT_SDNF1_1_block1" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block10-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943823 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block10 " "Found entity 1: RADIX22FFT_SDNF1_1_block10" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block11-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943835 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block11 " "Found entity 1: RADIX22FFT_SDNF1_1_block11" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block12-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943857 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block12 " "Found entity 1: RADIX22FFT_SDNF1_1_block12" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block13-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943906 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block13 " "Found entity 1: RADIX22FFT_SDNF1_1_block13" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block14-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943922 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block14 " "Found entity 1: RADIX22FFT_SDNF1_1_block14" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943950 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block2 " "Found entity 1: RADIX22FFT_SDNF1_1_block2" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943965 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block3 " "Found entity 1: RADIX22FFT_SDNF1_1_block3" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943977 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block4 " "Found entity 1: RADIX22FFT_SDNF1_1_block4" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143943977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143943977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944001 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block5 " "Found entity 1: RADIX22FFT_SDNF1_1_block5" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944020 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block6 " "Found entity 1: RADIX22FFT_SDNF1_1_block6" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944048 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block7 " "Found entity 1: RADIX22FFT_SDNF1_1_block7" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944065 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block8 " "Found entity 1: RADIX22FFT_SDNF1_1_block8" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_1_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944083 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block9 " "Found entity 1: RADIX22FFT_SDNF1_1_block9" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_1_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944097 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3 " "Found entity 1: RADIX22FFT_SDNF1_3" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944108 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block " "Found entity 1: RADIX22FFT_SDNF1_3_block" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944127 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block1 " "Found entity 1: RADIX22FFT_SDNF1_3_block1" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block10-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944144 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block10 " "Found entity 1: RADIX22FFT_SDNF1_3_block10" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block11-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944160 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block11 " "Found entity 1: RADIX22FFT_SDNF1_3_block11" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block12-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944191 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block12 " "Found entity 1: RADIX22FFT_SDNF1_3_block12" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block13-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944215 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block13 " "Found entity 1: RADIX22FFT_SDNF1_3_block13" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block14-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944235 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block14 " "Found entity 1: RADIX22FFT_SDNF1_3_block14" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944248 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block2 " "Found entity 1: RADIX22FFT_SDNF1_3_block2" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944266 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block3 " "Found entity 1: RADIX22FFT_SDNF1_3_block3" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944281 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block4 " "Found entity 1: RADIX22FFT_SDNF1_3_block4" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944293 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block5 " "Found entity 1: RADIX22FFT_SDNF1_3_block5" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944307 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block6 " "Found entity 1: RADIX22FFT_SDNF1_3_block6" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944321 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block7 " "Found entity 1: RADIX22FFT_SDNF1_3_block7" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944336 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block8 " "Found entity 1: RADIX22FFT_SDNF1_3_block8" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944350 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block9 " "Found entity 1: RADIX22FFT_SDNF1_3_block9" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944365 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5 " "Found entity 1: RADIX22FFT_SDNF1_5" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944380 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block " "Found entity 1: RADIX22FFT_SDNF1_5_block" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944398 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block1 " "Found entity 1: RADIX22FFT_SDNF1_5_block1" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block10-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944415 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block10 " "Found entity 1: RADIX22FFT_SDNF1_5_block10" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block11-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944434 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block11 " "Found entity 1: RADIX22FFT_SDNF1_5_block11" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block12-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944484 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block12 " "Found entity 1: RADIX22FFT_SDNF1_5_block12" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block13-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944503 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block13 " "Found entity 1: RADIX22FFT_SDNF1_5_block13" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block14-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944519 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block14 " "Found entity 1: RADIX22FFT_SDNF1_5_block14" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944533 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block2 " "Found entity 1: RADIX22FFT_SDNF1_5_block2" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944550 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block3 " "Found entity 1: RADIX22FFT_SDNF1_5_block3" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944569 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block4 " "Found entity 1: RADIX22FFT_SDNF1_5_block4" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944586 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block5 " "Found entity 1: RADIX22FFT_SDNF1_5_block5" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944601 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block6 " "Found entity 1: RADIX22FFT_SDNF1_5_block6" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944617 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block7 " "Found entity 1: RADIX22FFT_SDNF1_5_block7" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944632 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block8 " "Found entity 1: RADIX22FFT_SDNF1_5_block8" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf1_5_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944653 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block9 " "Found entity 1: RADIX22FFT_SDNF1_5_block9" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944674 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2 " "Found entity 1: RADIX22FFT_SDNF2_2" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944690 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block " "Found entity 1: RADIX22FFT_SDNF2_2_block" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944706 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block1 " "Found entity 1: RADIX22FFT_SDNF2_2_block1" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block10-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944747 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block10 " "Found entity 1: RADIX22FFT_SDNF2_2_block10" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block11-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944769 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block11 " "Found entity 1: RADIX22FFT_SDNF2_2_block11" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block12-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944783 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block12 " "Found entity 1: RADIX22FFT_SDNF2_2_block12" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block13-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944799 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block13 " "Found entity 1: RADIX22FFT_SDNF2_2_block13" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block14-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944817 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block14 " "Found entity 1: RADIX22FFT_SDNF2_2_block14" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944834 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block2 " "Found entity 1: RADIX22FFT_SDNF2_2_block2" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944847 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block3 " "Found entity 1: RADIX22FFT_SDNF2_2_block3" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944860 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block4 " "Found entity 1: RADIX22FFT_SDNF2_2_block4" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944874 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block5 " "Found entity 1: RADIX22FFT_SDNF2_2_block5" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944887 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block6 " "Found entity 1: RADIX22FFT_SDNF2_2_block6" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944917 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block7 " "Found entity 1: RADIX22FFT_SDNF2_2_block7" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944932 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block8 " "Found entity 1: RADIX22FFT_SDNF2_2_block8" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_2_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944946 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block9 " "Found entity 1: RADIX22FFT_SDNF2_2_block9" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_2_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944957 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4 " "Found entity 1: RADIX22FFT_SDNF2_4" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944972 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block " "Found entity 1: RADIX22FFT_SDNF2_4_block" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944986 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block1 " "Found entity 1: RADIX22FFT_SDNF2_4_block1" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143944986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143944986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block10-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945002 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block10 " "Found entity 1: RADIX22FFT_SDNF2_4_block10" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block11-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945014 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block11 " "Found entity 1: RADIX22FFT_SDNF2_4_block11" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block12-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945041 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block12 " "Found entity 1: RADIX22FFT_SDNF2_4_block12" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block13-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945052 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block13 " "Found entity 1: RADIX22FFT_SDNF2_4_block13" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block14-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945066 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block14 " "Found entity 1: RADIX22FFT_SDNF2_4_block14" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945087 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block2 " "Found entity 1: RADIX22FFT_SDNF2_4_block2" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945102 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block3 " "Found entity 1: RADIX22FFT_SDNF2_4_block3" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945116 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block4 " "Found entity 1: RADIX22FFT_SDNF2_4_block4" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945133 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block5 " "Found entity 1: RADIX22FFT_SDNF2_4_block5" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945151 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block6 " "Found entity 1: RADIX22FFT_SDNF2_4_block6" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945166 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block7 " "Found entity 1: RADIX22FFT_SDNF2_4_block7" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945181 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block8 " "Found entity 1: RADIX22FFT_SDNF2_4_block8" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/radix22fft_sdnf2_4_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945206 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block9 " "Found entity 1: RADIX22FFT_SDNF2_4_block9" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF2_4_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945221 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3 " "Found entity 1: TWDLMULT_SDNF1_3" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945264 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block " "Found entity 1: TWDLMULT_SDNF1_3_block" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block1-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block1-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945283 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block1 " "Found entity 1: TWDLMULT_SDNF1_3_block1" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block10-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block10-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945297 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block10 " "Found entity 1: TWDLMULT_SDNF1_3_block10" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block11-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block11-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945346 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block11 " "Found entity 1: TWDLMULT_SDNF1_3_block11" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block12-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block12-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945386 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block12 " "Found entity 1: TWDLMULT_SDNF1_3_block12" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block13-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block13-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945403 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block13 " "Found entity 1: TWDLMULT_SDNF1_3_block13" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block14-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block14-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945430 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block14 " "Found entity 1: TWDLMULT_SDNF1_3_block14" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block2-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block2-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945456 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block2 " "Found entity 1: TWDLMULT_SDNF1_3_block2" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block3-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945473 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block3 " "Found entity 1: TWDLMULT_SDNF1_3_block3" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block4-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block4-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945490 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block4 " "Found entity 1: TWDLMULT_SDNF1_3_block4" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block5-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block5-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945504 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block5 " "Found entity 1: TWDLMULT_SDNF1_3_block5" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block6-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block6-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945518 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block6 " "Found entity 1: TWDLMULT_SDNF1_3_block6" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block7-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block7-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945540 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block7 " "Found entity 1: TWDLMULT_SDNF1_3_block7" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block8-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block8-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945558 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block8 " "Found entity 1: TWDLMULT_SDNF1_3_block8" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlmult_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block9-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block9-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945585 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block9 " "Found entity 1: TWDLMULT_SDNF1_3_block9" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_10-rtl " "Found design unit 1: TWDLROM_3_10-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945609 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_10 " "Found entity 1: TWDLROM_3_10" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_11-rtl " "Found design unit 1: TWDLROM_3_11-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_11.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945635 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_11 " "Found entity 1: TWDLROM_3_11" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_11.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_12-rtl " "Found design unit 1: TWDLROM_3_12-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_12.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945658 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_12 " "Found entity 1: TWDLROM_3_12" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_13-rtl " "Found design unit 1: TWDLROM_3_13-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_13.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945682 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_13 " "Found entity 1: TWDLROM_3_13" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_13.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_14-rtl " "Found design unit 1: TWDLROM_3_14-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945696 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_14 " "Found entity 1: TWDLROM_3_14" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_15-rtl " "Found design unit 1: TWDLROM_3_15-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_15.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_15.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945709 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_15 " "Found entity 1: TWDLROM_3_15" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_15.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_15.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_16-rtl " "Found design unit 1: TWDLROM_3_16-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_16.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_16.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945725 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_16 " "Found entity 1: TWDLROM_3_16" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_16.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_18-rtl " "Found design unit 1: TWDLROM_3_18-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_18.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945738 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_18 " "Found entity 1: TWDLROM_3_18" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_18.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_19-rtl " "Found design unit 1: TWDLROM_3_19-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_19.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_19.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945755 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_19 " "Found entity 1: TWDLROM_3_19" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_19.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_19.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_2-rtl " "Found design unit 1: TWDLROM_3_2-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945767 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_2 " "Found entity 1: TWDLROM_3_2" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_20-rtl " "Found design unit 1: TWDLROM_3_20-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_20.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_20.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945799 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_20 " "Found entity 1: TWDLROM_3_20" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_20.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_21-rtl " "Found design unit 1: TWDLROM_3_21-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_21.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_21.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945876 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_21 " "Found entity 1: TWDLROM_3_21" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_21.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_21.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_22-rtl " "Found design unit 1: TWDLROM_3_22-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_22.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945920 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_22 " "Found entity 1: TWDLROM_3_22" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_22.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_23-rtl " "Found design unit 1: TWDLROM_3_23-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_23.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_23.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945938 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_23 " "Found entity 1: TWDLROM_3_23" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_23.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_23.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_24-rtl " "Found design unit 1: TWDLROM_3_24-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_24.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_24.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945957 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_24 " "Found entity 1: TWDLROM_3_24" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_24.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143945957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143945957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_26-rtl " "Found design unit 1: TWDLROM_3_26-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_26.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946009 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_26 " "Found entity 1: TWDLROM_3_26" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_26.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_27-rtl " "Found design unit 1: TWDLROM_3_27-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_27.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_27.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946024 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_27 " "Found entity 1: TWDLROM_3_27" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_27.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_27.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_28-rtl " "Found design unit 1: TWDLROM_3_28-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_28.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_28.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946088 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_28 " "Found entity 1: TWDLROM_3_28" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_28.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_29-rtl " "Found design unit 1: TWDLROM_3_29-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_29.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_29.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946103 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_29 " "Found entity 1: TWDLROM_3_29" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_29.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_29.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_3-rtl " "Found design unit 1: TWDLROM_3_3-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_3.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946124 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_3 " "Found entity 1: TWDLROM_3_3" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_3.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_30-rtl " "Found design unit 1: TWDLROM_3_30-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_30.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946148 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_30 " "Found entity 1: TWDLROM_3_30" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_30.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_31-rtl " "Found design unit 1: TWDLROM_3_31-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_31.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_31.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946231 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_31 " "Found entity 1: TWDLROM_3_31" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_31.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_31.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_32-rtl " "Found design unit 1: TWDLROM_3_32-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_32.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946276 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_32 " "Found entity 1: TWDLROM_3_32" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_32.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_4-rtl " "Found design unit 1: TWDLROM_3_4-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946347 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_4 " "Found entity 1: TWDLROM_3_4" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_5-rtl " "Found design unit 1: TWDLROM_3_5-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946372 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_5 " "Found entity 1: TWDLROM_3_5" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_5.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_6-rtl " "Found design unit 1: TWDLROM_3_6-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946448 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_6 " "Found entity 1: TWDLROM_3_6" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_7-rtl " "Found design unit 1: TWDLROM_3_7-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_7.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946519 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_7 " "Found entity 1: TWDLROM_3_7" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_7.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_8-rtl " "Found design unit 1: TWDLROM_3_8-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946632 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_8 " "Found entity 1: TWDLROM_3_8" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_3_8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_3_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_10-rtl " "Found design unit 1: TWDLROM_5_10-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946676 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_10 " "Found entity 1: TWDLROM_5_10" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_12-rtl " "Found design unit 1: TWDLROM_5_12-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_12.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946728 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_12 " "Found entity 1: TWDLROM_5_12" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_14-rtl " "Found design unit 1: TWDLROM_5_14-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946761 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_14 " "Found entity 1: TWDLROM_5_14" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_16-rtl " "Found design unit 1: TWDLROM_5_16-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_16.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_16.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946798 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_16 " "Found entity 1: TWDLROM_5_16" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_16.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_18-rtl " "Found design unit 1: TWDLROM_5_18-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_18.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946811 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_18 " "Found entity 1: TWDLROM_5_18" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_18.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_2-rtl " "Found design unit 1: TWDLROM_5_2-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946827 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_2 " "Found entity 1: TWDLROM_5_2" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_20-rtl " "Found design unit 1: TWDLROM_5_20-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_20.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_20.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946842 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_20 " "Found entity 1: TWDLROM_5_20" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_20.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_22-rtl " "Found design unit 1: TWDLROM_5_22-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_22.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946856 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_22 " "Found entity 1: TWDLROM_5_22" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_22.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_24-rtl " "Found design unit 1: TWDLROM_5_24-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_24.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_24.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946873 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_24 " "Found entity 1: TWDLROM_5_24" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_24.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_26-rtl " "Found design unit 1: TWDLROM_5_26-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_26.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946889 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_26 " "Found entity 1: TWDLROM_5_26" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_26.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_28-rtl " "Found design unit 1: TWDLROM_5_28-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_28.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_28.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946907 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_28 " "Found entity 1: TWDLROM_5_28" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_28.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_30-rtl " "Found design unit 1: TWDLROM_5_30-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_30.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946924 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_30 " "Found entity 1: TWDLROM_5_30" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_30.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_32-rtl " "Found design unit 1: TWDLROM_5_32-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_32.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946936 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_32 " "Found entity 1: TWDLROM_5_32" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_32.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_4-rtl " "Found design unit 1: TWDLROM_5_4-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946953 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_4 " "Found entity 1: TWDLROM_5_4" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_6-rtl " "Found design unit 1: TWDLROM_5_6-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946966 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_6 " "Found entity 1: TWDLROM_5_6" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/twdlrom_5_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/twdlrom_5_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_8-rtl " "Found design unit 1: TWDLROM_5_8-rtl" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946981 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_8 " "Found entity 1: TWDLROM_5_8" {  } { { "nios_cpu/synthesis/submodules/TWDLROM_5_8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLROM_5_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143946981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143946981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/for_each.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/for_each.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 for_each-rtl " "Found design unit 1: for_each-rtl" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947013 ""} { "Info" "ISGN_ENTITY_NAME" "1 for_each " "Found entity 1: for_each" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/frequency_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/frequency_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_max-rtl " "Found design unit 1: frequency_max-rtl" {  } { { "nios_cpu/synthesis/submodules/frequency_max.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/frequency_max.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947029 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_max " "Found entity 1: frequency_max" {  } { { "nios_cpu/synthesis/submodules/frequency_max.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/frequency_max.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/index_finder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/index_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_finder-rtl " "Found design unit 1: index_finder-rtl" {  } { { "nios_cpu/synthesis/submodules/index_finder.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/index_finder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947041 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_finder " "Found entity 1: index_finder" {  } { { "nios_cpu/synthesis/submodules/index_finder.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/index_finder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/max_index_frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/max_index_frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency-rtl " "Found design unit 1: max_index_frequency-rtl" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947056 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_frequency " "Found entity 1: max_index_frequency" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/max_index_frequency_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file nios_cpu/synthesis/submodules/max_index_frequency_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency_pkg (nios_cpu) " "Found design unit 1: max_index_frequency_pkg (nios_cpu)" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency_pkg.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/max_index_frequency_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/max_index_frequency_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency_tc-rtl " "Found design unit 1: max_index_frequency_tc-rtl" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency_tc.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947114 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_frequency_tc " "Found entity 1: max_index_frequency_tc" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency_tc.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/serial2parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/serial2parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "nios_cpu/synthesis/submodules/serial2parallel.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/serial2parallel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947141 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "nios_cpu/synthesis/submodules/serial2parallel.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/serial2parallel.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_uart_sim_scfifo_w " "Found entity 1: nios_cpu_jtag_uart_sim_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947205 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_jtag_uart_scfifo_w " "Found entity 2: nios_cpu_jtag_uart_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947205 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_jtag_uart_sim_scfifo_r " "Found entity 3: nios_cpu_jtag_uart_sim_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947205 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_jtag_uart_scfifo_r " "Found entity 4: nios_cpu_jtag_uart_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947205 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_jtag_uart " "Found entity 5: nios_cpu_jtag_uart" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_index_input.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_index_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_index_input " "Found entity 1: nios_cpu_index_input" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_index_input.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_index_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_control " "Found entity 1: nios_cpu_control" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_adf5610.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_adf5610.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_adf5610 " "Found entity 1: nios_cpu_adf5610" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_adf5610.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_adf5610.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_ad9361.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_ad9361.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_ad9361 " "Found entity 1: nios_cpu_ad9361" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ad9361.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_readwrite_p " "Found design unit 1: fifo_readwrite_p" {  } { { "../fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo_readwrite_p-body " "Found design unit 2: fifo_readwrite_p-body" {  } { { "../fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps_sync-arch " "Found design unit 1: ps_sync-arch" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps_sync " "Found entity 1: ps_sync" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reset-fsm " "Found design unit 1: pll_reset-fsm" {  } { { "../fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947330 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reset " "Found entity 1: pll_reset" {  } { { "../fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_dcfifo_p " "Found design unit 1: common_dcfifo_p" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common_dcfifo_p-body " "Found design unit 2: common_dcfifo_p-body" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947354 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 common_dcfifo-arch " "Found design unit 3: common_dcfifo-arch" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947354 ""} { "Info" "ISGN_ENTITY_NAME" "1 common_dcfifo " "Found entity 1: common_dcfifo" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_p " "Found design unit 1: bladerf_p" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947372 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bladerf_p-body " "Found design unit 2: bladerf_p-body" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_micro.vhd 1 1 " "Found 1 design units, including 1 entities, in source file bladerf_micro.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bladerf_micro " "Found entity 1: bladerf_micro" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_qip.vhd 1 0 " "Found 1 design units, including 0 entities, in source file test_qip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_micro-test_ip " "Found design unit 1: bladerf_micro-test_ip" {  } { { "test_qip.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/test_qip.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bladerf_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_i2c-basic " "Found design unit 1: bladerf_i2c-basic" {  } { { "bladerf_i2c.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_i2c.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947428 ""} { "Info" "ISGN_ENTITY_NAME" "1 bladerf_i2c " "Found entity 1: bladerf_i2c" {  } { { "bladerf_i2c.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_i2c.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_pll-rtl " "Found design unit 1: system_pll-rtl" {  } { { "system_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947442 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_pll " "Found entity 1: system_pll" {  } { { "system_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pll/system_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file system_pll/system_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_pll_0002 " "Found entity 1: system_pll_0002" {  } { { "system_pll/system_pll_0002.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bladerf_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_pll-arch " "Found design unit 1: bladerf_pll-arch" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947512 ""} { "Info" "ISGN_ENTITY_NAME" "1 bladerf_pll " "Found entity 1: bladerf_pll" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trobina_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trobina_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trobina_controller-arch " "Found design unit 1: trobina_controller-arch" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947530 ""} { "Info" "ISGN_ENTITY_NAME" "1 trobina_controller " "Found entity 1: trobina_controller" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143947530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143947530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_clk_p_out spin_sensor_top.v(146) " "Verilog HDL Implicit Net warning at spin_sensor_top.v(146): created implicit net for \"rx_clk_p_out\"" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143948101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_clk_n_out spin_sensor_top.v(147) " "Verilog HDL Implicit Net warning at spin_sensor_top.v(147): created implicit net for \"rx_clk_n_out\"" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143948102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_axi_aradd spin_sensor_top.v(163) " "Verilog HDL Implicit Net warning at spin_sensor_top.v(163): created implicit net for \"s_axi_aradd\"" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143948102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_dunf spin_sensor_top.v(172) " "Verilog HDL Implicit Net warning at spin_sensor_top.v(172): created implicit net for \"dac_dunf\"" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143948102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_sync axi_ad9361_tx.v(378) " "Verilog HDL Implicit Net warning at axi_ad9361_tx.v(378): created implicit net for \"dac_sync\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143948102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up_tpm_oos_s up_hdmi_rx.v(257) " "Verilog HDL Implicit Net warning at up_hdmi_rx.v(257): created implicit net for \"up_tpm_oos_s\"" {  } { { "nios_cpu/synthesis/submodules/up_hdmi_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_hdmi_rx.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143948102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up_preset_s up_pmod.v(76) " "Verilog HDL Implicit Net warning at up_pmod.v(76): created implicit net for \"up_preset_s\"" {  } { { "nios_cpu/synthesis/submodules/up_pmod.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_pmod.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143948102 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_cpu_ad9361.v(402) " "Verilog HDL or VHDL warning at nios_cpu_ad9361.v(402): conditional expression evaluates to a constant" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ad9361.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1615143948357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trobina_controller " "Elaborating entity \"trobina_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615143950397 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "exp_clock_oe trobina_controller.vhd(27) " "VHDL Signal Declaration warning at trobina_controller.vhd(27): used explicit default value for signal \"exp_clock_oe\" because signal was never assigned a value" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615143950403 "|trobina_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adi_sync_in trobina_controller.vhd(86) " "VHDL Signal Declaration warning at trobina_controller.vhd(86): used explicit default value for signal \"adi_sync_in\" because signal was never assigned a value" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615143950404 "|trobina_controller"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 0 = 200.0 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 0 = 200.0 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615143950425 "|trobina_controller"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 1 = 204.255319148936 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 1 = 204.255319148936 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615143950426 "|trobina_controller"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 2 = 206.451612903226 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 2 = 206.451612903226 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615143950427 "|trobina_controller"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 3 = 208.695652173913 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 3 = 208.695652173913 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615143950427 "|trobina_controller"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 4 = 210.989010989011 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 4 = 210.989010989011 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615143950428 "|trobina_controller"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 5 = 213.333333333333 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 5 = 213.333333333333 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615143950428 "|trobina_controller"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 6 = 215.730337078652 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 6 = 215.730337078652 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615143950428 "|trobina_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll system_pll:U_system_pll " "Elaborating entity \"system_pll\" for hierarchy \"system_pll:U_system_pll\"" {  } { { "trobina_controller.vhd" "U_system_pll" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143950578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll_0002 system_pll:U_system_pll\|system_pll_0002:system_pll_inst " "Elaborating entity \"system_pll_0002\" for hierarchy \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\"" {  } { { "system_pll.vhd" "system_pll_inst" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143950659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "system_pll/system_pll_0002.v" "altera_pll_i" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951072 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615143951175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "system_pll/system_pll_0002.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 38.4 MHz " "Parameter \"reference_clock_frequency\" = \"38.4 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 80.000000 MHz " "Parameter \"output_clock_frequency0\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143951233 ""}  } { { "system_pll/system_pll_0002.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143951233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reset pll_reset:U_pll_reset_pll " "Elaborating entity \"pll_reset\" for hierarchy \"pll_reset:U_pll_reset_pll\"" {  } { { "trobina_controller.vhd" "U_pll_reset_pll" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps_sync ps_sync:U_ps_sync " "Elaborating entity \"ps_sync\" for hierarchy \"ps_sync:U_ps_sync\"" {  } { { "trobina_controller.vhd" "U_ps_sync" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:U_nios_system " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:U_nios_system\"" {  } { { "trobina_controller.vhd" "U_nios_system" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_ad9361 nios_cpu:U_nios_system\|nios_cpu_ad9361:ad9361 " "Elaborating entity \"nios_cpu_ad9361\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ad9361:ad9361\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "ad9361" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_adf5610 nios_cpu:U_nios_system\|nios_cpu_adf5610:adf5610 " "Elaborating entity \"nios_cpu_adf5610\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_adf5610:adf5610\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "adf5610" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_control nios_cpu:U_nios_system\|nios_cpu_control:control " "Elaborating entity \"nios_cpu_control\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_control:control\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "control" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_index_input nios_cpu:U_nios_system\|nios_cpu_index_input:index_input " "Elaborating entity \"nios_cpu_index_input\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_index_input:index_input\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "index_input" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart " "Elaborating entity \"nios_cpu_jtag_uart\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "jtag_uart" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143951983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_scfifo_w nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w " "Elaborating entity \"nios_cpu_jtag_uart_scfifo_w\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "the_nios_cpu_jtag_uart_scfifo_w" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143952049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "wfifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143952712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143952752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143952752 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143952752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143952887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143952887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143952891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143953044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143953044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143953051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143953155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143953155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143953167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143953420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143953420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143953427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143953676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143953676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143953683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143953838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143953838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143953844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_scfifo_r nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_r:the_nios_cpu_jtag_uart_scfifo_r " "Elaborating entity \"nios_cpu_jtag_uart_scfifo_r\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_r:the_nios_cpu_jtag_uart_scfifo_r\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "the_nios_cpu_jtag_uart_scfifo_r" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143953888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "nios_cpu_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143954726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143954798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143954798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143954798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143954798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143954798 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143954798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143955179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143955562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_frequency_top nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0 " "Elaborating entity \"max_frequency_top\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "max_frequency_index_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143955697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_re_signal max_frequency_top.vhd(20) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(20): object \"fft_data_re_signal\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143955698 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_im_signal max_frequency_top.vhd(21) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(21): object \"fft_data_im_signal\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143955699 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out_signal max_frequency_top.vhd(22) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(22): object \"ce_out_signal\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143955701 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid max_frequency_top.vhd(57) " "VHDL Process Statement warning at max_frequency_top.vhd(57): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615143955715 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_max_buffer max_frequency_top.vhd(58) " "VHDL Process Statement warning at max_frequency_top.vhd(58): signal \"index_max_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615143955716 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "index_max max_frequency_top.vhd(56) " "VHDL Process Statement warning at max_frequency_top.vhd(56): inferring latch(es) for signal or variable \"index_max\", which holds its previous value in one or more paths through the process" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615143955716 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[0\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[0\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955722 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[1\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[1\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955722 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[2\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[2\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955722 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[3\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[3\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955722 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[4\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[4\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955722 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[5\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[5\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955722 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[6\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[6\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955723 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_max\[7\] max_frequency_top.vhd(56) " "Inferred latch for \"index_max\[7\]\" at max_frequency_top.vhd(56)" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143955723 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_index_frequency nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency " "Elaborating entity \"max_index_frequency\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\"" {  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "u_Max_Frequency" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143955766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_index_frequency_tc nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc A:rtl " "Elaborating entity \"max_index_frequency_tc\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\"" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency.vhd" "u_max_index_frequency_tc" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143956016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "serial2parallel nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel A:rtl " "Elaborating entity \"serial2parallel\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel\"" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency.vhd" "u_serial2parallel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143956057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deserializer_outBypassEn serial2parallel.vhd(54) " "Verilog HDL or VHDL warning at serial2parallel.vhd(54): object \"Deserializer_outBypassEn\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/serial2parallel.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/serial2parallel.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956064 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|serial2parallel:u_serial2parallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_streamer nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer A:rtl " "Elaborating entity \"FFT_streamer\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\"" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency.vhd" "u_FFT_streamer" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143956389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_HDL_Optimized nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized A:rtl " "Elaborating entity \"FFT_HDL_Optimized\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\"" {  } { { "nios_cpu/synthesis/submodules/FFT_streamer.vhd" "u_FFT_HDL_Optimized" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_streamer.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143956511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld FFT_HDL_Optimized.vhd(2786) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2786): object \"dout_17_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956524 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld FFT_HDL_Optimized.vhd(2797) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2797): object \"dout_3_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956525 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld FFT_HDL_Optimized.vhd(2802) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2802): object \"dout_19_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2802 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956526 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_1 FFT_HDL_Optimized.vhd(2807) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2807): object \"dout_2_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956526 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld FFT_HDL_Optimized.vhd(2823) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2823): object \"dout_9_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2823 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956528 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld FFT_HDL_Optimized.vhd(2828) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2828): object \"dout_25_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956528 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_2 FFT_HDL_Optimized.vhd(2833) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2833): object \"dout_2_vld_2\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956528 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld FFT_HDL_Optimized.vhd(2839) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2839): object \"dout_11_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956528 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld FFT_HDL_Optimized.vhd(2844) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2844): object \"dout_27_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956529 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_3 FFT_HDL_Optimized.vhd(2849) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2849): object \"dout_2_vld_3\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956529 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_5_vld FFT_HDL_Optimized.vhd(2852) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2852): object \"twdl_3_5_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956529 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_5_vld FFT_HDL_Optimized.vhd(2860) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2860): object \"twdlXdin_5_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956530 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld FFT_HDL_Optimized.vhd(2871) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2871): object \"dout_5_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2871 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956531 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld FFT_HDL_Optimized.vhd(2876) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2876): object \"dout_21_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956532 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_4 FFT_HDL_Optimized.vhd(2881) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2881): object \"dout_2_vld_4\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2881 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956533 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld FFT_HDL_Optimized.vhd(2887) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2887): object \"dout_7_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2887 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956533 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld FFT_HDL_Optimized.vhd(2892) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2892): object \"dout_23_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956533 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_5 FFT_HDL_Optimized.vhd(2897) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2897): object \"dout_2_vld_5\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2897 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956533 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_3_vld FFT_HDL_Optimized.vhd(2900) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2900): object \"twdl_3_3_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956534 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_3_vld FFT_HDL_Optimized.vhd(2908) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2908): object \"twdlXdin_3_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956534 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld FFT_HDL_Optimized.vhd(2914) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2914): object \"dout_13_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956534 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld FFT_HDL_Optimized.vhd(2919) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2919): object \"dout_29_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956534 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_6 FFT_HDL_Optimized.vhd(2924) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2924): object \"dout_2_vld_6\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2924 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956534 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld FFT_HDL_Optimized.vhd(2930) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2930): object \"dout_15_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956534 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld FFT_HDL_Optimized.vhd(2935) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2935): object \"dout_31_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2935 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956535 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_7 FFT_HDL_Optimized.vhd(2940) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2940): object \"dout_2_vld_7\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2940 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956535 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_7_vld FFT_HDL_Optimized.vhd(2943) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2943): object \"twdl_3_7_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2943 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956535 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_7_vld FFT_HDL_Optimized.vhd(2951) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2951): object \"twdlXdin_7_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2951 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956535 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld_1 FFT_HDL_Optimized.vhd(2956) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2956): object \"dout_5_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2956 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956535 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld_1 FFT_HDL_Optimized.vhd(2967) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2967): object \"dout_3_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2967 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956536 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld_1 FFT_HDL_Optimized.vhd(2972) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2972): object \"dout_7_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2972 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956536 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_1 FFT_HDL_Optimized.vhd(2977) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2977): object \"dout_4_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2977 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956536 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_9 FFT_HDL_Optimized.vhd(2990) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2990): object \"dout_2_vld_9\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956536 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_10 FFT_HDL_Optimized.vhd(2996) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2996): object \"dout_2_vld_10\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 2996 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956536 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_17_vld FFT_HDL_Optimized.vhd(3006) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3006): object \"twdlXdin_17_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3006 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956537 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_11 FFT_HDL_Optimized.vhd(3012) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3012): object \"dout_2_vld_11\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3012 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956537 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_12 FFT_HDL_Optimized.vhd(3018) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3018): object \"dout_2_vld_12\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3018 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956537 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_21_vld FFT_HDL_Optimized.vhd(3021) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3021): object \"twdl_3_21_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3021 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956537 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_21_vld FFT_HDL_Optimized.vhd(3029) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3029): object \"twdlXdin_21_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956537 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld_1 FFT_HDL_Optimized.vhd(3034) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3034): object \"dout_17_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3034 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956537 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_13 FFT_HDL_Optimized.vhd(3040) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3040): object \"dout_2_vld_13\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3040 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956538 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_14 FFT_HDL_Optimized.vhd(3046) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3046): object \"dout_2_vld_14\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3046 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956538 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_19_vld FFT_HDL_Optimized.vhd(3049) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3049): object \"twdl_3_19_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3049 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956538 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_19_vld FFT_HDL_Optimized.vhd(3057) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3057): object \"twdlXdin_19_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3057 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956538 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_15 FFT_HDL_Optimized.vhd(3063) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3063): object \"dout_2_vld_15\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956538 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_16 FFT_HDL_Optimized.vhd(3069) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3069): object \"dout_2_vld_16\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3069 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956538 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_23_vld FFT_HDL_Optimized.vhd(3072) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3072): object \"twdl_3_23_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3072 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956539 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_23_vld FFT_HDL_Optimized.vhd(3080) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3080): object \"twdlXdin_23_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3080 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956539 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld_1 FFT_HDL_Optimized.vhd(3085) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3085): object \"dout_21_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3085 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956539 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_2 FFT_HDL_Optimized.vhd(3090) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3090): object \"dout_4_vld_2\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3090 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956539 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld_1 FFT_HDL_Optimized.vhd(3096) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3096): object \"dout_19_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3096 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956539 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld_1 FFT_HDL_Optimized.vhd(3101) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3101): object \"dout_23_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956539 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_3 FFT_HDL_Optimized.vhd(3106) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3106): object \"dout_4_vld_3\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956540 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_1 FFT_HDL_Optimized.vhd(3111) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3111): object \"twdl_5_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956540 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_18_vld FFT_HDL_Optimized.vhd(3112) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3112): object \"dout_18_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956540 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_9_vld FFT_HDL_Optimized.vhd(3123) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3123): object \"twdlXdin_9_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956541 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_13_vld FFT_HDL_Optimized.vhd(3126) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3126): object \"twdl_3_13_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956541 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_13_vld FFT_HDL_Optimized.vhd(3134) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3134): object \"twdlXdin_13_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956541 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld_1 FFT_HDL_Optimized.vhd(3139) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3139): object \"dout_9_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956541 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_11_vld FFT_HDL_Optimized.vhd(3142) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3142): object \"twdl_3_11_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956542 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_11_vld FFT_HDL_Optimized.vhd(3150) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3150): object \"twdlXdin_11_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956543 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_15_vld FFT_HDL_Optimized.vhd(3153) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3153): object \"twdl_3_15_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956543 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_15_vld FFT_HDL_Optimized.vhd(3161) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3161): object \"twdlXdin_15_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956544 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld_1 FFT_HDL_Optimized.vhd(3166) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3166): object \"dout_13_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956544 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_4 FFT_HDL_Optimized.vhd(3171) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3171): object \"dout_4_vld_4\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956545 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld_1 FFT_HDL_Optimized.vhd(3177) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3177): object \"dout_11_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956546 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld_1 FFT_HDL_Optimized.vhd(3182) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3182): object \"dout_15_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956546 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_5 FFT_HDL_Optimized.vhd(3187) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3187): object \"dout_4_vld_5\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956547 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_2 FFT_HDL_Optimized.vhd(3192) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3192): object \"twdl_5_vld_2\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956547 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_10_vld FFT_HDL_Optimized.vhd(3193) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3193): object \"dout_10_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956547 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_25_vld FFT_HDL_Optimized.vhd(3204) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3204): object \"twdlXdin_25_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956548 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_29_vld FFT_HDL_Optimized.vhd(3207) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3207): object \"twdl_3_29_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956548 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_29_vld FFT_HDL_Optimized.vhd(3215) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3215): object \"twdlXdin_29_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956549 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld_1 FFT_HDL_Optimized.vhd(3220) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3220): object \"dout_25_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956549 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_27_vld FFT_HDL_Optimized.vhd(3223) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3223): object \"twdl_3_27_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956549 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_27_vld FFT_HDL_Optimized.vhd(3231) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3231): object \"twdlXdin_27_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956550 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_31_vld FFT_HDL_Optimized.vhd(3234) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3234): object \"twdl_3_31_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956550 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_31_vld FFT_HDL_Optimized.vhd(3242) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3242): object \"twdlXdin_31_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956551 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld_1 FFT_HDL_Optimized.vhd(3247) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3247): object \"dout_29_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956551 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_6 FFT_HDL_Optimized.vhd(3252) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3252): object \"dout_4_vld_6\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956551 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld_1 FFT_HDL_Optimized.vhd(3258) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3258): object \"dout_27_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956552 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld_1 FFT_HDL_Optimized.vhd(3263) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3263): object \"dout_31_vld_1\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956552 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_7 FFT_HDL_Optimized.vhd(3268) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3268): object \"dout_4_vld_7\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956552 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_3 FFT_HDL_Optimized.vhd(3273) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3273): object \"twdl_5_vld_3\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956553 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_26_vld FFT_HDL_Optimized.vhd(3274) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3274): object \"dout_26_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956553 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_8 FFT_HDL_Optimized.vhd(3280) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3280): object \"dout_4_vld_8\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956553 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_9 FFT_HDL_Optimized.vhd(3286) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3286): object \"dout_4_vld_9\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956554 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_4 FFT_HDL_Optimized.vhd(3291) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3291): object \"twdl_5_vld_4\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956554 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_6_vld FFT_HDL_Optimized.vhd(3292) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3292): object \"dout_6_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956554 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_10 FFT_HDL_Optimized.vhd(3298) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3298): object \"dout_4_vld_10\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956554 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_11 FFT_HDL_Optimized.vhd(3304) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3304): object \"dout_4_vld_11\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956555 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_5 FFT_HDL_Optimized.vhd(3309) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3309): object \"twdl_5_vld_5\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956555 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_22_vld FFT_HDL_Optimized.vhd(3310) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3310): object \"dout_22_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956555 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_12 FFT_HDL_Optimized.vhd(3316) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3316): object \"dout_4_vld_12\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956556 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_13 FFT_HDL_Optimized.vhd(3322) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3322): object \"dout_4_vld_13\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956556 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_6 FFT_HDL_Optimized.vhd(3327) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3327): object \"twdl_5_vld_6\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956556 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_14_vld FFT_HDL_Optimized.vhd(3328) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3328): object \"dout_14_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956556 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_14 FFT_HDL_Optimized.vhd(3334) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3334): object \"dout_4_vld_14\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956557 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_15 FFT_HDL_Optimized.vhd(3340) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3340): object \"dout_4_vld_15\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956557 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_7 FFT_HDL_Optimized.vhd(3345) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3345): object \"twdl_5_vld_7\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956557 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_30_vld FFT_HDL_Optimized.vhd(3346) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3346): object \"dout_30_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956558 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_8 FFT_HDL_Optimized.vhd(3351) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3351): object \"twdl_5_vld_8\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956558 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_16 FFT_HDL_Optimized.vhd(3352) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3352): object \"dout_4_vld_16\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956558 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_9 FFT_HDL_Optimized.vhd(3357) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3357): object \"twdl_5_vld_9\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956558 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_20_vld FFT_HDL_Optimized.vhd(3358) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3358): object \"dout_20_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956559 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_10 FFT_HDL_Optimized.vhd(3363) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3363): object \"twdl_5_vld_10\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956559 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_12_vld FFT_HDL_Optimized.vhd(3364) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3364): object \"dout_12_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956559 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_11 FFT_HDL_Optimized.vhd(3369) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3369): object \"twdl_5_vld_11\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956559 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_28_vld FFT_HDL_Optimized.vhd(3370) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3370): object \"dout_28_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956559 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_12 FFT_HDL_Optimized.vhd(3375) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3375): object \"twdl_5_vld_12\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956560 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_8_vld FFT_HDL_Optimized.vhd(3376) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3376): object \"dout_8_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956560 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_13 FFT_HDL_Optimized.vhd(3381) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3381): object \"twdl_5_vld_13\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956560 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_24_vld FFT_HDL_Optimized.vhd(3382) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3382): object \"dout_24_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956561 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_14 FFT_HDL_Optimized.vhd(3387) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3387): object \"twdl_5_vld_14\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956562 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_16_vld FFT_HDL_Optimized.vhd(3388) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3388): object \"dout_16_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956562 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_15 FFT_HDL_Optimized.vhd(3393) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3393): object \"twdl_5_vld_15\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956562 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_32_vld FFT_HDL_Optimized.vhd(3394) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3394): object \"dout_32_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143956562 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3399 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_17" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3415 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3431 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3448 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_19" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3464 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3480 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2 A:rtl " "Elaborating entity \"TWDLROM_3_2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3497 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3507 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_9" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3528 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_25" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3544 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_9" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3560 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_11" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3577 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143957952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_27" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3593 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_11" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3609 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5 A:rtl " "Elaborating entity \"TWDLROM_3_5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3626 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6 A:rtl " "Elaborating entity \"TWDLROM_3_6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_6" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3636 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3646 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block1.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block1.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143958287 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block1.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3667 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3683 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_21" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3699 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3715 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3732 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_23" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3748 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3764 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3 A:rtl " "Elaborating entity \"TWDLROM_3_3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3781 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143958962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4 A:rtl " "Elaborating entity \"TWDLROM_3_4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_4" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3791 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3801 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143959083 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_13" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3822 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_29" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3838 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_13" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3854 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_15" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3871 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_1_31" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3887 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_15" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3903 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7 A:rtl " "Elaborating entity \"TWDLROM_3_7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3920 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8 A:rtl " "Elaborating entity \"TWDLROM_3_8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_8" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3930 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3940 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143959976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block2.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block2.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143959978 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block2.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3961 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3977 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 3994 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4010 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4026 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2 A:rtl " "Elaborating entity \"TWDLROM_5_2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4043 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4053 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143960615 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block27 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block27\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_17" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4074 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_19" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4091 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_18 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18 A:rtl " "Elaborating entity \"TWDLROM_3_18\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_18" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143960932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_17" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block7.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_25" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_27" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4156 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_21 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21 A:rtl " "Elaborating entity \"TWDLROM_3_21\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_21" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_22 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22 A:rtl " "Elaborating entity \"TWDLROM_3_22\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_22" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_21" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4193 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block9.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block9.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143961499 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block16 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block16\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block17 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block17\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block9.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_17" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4214 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_21" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4230 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_23" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4247 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_19 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19 A:rtl " "Elaborating entity \"TWDLROM_3_19\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_19" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4264 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_20 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20 A:rtl " "Elaborating entity \"TWDLROM_3_20\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_20" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4274 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143961987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_19" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block8.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block8.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143962064 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block15 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block15\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block8.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_29" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4305 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_2_31" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4322 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_23 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23 A:rtl " "Elaborating entity \"TWDLROM_3_23\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_23" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4339 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_24 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24 A:rtl " "Elaborating entity \"TWDLROM_3_24\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_24" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4349 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_23" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4359 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block10.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block10.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143962606 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block18 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block18\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block19 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block19\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block10.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_21" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4380 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_17" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4396 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_19" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4413 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143962991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_23" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4429 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_19" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4445 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_18 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18 A:rtl " "Elaborating entity \"TWDLROM_5_18\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_18" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4462 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_17" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4472 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block7.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block7.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143963233 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block35 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block35\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block7.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10 A:rtl " "Elaborating entity \"TWDLROM_3_10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_10" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4493 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_9" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4503 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block3.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13 A:rtl " "Elaborating entity \"TWDLROM_3_13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_13" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4524 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14 A:rtl " "Elaborating entity \"TWDLROM_3_14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_14" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4534 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_13" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4544 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block5.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block5.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143963870 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143963969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_9" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4565 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11 A:rtl " "Elaborating entity \"TWDLROM_3_11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_11" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4581 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12 A:rtl " "Elaborating entity \"TWDLROM_3_12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_12" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4591 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_11" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4601 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block4.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block4.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143964474 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block4.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_15 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15 A:rtl " "Elaborating entity \"TWDLROM_3_15\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_15" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4622 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_16 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16 A:rtl " "Elaborating entity \"TWDLROM_3_16\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_16" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4632 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_15" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4642 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143964938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block6.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block6.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143964941 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block6.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_13" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4663 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_9" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4679 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_11" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4696 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_15" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4712 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_11" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4728 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10 A:rtl " "Elaborating entity \"TWDLROM_5_10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_10" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4745 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_9" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4755 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block3.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block3.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143965756 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block31 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block31\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block3.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_26 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26 A:rtl " "Elaborating entity \"TWDLROM_3_26\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_26" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4776 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143965967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_25" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4786 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block20 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block20\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block11.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_29 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29 A:rtl " "Elaborating entity \"TWDLROM_3_29\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_29" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4807 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_30 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30 A:rtl " "Elaborating entity \"TWDLROM_3_30\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_30" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4817 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_29" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4827 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block13.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block13.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143966379 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block23 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block23\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block24 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block24\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block13.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_25" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4848 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_27 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27 A:rtl " "Elaborating entity \"TWDLROM_3_27\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_27" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4864 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_28 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28 A:rtl " "Elaborating entity \"TWDLROM_3_28\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_28" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4874 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_27" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4884 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block12.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block12.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143966878 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block21 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block21\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143966932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block22 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block22\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block12.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_31 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31 A:rtl " "Elaborating entity \"TWDLROM_3_31\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_31" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4905 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_32 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32 A:rtl " "Elaborating entity \"TWDLROM_3_32\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_3_32" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4915 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_31" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4925 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block14.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block14.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143967289 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block25 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block25\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block26 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block26\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/TWDLMULT_SDNF1_3_block14.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_29" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4946 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_25" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4962 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_27" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4979 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_3_31" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 4995 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_27" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5011 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_26 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26 A:rtl " "Elaborating entity \"TWDLROM_5_26\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_26" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5028 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block11 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block11\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_25" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5038 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143967930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block11.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block11.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143967934 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block39 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block39\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block11.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143968031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5059 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143968136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5076 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143968199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6 A:rtl " "Elaborating entity \"TWDLROM_5_6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_6" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5093 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143968241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143968429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block1.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block1.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143968434 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block29 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block29\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block1.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143968730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_21" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_23" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_22 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22 A:rtl " "Elaborating entity \"TWDLROM_5_22\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_22" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_21" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5168 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block9.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block9.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143969468 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block37 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block37\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block9.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_13" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_15" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5206 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14 A:rtl " "Elaborating entity \"TWDLROM_5_14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_14" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143969989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_13" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5233 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143970089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block5.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block5.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143970095 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block33 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block33\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143970317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_29" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5254 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143970493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF2_4_31" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5271 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143970575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_30 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30 A:rtl " "Elaborating entity \"TWDLROM_5_30\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_30" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5288 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143970652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block13 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block13\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_29" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5298 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143970759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block13.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block13.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143970764 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block41 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block41\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block13.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143970922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4 A:rtl " "Elaborating entity \"TWDLROM_5_4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_4" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5319 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5329 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143971158 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block28 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block28\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block.vhd" 130 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_20 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20 A:rtl " "Elaborating entity \"TWDLROM_5_20\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_20" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5350 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_19" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5360 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block8.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block8.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143971551 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block36 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block36\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block8.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12 A:rtl " "Elaborating entity \"TWDLROM_5_12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_12" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5381 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_11" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5391 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143971939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block4.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block4.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143971947 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block32 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block32\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block4.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_28 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28 A:rtl " "Elaborating entity \"TWDLROM_5_28\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_28" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5412 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block12 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block12\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_27" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5422 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block12.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block12.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143972372 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block40 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block40\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block12.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8 A:rtl " "Elaborating entity \"TWDLROM_5_8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_8" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5443 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5453 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block2.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block2.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143972753 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block30 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block30\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block2.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_24 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24 A:rtl " "Elaborating entity \"TWDLROM_5_24\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_24" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5474 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143972993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block10 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block10\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_23" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5484 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block10.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block10.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143973062 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block38 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block38\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block10.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_16 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16 A:rtl " "Elaborating entity \"TWDLROM_5_16\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_16" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5505 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_15" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5515 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block6.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block6.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143973332 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block34 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block34\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block6.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_32 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32 A:rtl " "Elaborating entity \"TWDLROM_5_32\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_twdlROM_5_32" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5536 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block14 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block14\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\"" {  } { { "nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" "u_SDNF1_5_31" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/FFT_HDL_Optimized.vhd" 5546 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block14.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block14.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143973610 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block42 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block42\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2\"" {  } { { "nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" "u_MUL3_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/RADIX22FFT_SDNF1_5_block14.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "frequency_max nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max A:rtl " "Elaborating entity \"frequency_max\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\"" {  } { { "nios_cpu/synthesis/submodules/max_index_frequency.vhd" "u_frequency_max" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_index_frequency.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "index_finder nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder A:rtl " "Elaborating entity \"index_finder\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\"" {  } { { "nios_cpu/synthesis/submodules/frequency_max.vhd" "u_index_finder" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/frequency_max.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143973902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "for_each nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1 A:rtl " "Elaborating entity \"for_each\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\"" {  } { { "nios_cpu/synthesis/submodules/index_finder.vhd" "u_for_each_instance1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/index_finder.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yout11 for_each.vhd(269) " "Verilog HDL or VHDL warning at for_each.vhd(269): object \"yout11\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143974067 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Quadrant_Mapper nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper A:rtl " "Elaborating entity \"Quadrant_Mapper\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_QuadrantMapper" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 282 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration A:rtl " "Elaborating entity \"CordicKernelMag\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 291 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1 A:rtl " "Elaborating entity \"CordicKernelMag_block\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block1 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2 A:rtl " "Elaborating entity \"CordicKernelMag_block1\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 307 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block2 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3 A:rtl " "Elaborating entity \"CordicKernelMag_block2\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 315 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block3 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4 A:rtl " "Elaborating entity \"CordicKernelMag_block3\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration4" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 323 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block4 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5 A:rtl " "Elaborating entity \"CordicKernelMag_block4\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 331 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block5 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6 A:rtl " "Elaborating entity \"CordicKernelMag_block5\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration6" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 339 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block6 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7 A:rtl " "Elaborating entity \"CordicKernelMag_block6\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration7" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 347 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block7 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8 A:rtl " "Elaborating entity \"CordicKernelMag_block7\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration8" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 355 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block8 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9 A:rtl " "Elaborating entity \"CordicKernelMag_block8\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration9" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 363 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block9 nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10 A:rtl " "Elaborating entity \"CordicKernelMag_block9\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10\"" {  } { { "nios_cpu/synthesis/submodules/for_each.vhd" "u_Iteration10" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/for_each.vhd" 371 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143974566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Maximum nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum A:rtl " "Elaborating entity \"Maximum\" using architecture \"A:rtl\" for hierarchy \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\"" {  } { { "nios_cpu/synthesis/submodules/index_finder.vhd" "u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/index_finder.vhd" 396 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143977922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2 nios_cpu:U_nios_system\|nios_cpu_nios2:nios2 " "Elaborating entity \"nios_cpu_nios2\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "nios2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu " "Elaborating entity \"nios_cpu_nios2_cpu\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2.v" "cpu" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_test_bench nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_test_bench:the_nios_cpu_nios2_cpu_test_bench " "Elaborating entity \"nios_cpu_nios2_cpu_test_bench\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_test_bench:the_nios_cpu_nios2_cpu_test_bench\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_test_bench" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_register_bank_a_module nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a " "Elaborating entity \"nios_cpu_nios2_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_register_bank_a" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143978707 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143978707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143978842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143978842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_register_bank_b_module nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_b_module:nios_cpu_nios2_cpu_register_bank_b " "Elaborating entity \"nios_cpu_nios2_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_b_module:nios_cpu_nios2_cpu_register_bank_b\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_register_bank_b" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143978983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_debug nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_debug" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979203 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143979203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_break nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_break:the_nios_cpu_nios2_cpu_nios2_oci_break " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_break:the_nios_cpu_nios2_cpu_nios2_oci_break\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_break" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_xbrk nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_cpu_nios2_oci_xbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_dbrk nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_cpu_nios2_oci_dbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_itrace nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_itrace:the_nios_cpu_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_itrace:the_nios_cpu_nios2_cpu_nios2_oci_itrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_dtrace nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_td_mode nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace\|nios_cpu_nios2_cpu_nios2_oci_td_mode:nios_cpu_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace\|nios_cpu_nios2_cpu_nios2_oci_td_mode:nios_cpu_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_fifo nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_pib nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_pib:the_nios_cpu_nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_pib:the_nios_cpu_nios2_cpu_nios2_oci_pib\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_pib" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_im nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_im:the_nios_cpu_nios2_cpu_nios2_oci_im " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_im:the_nios_cpu_nios2_cpu_nios2_oci_im\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_im" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_avalon_reg nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_avalon_reg:the_nios_cpu_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_avalon_reg:the_nios_cpu_nios2_cpu_nios2_avalon_reg\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_ocimem nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_ocimem" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_ociram_sp_ram_module nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios_cpu_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_ociram_sp_ram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143979994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143979994 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143979994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143980131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143980131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_debug_slave_wrapper nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_cpu_nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_debug_slave_tck nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_tck:the_nios_cpu_nios2_cpu_debug_slave_tck " "Elaborating entity \"nios_cpu_nios2_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_tck:the_nios_cpu_nios2_cpu_debug_slave_tck\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_cpu_debug_slave_tck" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_debug_slave_sysclk nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_sysclk:the_nios_cpu_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_cpu_nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_sysclk:the_nios_cpu_nios2_cpu_debug_slave_sysclk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "nios_cpu_nios2_cpu_debug_slave_phy" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980569 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143980569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c " "Elaborating entity \"i2c_master_top\" for hierarchy \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "opencores_i2c" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "nios_cpu/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_top.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980765 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1615143980770 "|trobina_controller|nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143980770 "|trobina_controller|nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1615143980771 "|trobina_controller|nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_peripheral_spi nios_cpu:U_nios_system\|nios_cpu_peripheral_spi:peripheral_spi " "Elaborating entity \"nios_cpu_peripheral_spi\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_peripheral_spi:peripheral_spi\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "peripheral_spi" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_pio_mini nios_cpu:U_nios_system\|nios_cpu_pio_mini:pio_mini " "Elaborating entity \"nios_cpu_pio_mini\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_pio_mini:pio_mini\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "pio_mini" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_ram nios_cpu:U_nios_system\|nios_cpu_ram:ram " "Elaborating entity \"nios_cpu_ram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "ram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143980971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143980972 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143980972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0lj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0lj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0lj1 " "Found entity 1: altsyncram_0lj1" {  } { { "db/altsyncram_0lj1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_0lj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143981177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143981177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0lj1 nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0lj1:auto_generated " "Elaborating entity \"altsyncram_0lj1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0lj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143981180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143981464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143981464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0lj1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0lj1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_0lj1.tdf" "decode3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_0lj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143981466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143981607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143981607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0lj1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_0lj1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_0lj1.tdf" "mux2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_0lj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143981610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spin_sensor_top nios_cpu:U_nios_system\|spin_sensor_top:tranceiver " "Elaborating entity \"spin_sensor_top\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "tranceiver" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143981664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_dudf spin_sensor_top.v(84) " "Verilog HDL or VHDL warning at spin_sensor_top.v(84): object \"dac_dudf\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143981665 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_data_i0 spin_sensor_top.v(106) " "Verilog HDL or VHDL warning at spin_sensor_top.v(106): object \"dac_data_i0\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143981665 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_clk_p_out spin_sensor_top.v(21) " "Output port \"tx_clk_p_out\" at spin_sensor_top.v(21) has no driver" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615143981669 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_clk_n_out spin_sensor_top.v(22) " "Output port \"tx_clk_n_out\" at spin_sensor_top.v(22) has no driver" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615143981669 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_sync_out spin_sensor_top.v(31) " "Output port \"dac_sync_out\" at spin_sensor_top.v(31) has no driver" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615143981669 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tdd_sync_cntr spin_sensor_top.v(36) " "Output port \"tdd_sync_cntr\" at spin_sensor_top.v(36) has no driver" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615143981669 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361 nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361 " "Elaborating entity \"axi_ad9361\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\"" {  } { { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "if_axi_ad9361" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143981704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if " "Elaborating entity \"axi_ad9361_lvds_if\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361.v" "i_dev_if" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143981815 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_drp_rdata axi_ad9361_lvds_if.v(123) " "Output port \"up_drp_rdata\" at axi_ad9361_lvds_if.v(123) has no driver" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615143981833 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "up_drp_ready axi_ad9361_lvds_if.v(124) " "Output port \"up_drp_ready\" at axi_ad9361_lvds_if.v(124) has no driver" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615143981833 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5 nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5 " "Elaborating entity \"axi_ad9361_lvds_if_c5\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" "i_axi_ad9361_lvds_if_c5" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143981912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx " "Elaborating entity \"altlvds_rx\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "i_altlvds_rx" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143982172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 302 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143982234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx " "Instantiated megafunction \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 500.0 Mbps " "Parameter \"data_rate\" = \"500.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 4000 " "Parameter \"inclock_period\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 500 " "Parameter \"input_data_rate\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 7 " "Parameter \"number_of_channels\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Global clock " "Parameter \"outclock_resource\" = \"Global clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode NORMAL " "Parameter \"pll_operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock UNUSED " "Parameter \"pll_self_reset_on_loss_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 250.000000 MHz " "Parameter \"refclk_frequency\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg RISING_EDGE " "Parameter \"rx_align_data_reg\" = \"RISING_EDGE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982234 ""}  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 302 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143982234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_c5_rx_altclkctrl " "Found entity 1: axi_ad9361_lvds_if_c5_rx_altclkctrl" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143982380 ""} { "Info" "ISGN_ENTITY_NAME" "2 axi_ad9361_lvds_if_c5_rx_lvds_rx " "Found entity 2: axi_ad9361_lvds_if_c5_rx_lvds_rx" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143982380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143982380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_rx_lvds_rx nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated " "Elaborating entity \"axi_ad9361_lvds_if_c5_rx_lvds_rx\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143982388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_rx_altclkctrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf " "Elaborating entity \"axi_ad9361_lvds_if_c5_rx_altclkctrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\"" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "rx_outclock_buf" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143982595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect axi_ad9361_lvds_if_c5_rx_lvds_rx.v(49) " "Verilog HDL or VHDL warning at axi_ad9361_lvds_if_c5_rx_lvds_rx.v(49): object \"clkselect\" assigned a value but never read" {  } { { "db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_rx_lvds_rx.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143982596 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx " "Elaborating entity \"altlvds_tx\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "i_altlvds_tx" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143982786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143982835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx " "Instantiated megafunction \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 1 " "Parameter \"coreclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 500.0 Mbps " "Parameter \"data_rate\" = \"500.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 4000 " "Parameter \"inclock_period\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=axi_ad9361_lvds_if_c5_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 7 " "Parameter \"number_of_channels\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 2 " "Parameter \"outclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource Global clock " "Parameter \"outclock_resource\" = \"Global clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 500 " "Parameter \"output_data_rate\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency 250.000000 MHz " "Parameter \"refclk_frequency\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143982835 ""}  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143982835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v 2 2 " "Found 2 design units, including 2 entities, in source file db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ad9361_lvds_if_c5_tx_altclkctrl " "Found entity 1: axi_ad9361_lvds_if_c5_tx_altclkctrl" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143982968 ""} { "Info" "ISGN_ENTITY_NAME" "2 axi_ad9361_lvds_if_c5_tx_lvds_tx " "Found entity 2: axi_ad9361_lvds_if_c5_tx_lvds_tx" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143982968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143982968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_tx_lvds_tx nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated " "Elaborating entity \"axi_ad9361_lvds_if_c5_tx_lvds_tx\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143982979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_lvds_if_c5_tx_altclkctrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf " "Elaborating entity \"axi_ad9361_lvds_if_c5_tx_altclkctrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf\"" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "coreclk_buf" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect axi_ad9361_lvds_if_c5_tx_lvds_tx.v(49) " "Verilog HDL or VHDL warning at axi_ad9361_lvds_if_c5_tx_lvds_tx.v(49): object \"clkselect\" assigned a value but never read" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143983084 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable " "Elaborating entity \"altddio_out\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "i_altddio_enable" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 372 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable " "Instantiated megafunction \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143983307 ""}  } { { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 372 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143983307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143983430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143983430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altddio_out:i_altddio_enable\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tdd_if nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd_if:i_tdd_if " "Elaborating entity \"axi_ad9361_tdd_if\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd_if:i_tdd_if\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361.v" "i_tdd_if" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tdd nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd " "Elaborating entity \"axi_ad9361_tdd\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361.v" "i_tdd" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_tdd_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl " "Elaborating entity \"up_tdd_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "i_up_tdd_cntrl" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 up_tdd_cntrl.v(304) " "Verilog HDL assignment warning at up_tdd_cntrl.v(304): truncated value with size 34 to match size of target (32)" {  } { { "nios_cpu/synthesis/submodules/up_tdd_cntrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_tdd_cntrl.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143983619 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|up_tdd_cntrl:i_up_tdd_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_control " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_control\"" {  } { { "nios_cpu/synthesis/submodules/up_tdd_cntrl.v" "i_xfer_tdd_control" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_tdd_cntrl.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_counter_values " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_cntrl:i_xfer_tdd_counter_values\"" {  } { { "nios_cpu/synthesis/submodules/up_tdd_cntrl.v" "i_xfer_tdd_counter_values" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_tdd_cntrl.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143983857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_status:i_xfer_tdd_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|up_tdd_cntrl:i_up_tdd_cntrl\|up_xfer_status:i_xfer_tdd_status\"" {  } { { "nios_cpu/synthesis/submodules/up_tdd_cntrl.v" "i_xfer_tdd_status" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_tdd_cntrl.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_tdd_control nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control " "Elaborating entity \"ad_tdd_control\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "i_tdd_control" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 ad_tdd_control.v(241) " "Verilog HDL assignment warning at ad_tdd_control.v(241): truncated value with size 8 to match size of target (6)" {  } { { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143984174 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_addsub nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_vco_rx_on_1_comp " "Elaborating entity \"ad_addsub\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_vco_rx_on_1_comp\"" {  } { { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "i_vco_rx_on_1_comp" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ad_addsub.v(67) " "Verilog HDL assignment warning at ad_addsub.v(67): truncated value with size 32 to match size of target (24)" {  } { { "nios_cpu/synthesis/submodules/ad_addsub.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_addsub.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143984260 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_vco_rx_on_1_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 ad_addsub.v(109) " "Verilog HDL assignment warning at ad_addsub.v(109): truncated value with size 25 to match size of target (24)" {  } { { "nios_cpu/synthesis/submodules/ad_addsub.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_addsub.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143984262 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_vco_rx_on_1_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx " "Elaborating entity \"axi_ad9361_rx\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361.v" "i_rx" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx.v" "i_rx_channel_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_pnmon nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon\|ad_pnmon:i_pnmon " "Elaborating entity \"ad_pnmon\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|axi_ad9361_rx_pnmon:i_rx_pnmon\|ad_pnmon:i_pnmon\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_pnmon.v" "i_pnmon" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_pnmon.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad_pnmon.v(89) " "Verilog HDL assignment warning at ad_pnmon.v(89): truncated value with size 32 to match size of target (1)" {  } { { "nios_cpu/synthesis/submodules/ad_pnmon.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_pnmon.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143984616 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|axi_ad9361_rx_pnmon:i_rx_pnmon|ad_pnmon:i_pnmon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_datafmt nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_datafmt:i_ad_datafmt " "Elaborating entity \"ad_datafmt\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_datafmt:i_ad_datafmt\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_ad_datafmt" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dcfilter nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_dcfilter:i_ad_dcfilter " "Elaborating entity \"ad_dcfilter\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_dcfilter:i_ad_dcfilter\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_ad_dcfilter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_iqcor nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor " "Elaborating entity \"ad_iqcor\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_ad_iqcor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mul nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i " "Elaborating entity \"ad_mul\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\"" {  } { { "nios_cpu/synthesis/submodules/ad_iqcor.v" "g_loop\[0\].i_mul_i" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_iqcor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\"" {  } { { "nios_cpu/synthesis/submodules/ad_mul.v" "i_lpm_mult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mul.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\"" {  } { { "nios_cpu/synthesis/submodules/ad_mul.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mul.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143984976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult " "Instantiated megafunction \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143984976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143984976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143984976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143984976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143984976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143984976 ""}  } { { "nios_cpu/synthesis/submodules/ad_mul.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mul.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143984976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vbn.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vbn.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vbn " "Found entity 1: mult_vbn" {  } { { "db/mult_vbn.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/mult_vbn.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143985108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143985108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vbn nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\|mult_vbn:auto_generated " "Elaborating entity \"mult_vbn\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_i\|lpm_mult:i_lpm_mult\|mult_vbn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mul nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_q " "Elaborating entity \"ad_mul\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|ad_iqcor:i_ad_iqcor\|ad_mul:g_loop\[0\].i_mul_q\"" {  } { { "nios_cpu/synthesis/submodules/ad_iqcor.v" "g_loop\[0\].i_mul_q" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_iqcor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985228 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143985239 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_0|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "nios_cpu/synthesis/submodules/up_adc_channel.v" "i_xfer_cntrl" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_channel.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_0\|up_adc_channel:i_up_adc_channel\|up_xfer_status:i_xfer_status\"" {  } { { "nios_cpu/synthesis/submodules/up_adc_channel.v" "i_xfer_status" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_channel.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx.v" "i_rx_channel_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_iqcor nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|ad_iqcor:i_ad_iqcor " "Elaborating entity \"ad_iqcor\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|ad_iqcor:i_ad_iqcor\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_ad_iqcor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_1\|up_adc_channel:i_up_adc_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985682 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143985707 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx.v" "i_rx_channel_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143985864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_2\|up_adc_channel:i_up_adc_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986029 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143986048 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_2|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3 " "Elaborating entity \"axi_ad9361_rx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx.v" "i_rx_channel_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_rx_pnmon nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|axi_ad9361_rx_pnmon:i_rx_pnmon " "Elaborating entity \"axi_ad9361_rx_pnmon\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|axi_ad9361_rx_pnmon:i_rx_pnmon\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_rx_pnmon" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|up_adc_channel:i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|axi_ad9361_rx_channel:i_rx_channel_3\|up_adc_channel:i_up_adc_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" "i_up_adc_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx_channel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986451 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(430) " "Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_channel.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143986505 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_3|up_adc_channel:i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_common nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common " "Elaborating entity \"up_adc_common\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx.v" "i_up_adc_common" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_rst nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg " "Elaborating entity \"ad_rst\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg\"" {  } { { "nios_cpu/synthesis/submodules/up_adc_common.v" "i_mmcm_rst_reg" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_common.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "nios_cpu/synthesis/submodules/up_adc_common.v" "i_xfer_cntrl" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_common.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_clock_mon nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon " "Elaborating entity \"up_clock_mon\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon\"" {  } { { "nios_cpu/synthesis/submodules/up_adc_common.v" "i_clock_mon" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_adc_common.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143986931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_delay_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_delay_cntrl:i_delay_cntrl " "Elaborating entity \"up_delay_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_rx:i_rx\|up_delay_cntrl:i_delay_cntrl\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_rx.v" "i_delay_cntrl" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_rx.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 5 up_delay_cntrl.v(123) " "Verilog HDL assignment warning at up_delay_cntrl.v(123): truncated value with size 65 to match size of target (5)" {  } { { "nios_cpu/synthesis/submodules/up_delay_cntrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_delay_cntrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143987031 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_delay_cntrl:i_delay_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 up_delay_cntrl.v(165) " "Verilog HDL assignment warning at up_delay_cntrl.v(165): truncated value with size 32 to match size of target (5)" {  } { { "nios_cpu/synthesis/submodules/up_delay_cntrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_delay_cntrl.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143987034 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_rx:i_rx|up_delay_cntrl:i_delay_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx " "Elaborating entity \"axi_ad9361_tx\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361.v" "i_tx" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "i_tx_channel_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds " "Elaborating entity \"ad_dds\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" "i_dds" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad_dds.v(114) " "Verilog HDL assignment warning at ad_dds.v(114): truncated value with size 32 to match size of target (16)" {  } { { "nios_cpu/synthesis/submodules/ad_dds.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143987379 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad_dds.v(115) " "Verilog HDL assignment warning at ad_dds.v(115): truncated value with size 32 to match size of target (16)" {  } { { "nios_cpu/synthesis/submodules/ad_dds.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143987379 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_2 nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2 " "Elaborating entity \"ad_dds_2\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds.v" "dds_phase\[1\].i_dds_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_1 nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0 " "Elaborating entity \"ad_dds_1\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_2.v" "i_dds_1_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_sine_cordic nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine " "Elaborating entity \"ad_dds_sine_cordic\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_1.v" "i_dds_sine" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[0\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[0\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[0\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[1\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[1\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[1\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[2\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[2\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[2\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[3\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[3\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[3\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[4\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[4\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[4\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[5\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[5\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[5\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143987982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[6\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[6\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[6\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[7\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[7\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[7\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[8\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[8\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[8\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[9\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[9\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[9\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[10\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[10\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[10\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_dds_cordic_pipe nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[11\].pipe " "Elaborating entity \"ad_dds_cordic_pipe\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_dds_sine_cordic:i_dds_sine\|ad_dds_cordic_pipe:rotation\[11\].pipe\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" "rotation\[11\].pipe" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_sine_cordic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mul nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale " "Elaborating entity \"ad_mul\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\"" {  } { { "nios_cpu/synthesis/submodules/ad_dds_1.v" "i_dds_scale" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_dds_1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\"" {  } { { "nios_cpu/synthesis/submodules/ad_mul.v" "i_lpm_mult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mul.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\"" {  } { { "nios_cpu/synthesis/submodules/ad_mul.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mul.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult " "Instantiated megafunction \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143988491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 15 " "Parameter \"lpm_widtha\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143988491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143988491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143988491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143988491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615143988491 ""}  } { { "nios_cpu/synthesis/submodules/ad_mul.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mul.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615143988491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbn.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbn.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbn " "Found entity 1: mult_rbn" {  } { { "db/mult_rbn.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/mult_rbn.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615143988650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615143988650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rbn nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\|mult_rbn:auto_generated " "Elaborating entity \"mult_rbn\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|ad_dds_1:i_dds_1_0\|ad_mul:i_dds_scale\|lpm_mult:i_lpm_mult\|mult_rbn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143988925 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_dac_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143988944 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_0\|up_dac_channel:i_up_dac_channel\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "nios_cpu/synthesis/submodules/up_dac_channel.v" "i_xfer_cntrl" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_channel.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143989066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "i_tx_channel_1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143989210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|up_dac_channel:i_up_dac_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143989746 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_dac_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143989764 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_1|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "i_tx_channel_2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143989867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_2\|up_dac_channel:i_up_dac_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143990446 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_dac_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143990464 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ad9361_tx_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3 " "Elaborating entity \"axi_ad9361_tx_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "i_tx_channel_3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143990580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_channel nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3\|up_dac_channel:i_up_dac_channel " "Elaborating entity \"up_dac_channel\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_3\|up_dac_channel:i_up_dac_channel\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" "i_up_dac_channel" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx_channel.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143991044 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_dac_channel.v(395) " "Verilog HDL Case Statement information at up_dac_channel.v(395): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/up_dac_channel.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_channel.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615143991057 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dac_common nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common " "Elaborating entity \"up_dac_common\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "i_up_dac_common" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143991153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_dac_common:i_up_dac_common\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "nios_cpu/synthesis/submodules/up_dac_common.v" "i_xfer_cntrl" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/up_dac_common.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143991269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_delay_cntrl nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_delay_cntrl:i_delay_cntrl " "Elaborating entity \"up_delay_cntrl\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|up_delay_cntrl:i_delay_cntrl\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361_tx.v" "i_delay_cntrl" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tx.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143991327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|up_axi:i_up_axi\"" {  } { { "nios_cpu/synthesis/submodules/axi_ad9361.v" "i_up_axi" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143991364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_xb_gpio nios_cpu:U_nios_system\|nios_cpu_xb_gpio:xb_gpio " "Elaborating entity \"nios_cpu_xb_gpio\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_xb_gpio:xb_gpio\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "xb_gpio" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143991424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "mm_interconnect_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143991456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:control_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:control_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "control_s1_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intern_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intern_pio_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "intern_pio_s1_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "peripheral_spi_spi_control_port_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143992985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "tranceiver_s_axi_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 20 to match size of target (16)" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143993042 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (1)" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143993043 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (1)" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143993044 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 20 to match size of target (16)" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143993049 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (1)" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143993051 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 20 to match size of target (16)" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615143993056 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:tranceiver_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router " "Elaborating entity \"nios_cpu_mm_interconnect_0_router\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143993973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_005 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_005\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_005" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_005_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_005:router_005\|nios_cpu_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_005:router_005\|nios_cpu_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_006 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_006\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_006:router_006\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_006" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_006_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_006:router_006\|nios_cpu_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_006:router_006\|nios_cpu_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_burst_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux_004 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux_004\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_demux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143994898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 4953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 5019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143995499 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143995505 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615143995505 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 5085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 5114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 5143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143995827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_irq_mapper nios_cpu:U_nios_system\|nios_cpu_irq_mapper:irq_mapper " "Elaborating entity \"nios_cpu_irq_mapper\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_irq_mapper:irq_mapper\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "irq_mapper" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_rst_controller nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller " "Elaborating entity \"nios_cpu_rst_controller\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "rst_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "rst_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_rst_controller_001 nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_cpu_rst_controller_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "rst_controller_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_rst_controller_002 nios_cpu:U_nios_system\|nios_cpu_rst_controller_002:rst_controller_002 " "Elaborating entity \"nios_cpu_rst_controller_002\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller_002:rst_controller_002\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "rst_controller_002" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996283 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_cpu_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at nios_cpu_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615143996285 "|trobina_controller|nios_cpu:U_nios_system|nios_cpu_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:U_nios_system\|nios_cpu_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" "rst_controller_002" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615143996317 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615144008505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.07.20:06:59 Progress: Loading sld6a4a34ac/alt_sld_fab_wrapper_hw.tcl " "2021.03.07.20:06:59 Progress: Loading sld6a4a34ac/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144019873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144027401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144027744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144036224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144036530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144036871 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144037211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144037225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144037227 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615144037958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a4a34ac/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a4a34ac/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6a4a34ac/alt_sld_fab.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld6a4a34ac/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144038525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144038525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144038704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144038704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144038715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144038715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144038871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144038871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144039055 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144039055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144039055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sld6a4a34ac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144039207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144039207 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|wire_pll_ena_outclk " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|wire_pll_ena_outclk\"" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 501 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 350 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" 526 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 456 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144050096 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_ena"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615144050096 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615144050096 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1896 " "Ignored 1896 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1896 " "Ignored 1896 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1615144052764 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615144052764 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_clocks \{adi_sclk_pin\}\] -to \[get_ports \{adi_spi_sclk\}\] 0.200  " "No path is found satisfying assignment \"set_max_skew -from \[get_clocks \{adi_sclk_pin\}\] -to \[get_ports \{adi_spi_sclk\}\] 0.200 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615144081538 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_clocks \{adf_sclk_pin\}\] -to \[get_ports \{adf_sclk\}\] 0.200  " "No path is found satisfying assignment \"set_max_skew -from \[get_clocks \{adf_sclk_pin\}\] -to \[get_ports \{adf_sclk\}\] 0.200 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615144081542 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_clocks \{dac_sclk_pin\}\] -to \[get_ports \{dac_sclk\}\] 0.200  " "No path is found satisfying assignment \"set_max_skew -from \[get_clocks \{dac_sclk_pin\}\] -to \[get_ports \{dac_sclk\}\] 0.200 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615144081545 ""}
{ "Warning" "WSTA_SET_MAX_SKEW_HAS_LESS_THAN_TWO_VALID_PATHS" "No set_max_skew -from \[get_clocks \{pwr_scl_pin\}\] -to \[get_ports \{pwr_scl\}\] 0.200  " "No path is found satisfying assignment \"set_max_skew -from \[get_clocks \{pwr_scl_pin\}\] -to \[get_ports \{pwr_scl\}\] 0.200 \". This assignment will be ignored." {  } {  } 0 332182 "%1!s! path is found satisfying assignment \"%2!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615144081557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144081847 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|Delay_ValidIn_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|Delay_ValidIn_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din1_re_dly1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din1_re_dly1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 496 " "Parameter WIDTH set to 496" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|A_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|A_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 384 " "Parameter WIDTH set to 384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din2_re_dly1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din2_re_dly1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1056 " "Parameter WIDTH set to 1056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|dds_data_width_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|dds_data_width_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 70 " "Parameter WIDTH set to 70" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615144105345 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105345 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615144105345 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|Mult1~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" "Mult1~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|Mult0~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" "Mult0~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block2.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\|Mult1~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" "Mult1~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\|Mult0~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" "Mult0~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\|Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\|Mult1~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" "Mult1~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\|Mult0~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" "Mult0~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block4.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ps_sync:U_ps_sync\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ps_sync:U_ps_sync\|Mod0\"" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "Mod0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2\|Mult0~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply.vhd" "Mult0~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2\|Mult0~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block3.vhd" "Mult0~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block3.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2\|Mult0~macmult\"" {  } { { "nios_cpu/synthesis/submodules/Complex3Multiply_block1.vhd" "Mult0~macmult" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Complex3Multiply_block1.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144105364 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615144105364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144105781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0 " "Instantiated megafunction \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144105781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144105781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1056 " "Parameter \"WIDTH\" = \"1056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144105781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144105781 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144105781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gjv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gjv " "Found entity 1: shift_taps_gjv" {  } { { "db/shift_taps_gjv.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_gjv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144105900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144105900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1a1 " "Found entity 1: altsyncram_v1a1" {  } { { "db/altsyncram_v1a1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_v1a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144106474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144106474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144107348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144107348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|altshift_taps:dds_data_width_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|altshift_taps:dds_data_width_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144107589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|altshift_taps:dds_data_width_rtl_0 " "Instantiated megafunction \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tx:i_tx\|axi_ad9361_tx_channel:i_tx_channel_1\|ad_dds:i_dds\|ad_dds_2:dds_phase\[1\].i_dds_2\|altshift_taps:dds_data_width_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144107589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144107589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 70 " "Parameter \"WIDTH\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144107589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144107589 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144107589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tuu " "Found entity 1: shift_taps_tuu" {  } { { "db/shift_taps_tuu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_tuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144107710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144107710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jr91 " "Found entity 1: altsyncram_jr91" {  } { { "db/altsyncram_jr91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_jr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144107890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144107890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144108089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144108089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144108224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144108224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144108492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0 " "Instantiated megafunction \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144108493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144108493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 496 " "Parameter \"WIDTH\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144108493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144108493 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144108493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_civ.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_civ.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_civ " "Found entity 1: shift_taps_civ" {  } { { "db/shift_taps_civ.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_civ.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144108611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144108611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rv91 " "Found entity 1: altsyncram_rv91" {  } { { "db/altsyncram_rv91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_rv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144108974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144108974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_0if.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144109447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144109447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144109576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144109576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144109813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0 " "Instantiated megafunction \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144109813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144109813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 384 " "Parameter \"WIDTH\" = \"384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144109813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144109813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144109813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uhu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uhu " "Found entity 1: shift_taps_uhu" {  } { { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144109916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144109916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144110299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144110299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144110762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0 " "Instantiated megafunction \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144110762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144110762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144110762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144110762 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144110762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qhv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qhv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qhv " "Found entity 1: shift_taps_qhv" {  } { { "db/shift_taps_qhv.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_qhv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144110867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144110867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu91 " "Found entity 1: altsyncram_nu91" {  } { { "db/altsyncram_nu91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_nu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144111028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144111028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjf " "Found entity 1: cntr_cjf" {  } { { "db/cntr_cjf.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_cjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144111197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144111197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144111324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Instantiated megafunction \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144111324 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144111324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144111563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144111683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144111885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_82h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_82h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_82h " "Found entity 1: add_sub_82h" {  } { { "db/add_sub_82h.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/add_sub_82h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144112021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144112021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144112077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144112139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tch " "Found entity 1: add_sub_tch" {  } { { "db/add_sub_tch.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/add_sub_tch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144112278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144112278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|altshift:external_latency_ffs nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult1_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144112398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult0_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144112456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult0_rtl_1 " "Instantiated megafunction \"nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\|lpm_mult:Mult0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144112456 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144112456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7e01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7e01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7e01 " "Found entity 1: mult_7e01" {  } { { "db/mult_7e01.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/mult_7e01.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144112580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144112580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps_sync:U_ps_sync\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ps_sync:U_ps_sync\|lpm_divide:Mod0\"" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144113104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps_sync:U_ps_sync\|lpm_divide:Mod0 " "Instantiated megafunction \"ps_sync:U_ps_sync\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144113104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144113104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144113104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615144113104 ""}  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615144113104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/lpm_divide_u4m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144113207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144113207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144113286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144113286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/alt_u_div_82f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615144113371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144113371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615144116753 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a0 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a0\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 41 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a1 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a1\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 71 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a2 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a2\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 101 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a3 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a3\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 131 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a4 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a4\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 161 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a5 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a5\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 191 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a6 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a6\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 221 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a7 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a7\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 251 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a8 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a8\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 281 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a9 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a9\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 311 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a10 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a10\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 341 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a11 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a11\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 371 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a12 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a12\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 401 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a13 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a13\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 431 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a14 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a14\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 461 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a15 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a15\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 491 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a16 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a16\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 521 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a17 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a17\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 551 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a18 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a18\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 581 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a19 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a19\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 611 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a20 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a20\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 641 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a21 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a21\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 671 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a22 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a22\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 701 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a23 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a23\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 731 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a24 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a24\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 761 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a25 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a25\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 791 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a26 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a26\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 821 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a27 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a27\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 851 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a28 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a28\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 881 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a29 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a29\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 911 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a30 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a30\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 941 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a31 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a31\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 971 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a32 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a32\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1001 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a33 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a33\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1031 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a34 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a34\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1061 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a35 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a35\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1091 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a36 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a36\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1121 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a37 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a37\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1151 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a38 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a38\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1181 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a39 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a39\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1211 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a40 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a40\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1241 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a41 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a41\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1271 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a42 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a42\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1301 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a43 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a43\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1331 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a44 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a44\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1361 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a45 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a45\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1391 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a46 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a46\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1421 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a47 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a47\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1451 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a48 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a48\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1481 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a49 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a49\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1511 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a50 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a50\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1541 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a51 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a51\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1571 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a52 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a52\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1601 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a53 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a53\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1631 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a54 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a54\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1661 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a55 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a55\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1691 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a56 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a56\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1721 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a57 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a57\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1751 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a58 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a58\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1781 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a59 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a59\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1811 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a60 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a60\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1841 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a61 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a61\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1871 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a62 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a62\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1901 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a63 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a63\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1931 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a64 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a64\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1961 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a65 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a65\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 1991 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a66 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a66\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2021 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a67 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a67\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2051 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a68 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a68\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2081 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a69 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a69\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2111 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a70 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a70\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2141 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a71 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a71\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2171 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a72 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a72\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2201 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a73 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a73\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2231 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a74 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a74\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2261 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a75 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a75\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2291 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a76 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a76\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2321 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a77 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a77\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2351 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a78 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a78\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2381 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a79 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a79\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2411 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a80 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a80\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2441 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a81 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a81\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2471 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a82 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a82\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2501 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a83 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a83\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2531 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a84 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a84\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2561 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a85 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a85\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2591 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a86 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a86\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2621 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a87 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a87\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2651 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a88 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a88\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2681 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a89 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a89\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2711 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a90 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a90\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2741 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a91 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a91\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2771 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a92 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a92\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2801 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a93 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a93\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2831 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a94 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a94\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2861 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a95 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a95\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2891 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a96 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a96\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2921 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a97 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a97\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2951 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a98 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a98\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 2981 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a99 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a99\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3011 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a100 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a100\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3041 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a101 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a101\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3071 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a102 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a102\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3101 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a103 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a103\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3131 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a104 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a104\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3161 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a105 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a105\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3191 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a106 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a106\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3221 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a107 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a107\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3251 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a108 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a108\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3281 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a109 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a109\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3311 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a110 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a110\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3341 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a111 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a111\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3371 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a112 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a112\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3401 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a113 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a113\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3431 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a114 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a114\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3461 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a115 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a115\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3491 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a116 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a116\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3521 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a117 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a117\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3551 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a118 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a118\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3581 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a119 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a119\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3611 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a120 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a120\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3641 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a121 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a121\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3671 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a122 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a122\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3701 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a123 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a123\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3731 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a124 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a124\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3761 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a125 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a125\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3791 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a126 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a126\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3821 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a127 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a127\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3851 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a128 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a128\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3881 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a129 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a129\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3911 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a130 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a130\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3941 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a131 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a131\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 3971 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a132 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a132\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4001 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a133 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a133\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4031 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a134 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a134\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4061 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a135 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a135\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4091 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a136 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a136\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4121 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a137 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a137\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4151 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a138 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a138\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4181 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a139 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a139\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4211 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a140 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a140\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4241 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a141 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a141\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4271 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a142 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a142\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4301 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a143 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a143\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4331 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a144 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a144\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4361 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a145 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a145\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4391 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a146 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a146\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4421 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a147 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a147\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4451 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a148 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a148\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4481 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a149 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a149\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4511 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a150 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a150\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4541 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a151 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a151\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4571 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a152 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a152\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4601 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a153 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a153\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4631 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a154 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a154\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4661 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a155 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a155\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4691 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a156 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a156\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4721 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a157 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a157\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4751 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a158 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a158\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4781 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a159 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a159\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4811 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a160 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a160\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4841 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a161 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a161\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4871 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a162 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a162\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4901 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a163 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a163\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4931 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a164 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a164\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4961 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a165 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a165\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 4991 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a166 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a166\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5021 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a167 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a167\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5051 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a168 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a168\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5081 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a169 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a169\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5111 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a170 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a170\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5141 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a171 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a171\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5171 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a172 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a172\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5201 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a173 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a173\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5231 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a174 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a174\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5261 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a175 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a175\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5291 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a176 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a176\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5321 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a177 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a177\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5351 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a178 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a178\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5381 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a179 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a179\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5411 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a180 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a180\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5441 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a181 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a181\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5471 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a182 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a182\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5501 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a183 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a183\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5531 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a184 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a184\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5561 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a185 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a185\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5591 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a186 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a186\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5621 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a187 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a187\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5651 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a188 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a188\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5681 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a189 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a189\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5711 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a190 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a190\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5741 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a191 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a191\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5771 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a192 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a192\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5801 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a193 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a193\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5831 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a194 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a194\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5861 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a195 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a195\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5891 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a196 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a196\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5921 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a197 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a197\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5951 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a198 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a198\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 5981 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a199 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a199\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6011 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a200 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a200\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6041 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a201 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a201\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6071 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a202 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a202\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6101 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a203 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a203\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6131 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a204 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a204\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6161 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a205 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a205\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6191 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a206 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a206\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6221 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a207 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a207\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6251 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a208 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a208\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6281 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a209 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a209\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6311 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a210 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a210\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6341 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a211 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a211\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6371 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a212 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a212\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6401 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a213 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a213\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6431 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a214 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a214\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6461 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a215 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a215\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6491 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a216 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a216\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6521 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a217 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a217\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6551 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a218 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a218\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6581 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a219 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a219\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6611 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a220 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a220\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6641 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a221 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a221\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6671 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a222 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a222\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6701 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a223 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a223\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6731 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a224 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a224\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6761 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a225 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a225\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6791 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a226 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a226\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6821 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a227 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a227\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6851 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a228 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a228\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6881 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a229 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a229\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6911 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a230 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a230\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6941 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a231 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a231\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 6971 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a232 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a232\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7001 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a233 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a233\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7031 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a234 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a234\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7061 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a235 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a235\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7091 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a236 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a236\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7121 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a237 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a237\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7151 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a238 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a238\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7181 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a239 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a239\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7211 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a240 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a240\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7241 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a241 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a241\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7271 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a242 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a242\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7301 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a243 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a243\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7331 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a244 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a244\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7361 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a245 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a245\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7391 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a246 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a246\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7421 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a247 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a247\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7451 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a248 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a248\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7481 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a249 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a249\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7511 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a250 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a250\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7541 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a251 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a251\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7571 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a252 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a252\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7601 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a253 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a253\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7631 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a254 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a254\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7661 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a255 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a255\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7691 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a256 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a256\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7721 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a257 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a257\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7751 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a258 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a258\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7781 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a259 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a259\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7811 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a260 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a260\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7841 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a261 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a261\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7871 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a262 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a262\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7901 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a263 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a263\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7931 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a264 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a264\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7961 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a265 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a265\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 7991 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a266 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a266\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8021 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a267 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a267\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8051 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a268 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a268\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8081 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a269 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a269\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8111 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a270 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a270\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8141 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a271 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a271\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8171 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a272 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a272\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8201 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a273 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a273\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8231 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a274 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a274\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8261 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a275 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a275\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8291 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a276 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a276\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8321 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a277 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a277\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8351 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a278 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a278\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8381 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a279 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a279\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8411 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a280 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a280\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8441 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a281 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a281\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8471 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a282 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a282\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8501 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a283 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a283\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8531 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a284 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a284\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8561 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a285 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a285\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8591 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a286 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a286\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8621 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a287 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a287\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8651 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a288 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a288\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8681 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a289 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a289\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8711 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a290 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a290\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8741 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a291 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a291\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8771 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a292 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a292\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8801 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a293 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a293\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8831 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a294 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a294\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8861 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a295 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a295\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8891 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a296 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a296\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8921 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a297 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a297\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8951 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a298 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a298\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 8981 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a299 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a299\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9011 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a300 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a300\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9041 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a301 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a301\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9071 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a302 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a302\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9101 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a303 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a303\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9131 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a304 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a304\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9161 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a305 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a305\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9191 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a306 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a306\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9221 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a307 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a307\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9251 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a308 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a308\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9281 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a309 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a309\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9311 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a310 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a310\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9341 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a311 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a311\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9371 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a312 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a312\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9401 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a313 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a313\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9431 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a314 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a314\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9461 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a315 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a315\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9491 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a316 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a316\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9521 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a317 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a317\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9551 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a318 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a318\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9581 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a319 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a319\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9611 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a320 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a320\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9641 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a321 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a321\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9671 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a322 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a322\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9701 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a323 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a323\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9731 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a324 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a324\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9761 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a325 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a325\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9791 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a326 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a326\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9821 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a327 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a327\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9851 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a328 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a328\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9881 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a329 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a329\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9911 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a330 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a330\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9941 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a331 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a331\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 9971 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a332 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a332\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10001 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a333 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a333\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10031 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a334 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a334\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10061 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a335 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a335\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10091 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a336 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a336\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10121 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a337 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a337\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10151 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a338 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a338\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10181 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a339 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a339\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10211 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a340 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a340\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10241 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a341 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a341\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10271 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a342 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a342\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10301 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a343 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a343\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10331 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a344 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a344\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10361 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a345 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a345\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10391 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a346 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a346\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10421 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a347 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a347\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10451 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a348 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a348\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10481 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a349 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a349\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10511 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a350 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a350\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10541 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a351 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a351\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10571 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a352 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a352\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10601 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a353 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a353\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10631 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a354 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a354\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10661 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a355 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a355\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10691 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a356 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a356\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10721 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a357 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a357\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10751 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a358 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a358\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10781 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a359 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a359\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10811 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a360 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a360\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10841 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a361 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a361\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10871 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a362 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a362\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10901 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a363 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a363\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10931 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a364 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a364\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10961 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a365 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a365\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 10991 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a366 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a366\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11021 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a367 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a367\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11051 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a368 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a368\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11081 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a369 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a369\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11111 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a370 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a370\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11141 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a371 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a371\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11171 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a372 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a372\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11201 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a373 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a373\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11231 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a374 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a374\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11261 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a375 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a375\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11291 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a376 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a376\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11321 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a377 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a377\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11351 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a378 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a378\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11381 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a379 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a379\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11411 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a380 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a380\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11441 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a381 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a381\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11471 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a382 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a382\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11501 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a383 " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_tdd:i_tdd\|ad_tdd_control:i_tdd_control\|ad_addsub:i_tx_off_2_comp\|altshift_taps:A_d_rtl_0\|shift_taps_uhu:auto_generated\|altsyncram_5v91:altsyncram4\|ram_block5a383\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_5v91.tdf" 11531 2 0 } } { "db/shift_taps_uhu.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/shift_taps_uhu.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_cpu/synthesis/submodules/ad_tdd_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_tdd_control.v" 693 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_tdd.v" 251 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 554 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144117718 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_tdd:i_tdd|ad_tdd_control:i_tdd_control|ad_addsub:i_tx_off_2_comp|altshift_taps:A_d_rtl_0|shift_taps_uhu:auto_generated|altsyncram_5v91:altsyncram4|ram_block5a383"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615144117718 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615144117718 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "108 " "Ignored 108 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "108 " "Ignored 108 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1615144126166 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1615144126166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[2\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth " "Ports D and ENA on the latch are fed by the same signal nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth" {  } { { "nios_cpu/synthesis/submodules/Maximum.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Maximum.vhd" 368 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1615144127637 ""}  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1615144127637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[1\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth " "Ports D and ENA on the latch are fed by the same signal nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth" {  } { { "nios_cpu/synthesis/submodules/Maximum.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Maximum.vhd" 368 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1615144127638 ""}  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1615144127638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|out0\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|out0\[3\]~synth" {  } { { "nios_cpu/synthesis/submodules/Maximum.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Maximum.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1615144127638 ""}  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1615144127638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[4\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth " "Ports D and ENA on the latch are fed by the same signal nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth" {  } { { "nios_cpu/synthesis/submodules/Maximum.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Maximum.vhd" 368 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1615144127639 ""}  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1615144127639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth " "Ports D and ENA on the latch are fed by the same signal nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\|LessThan30~synth" {  } { { "nios_cpu/synthesis/submodules/Maximum.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/Maximum.vhd" 368 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1615144127641 ""}  } { { "nios_cpu/synthesis/submodules/max_frequency_top.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/max_frequency_top.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1615144127641 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "108 " "Ignored 108 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "108 " "Ignored 108 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 1 1615144138260 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 1 1615144138260 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_scl_in nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cSCL\[0\] " "Converted the fanout from the open-drain buffer \"i2c_scl_in\" to the node \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cSCL\[0\]\" into a wire" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 144 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 1 1615144138704 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 1 1615144138704 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c5_clock2_oe VCC " "Pin \"c5_clock2_oe\" is stuck at VCC" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615144143681 "|trobina_controller|c5_clock2_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_clock_oe GND " "Pin \"exp_clock_oe\" is stuck at GND" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615144143681 "|trobina_controller|exp_clock_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "adi_tx_clock GND " "Pin \"adi_tx_clock\" is stuck at GND" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615144143681 "|trobina_controller|adi_tx_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "adi_sync_in GND " "Pin \"adi_sync_in\" is stuck at GND" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615144143681 "|trobina_controller|adi_sync_in"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615144143681 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|wire_pll_fclk_outclk " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|wire_pll_fclk_outclk\"" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 515 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 350 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" 526 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 456 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144144356 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_fclk"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|wire_pll_sclk_outclk " "Synthesized away node \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_tx:i_altlvds_tx\|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated\|wire_pll_sclk_outclk\"" {  } { { "db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/axi_ad9361_lvds_if_c5_tx_lvds_tx.v" 528 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if_c5.v" 350 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361_lvds_if.v" 526 0 0 } } { "nios_cpu/synthesis/submodules/axi_ad9361.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/axi_ad9361.v" 456 0 0 } } { "nios_cpu/synthesis/submodules/spin_sensor_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/spin_sensor_top.v" 188 0 0 } } { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 943 0 0 } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144144356 "|trobina_controller|nios_cpu:U_nios_system|spin_sensor_top:tranceiver|axi_ad9361:if_axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_sclk"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615144144356 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615144144356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11178 " "11178 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615144171500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144176021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/trobina_controller.map.smsg " "Generated suppressed messages file C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/trobina_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144183363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "46 0 4 0 0 " "Adding 46 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615144195625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615144195625 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[0\] " "No output dependent on input pin \"adi_ctrl_out\[0\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[1\] " "No output dependent on input pin \"adi_ctrl_out\[1\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[2\] " "No output dependent on input pin \"adi_ctrl_out\[2\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[3\] " "No output dependent on input pin \"adi_ctrl_out\[3\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[4\] " "No output dependent on input pin \"adi_ctrl_out\[4\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[5\] " "No output dependent on input pin \"adi_ctrl_out\[5\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[6\] " "No output dependent on input pin \"adi_ctrl_out\[6\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adi_ctrl_out\[7\] " "No output dependent on input pin \"adi_ctrl_out\[7\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|adi_ctrl_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hw_rev\[0\] " "No output dependent on input pin \"hw_rev\[0\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|hw_rev[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hw_rev\[1\] " "No output dependent on input pin \"hw_rev\[1\]\"" {  } { { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615144207616 "|trobina_controller|hw_rev[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615144207616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45636 " "Implemented 45636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615144207923 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615144207923 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1615144207923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43385 " "Implemented 43385 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615144207923 ""} { "Info" "ICUT_CUT_TM_RAMS" "2022 " "Implemented 2022 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615144207923 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1615144207923 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "128 " "Implemented 128 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615144207923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615144207923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 625 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 625 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5860 " "Peak virtual memory: 5860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615144208909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:10:08 2021 " "Processing ended: Sun Mar 07 20:10:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615144208909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:03 " "Elapsed time: 00:05:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615144208909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:50 " "Total CPU time (on all processors): 00:05:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615144208909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615144208909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615144214685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615144214687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:10:12 2021 " "Processing started: Sun Mar 07 20:10:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615144214687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615144214687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bladerf_micro -c trobina_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bladerf_micro -c trobina_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615144214687 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615144215426 ""}
{ "Info" "0" "" "Project  = bladerf_micro" {  } {  } 0 0 "Project  = bladerf_micro" 0 0 "Fitter" 0 0 1615144215428 ""}
{ "Info" "0" "" "Revision = trobina_controller" {  } {  } 0 0 "Revision = trobina_controller" 0 0 "Fitter" 0 0 1615144215429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615144217501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615144217504 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trobina_controller 5CEBA4F23C8 " "Selected device 5CEBA4F23C8 for design \"trobina_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615144218514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615144218618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615144218618 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|pll_sclk " "LOCKED port on the PLL is not properly connected on instance \"nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|pll_sclk\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1615144219295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615144223756 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615144223914 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615144231773 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1615144237622 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_tx_clock adi_tx_clock(n) " "differential I/O pin \"adi_tx_clock\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_tx_clock(n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_tx_clock } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_tx_clock" } { 0 "adi_tx_clock(n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_tx_clock(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_clock adi_rx_clock(n) " "differential I/O pin \"adi_rx_clock\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_clock(n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_clock } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_clock" } { 0 "adi_rx_clock(n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1390 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_clock(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_frame adi_rx_frame(n) " "differential I/O pin \"adi_rx_frame\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_frame(n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_frame } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_frame" } { 0 "adi_rx_frame(n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_frame(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[5\] adi_rx_data\[5\](n) " "differential I/O pin \"adi_rx_data\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[5\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[5\]" } { 0 "adi_rx_data\[5\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[4\] adi_rx_data\[4\](n) " "differential I/O pin \"adi_rx_data\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[4\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[4\]" } { 0 "adi_rx_data\[4\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[3\] adi_rx_data\[3\](n) " "differential I/O pin \"adi_rx_data\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[3\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[3\]" } { 0 "adi_rx_data\[3\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[0\] adi_rx_data\[0\](n) " "differential I/O pin \"adi_rx_data\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[0\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[0\]" } { 0 "adi_rx_data\[0\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[2\] adi_rx_data\[2\](n) " "differential I/O pin \"adi_rx_data\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[2\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[2\]" } { 0 "adi_rx_data\[2\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adi_rx_data\[1\] adi_rx_data\[1\](n) " "differential I/O pin \"adi_rx_data\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adi_rx_data\[1\](n)\"." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adi_rx_data\[1\]" } { 0 "adi_rx_data\[1\](n)" } } } } { "trobina_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/trobina_controller.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { adi_rx_data[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1615144251003 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1615144251003 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1615144252693 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1615144254442 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1615144254442 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\|sd17 36269 global CLKCTRL_G10 " "nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf\|sd17 with 36269 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615144256018 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3367 global CLKCTRL_G9 " "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3367 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615144256018 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1615144256018 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "c5_clock2~inputCLKENA0 116 global CLKCTRL_G13 " "c5_clock2~inputCLKENA0 with 116 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615144256019 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "adi_rx_clock~inputCLKENA0 28 global CLKCTRL_G6 " "adi_rx_clock~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615144256019 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1615144256019 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615144256023 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1615144264747 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615144264890 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1615144264890 ""}
{ "Info" "ISTA_SDC_FOUND" "constrains/bladerf.sdc " "Reading SDC File: 'constrains/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144265810 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 2 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -multiply_by 2 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615144265998 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1615144265998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1615144266001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 55 *source_holding\[*\] register " "Ignored filter at bladerf.sdc(55): *source_holding\[*\] could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to * " "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266003 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 66 exp_clock_req clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(66): exp_clock_req could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 66 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(66): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_clock_req -to * " "set_false_path -from exp_clock_req -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266010 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 67 exp_present clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(67): exp_present could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 67 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(67): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_present   -to * " "set_false_path -from exp_present   -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266018 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 toggle_led* port " "Ignored filter at bladerf.sdc(85): toggle_led* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 toggle* port " "Ignored filter at bladerf.sdc(85): toggle* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports toggle_led*\] -to \[get_ports toggle*\] " "set_false_path -from \[get_ports toggle_led*\] -to \[get_ports toggle*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266020 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266020 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/common/bladerf/constraints/ad9361.sdc " "Reading SDC File: '../fpga/platforms/common/bladerf/constraints/ad9361.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144266037 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc " "Reading SDC File: '../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144266053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|up_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|up_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|d_xfer_state_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|d_xfer_state_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266160 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|d_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|d_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266180 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|d_xfer_data* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|d_xfer_data* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|up_data_status* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|up_data_status* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\]  " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\] " {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266213 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|d_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|d_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|up_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|up_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266232 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|d_count_hold* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|d_count_hold* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|up_d_count* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|up_d_count* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266250 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|up_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|up_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|d_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|d_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266271 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 11 *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(11): *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144266309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144266310 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144266310 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc " "Reading SDC File: '../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144266327 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc " "Reading SDC File: '../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144267082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|up_enable_int* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|up_enable_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144267094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|enable_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|enable_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144267100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144267100 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144267100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144267100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|up_txnrx_int* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|up_txnrx_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144267110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|txnrx_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|txnrx_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615144267120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615144267121 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144267121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615144267121 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/spi.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/spi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144267229 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/i2c.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/i2c.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144267245 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144267294 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615144267614 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[0\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[0\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615144268063 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615144268063 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615144268290 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1615144268290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615144277994 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1615144278027 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 124.996 adf_sclk_pin " " 124.996 adf_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 adi_rx_clock " "   4.000 adi_rx_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  24.999 adi_sclk_pin " "  24.999 adi_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  24.999 adi_sclk_reg " "  24.999 adi_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  26.041    c5_clock2 " "  26.041    c5_clock2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 124.996 dac_sclk_pin " " 124.996 dac_sclk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2499.936  i2c_scl_reg " "2499.936  i2c_scl_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 124.996 peri_sclk_reg " " 124.996 peri_sclk_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2499.936  pwr_scl_pin " "2499.936  pwr_scl_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk " "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " "   8.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.124 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.124 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  12.499 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615144278028 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1615144278028 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615144281894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615144282048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615144282541 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615144282827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615144283837 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615144283978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615144315130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1615144315281 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5489 DSP block " "Packed 5489 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1615144315281 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "128 " "Created 128 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1615144315281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615144315281 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:36 " "Fitter preparation operations ending: elapsed time is 00:01:36" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615144324044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615144331978 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1615144360375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:08:39 " "Fitter placement preparation operations ending: elapsed time is 00:08:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615144851823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615145071290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615145419615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:05:50 " "Fitter placement operations ending: elapsed time is 00:05:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615145419616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615145446926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "41 " "Router estimated average interconnect usage is 41% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615145568484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615145568484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615145726686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615145726686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:32 " "Fitter routing operations ending: elapsed time is 00:04:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615145726701 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 250.38 " "Total time spent on timing analysis during the Fitter is 250.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615145808781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615145810145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615145876585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615145876653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615145942417 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:04:05 " "Fitter post-fit operations ending: elapsed time is 00:04:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615146053254 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1615146059817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/trobina_controller.fit.smsg " "Generated suppressed messages file C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/trobina_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615146068305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 52 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7168 " "Peak virtual memory: 7168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615146092887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:41:32 2021 " "Processing ended: Sun Mar 07 20:41:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615146092887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:31:20 " "Elapsed time: 00:31:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615146092887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:43:43 " "Total CPU time (on all processors): 00:43:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615146092887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615146092887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615146098618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615146098620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:41:38 2021 " "Processing started: Sun Mar 07 20:41:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615146098620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615146098620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bladerf_micro -c trobina_controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bladerf_micro -c trobina_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615146098620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615146107299 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615146136177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5161 " "Peak virtual memory: 5161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615146138159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:42:18 2021 " "Processing ended: Sun Mar 07 20:42:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615146138159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615146138159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615146138159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615146138159 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615146139719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615146142602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615146142605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 07 20:42:20 2021 " "Processing started: Sun Mar 07 20:42:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615146142605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615146142605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bladerf_micro -c trobina_controller " "Command: quartus_sta bladerf_micro -c trobina_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615146142605 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615146143205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615146153181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615146153182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146153285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146153287 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1615146157527 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615146159978 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1615146159978 ""}
{ "Info" "ISTA_SDC_FOUND" "constrains/bladerf.sdc " "Reading SDC File: 'constrains/bladerf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146160855 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 50 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 50 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 4 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 4 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 315.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 180.00 -duty_cycle 25.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd14\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd13\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd6\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd5\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd4\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd3\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd1\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd10\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd9\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd8\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd7\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd11\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -setup -start 4 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\] " "set_multicycle_path -hold -start 3 -from \[get_pins \{ U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|sd12\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615146161028 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146161028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1615146161030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 55 *source_holding\[*\] register " "Ignored filter at bladerf.sdc(55): *source_holding\[*\] could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to * " "set_false_path -from \[get_registers \{*source_holding\[*\]\}\] -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161033 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 66 exp_clock_req clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(66): exp_clock_req could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 66 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(66): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_clock_req -to * " "set_false_path -from exp_clock_req -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161042 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 67 exp_present clock or keeper or register or port or pin or cell or partition " "Ignored filter at bladerf.sdc(67): exp_present could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 67 Argument <from> is not an object ID " "Ignored set_false_path at bladerf.sdc(67): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from exp_present   -to * " "set_false_path -from exp_present   -to *" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161049 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 toggle_led* port " "Ignored filter at bladerf.sdc(85): toggle_led* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bladerf.sdc 85 toggle* port " "Ignored filter at bladerf.sdc(85): toggle* could not be matched with a port" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports toggle_led*\] -to \[get_ports toggle*\] " "set_false_path -from \[get_ports toggle_led*\] -to \[get_ports toggle*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161050 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bladerf.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at bladerf.sdc(85): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/constrains/bladerf.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161050 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/common/bladerf/constraints/ad9361.sdc " "Reading SDC File: '../fpga/platforms/common/bladerf/constraints/ad9361.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146161068 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc " "Reading SDC File: '../fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146161088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|up_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|up_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 5 *up_xfer_status:i_xfer_status\|d_xfer_state_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(5): *up_xfer_status:i_xfer_status\|d_xfer_state_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle*\]   -to \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_state_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161159 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(5): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|d_xfer_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|d_xfer_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 6 *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(6): *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\] " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_toggle*\]    -to \[get_registers *up_xfer_status:i_xfer_status\|up_xfer_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161173 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(6): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|d_xfer_data* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|d_xfer_data* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 7 *up_xfer_status:i_xfer_status\|up_data_status* register " "Ignored filter at ad_axi_ip_constr.sdc(7): *up_xfer_status:i_xfer_status\|up_data_status* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\]  " "set_false_path  -from \[get_registers *up_xfer_status:i_xfer_status\|d_xfer_data*\]      -to \[get_registers *up_xfer_status:i_xfer_status\|up_data_status*\] " {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161204 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(7): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|d_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|d_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 8 *up_clock_mon:i_clock_mon\|up_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(8): *up_clock_mon:i_clock_mon\|up_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle*\]       -to \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161224 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(8): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|d_count_hold* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|d_count_hold* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 9 *up_clock_mon:i_clock_mon\|up_d_count* register " "Ignored filter at ad_axi_ip_constr.sdc(9): *up_clock_mon:i_clock_mon\|up_d_count* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|d_count_hold*\]         -to \[get_registers *up_clock_mon:i_clock_mon\|up_d_count*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161240 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(9): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|up_count_toggle* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|up_count_toggle* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 10 *up_clock_mon:i_clock_mon\|d_count_toggle_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(10): *up_clock_mon:i_clock_mon\|d_count_toggle_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\] " "set_false_path  -from \[get_registers *up_clock_mon:i_clock_mon\|up_count_toggle*\]      -to \[get_registers *up_clock_mon:i_clock_mon\|d_count_toggle_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161255 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(10): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ad_axi_ip_constr.sdc 11 *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* register " "Ignored filter at ad_axi_ip_constr.sdc(11): *ad_rst:i_core_rst_reg\|ad_rst_sync_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ad_axi_ip_constr.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at ad_axi_ip_constr.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                -to \[get_registers *ad_rst:i_core_rst_reg\|ad_rst_sync_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146161290 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/analogdevicesinc/hdl/library/common/ad_axi_ip_constr.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146161290 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc " "Reading SDC File: '../fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146161305 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc " "Reading SDC File: '../fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146162090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|up_enable_int* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|up_enable_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 2 *i_dev_if\|enable_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(2): *i_dev_if\|enable_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_enable_int*\] -to \[get_registers *i_dev_if\|enable_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146162098 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(2): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|up_txnrx_int* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|up_txnrx_int* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_ad9361_constr.sdc 3 *i_dev_if\|txnrx_up_m1* register " "Ignored filter at axi_ad9361_constr.sdc(3): *i_dev_if\|txnrx_up_m1* could not be matched with a register" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\] " "set_false_path -from \[get_registers *i_dev_if\|up_txnrx_int*\]  -to \[get_registers *i_dev_if\|txnrx_up_m1*\]" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615146162111 ""}  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_ad9361_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_ad9361_constr.sdc(3): Argument <to> is an empty collection" {  } { { "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/salukat/AD9361/hdl/library/axi_ad9361/axi_ad9361_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615146162111 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/spi.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/spi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146162179 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga/platforms/bladerf-micro/constraints/i2c.sdc " "Reading SDC File: '../fpga/platforms/bladerf-micro/constraints/i2c.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146162194 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146162227 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615146162493 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615146162875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615146162875 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146163106 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615146163106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146166406 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615146166449 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615146166578 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615146170093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615146170093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.288 " "Worst-case setup slack is -3.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.288             -79.406 adi_rx_clock  " "   -3.288             -79.406 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.891               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.891               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.042               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.042               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.986               0.000 adi_sclk_pin  " "    2.986               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.269               0.000 c5_clock2  " "    4.269               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.019               0.000 altera_reserved_tck  " "    7.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.014               0.000 adi_sclk_reg  " "   14.014               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.058               0.000 adf_sclk_pin  " "   34.058               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.291               0.000 dac_sclk_pin  " "   46.291               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1148.759               0.000 pwr_scl_pin  " " 1148.759               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146170106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 altera_reserved_tck  " "    0.201               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.233               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.299               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 adi_sclk_reg  " "    0.311               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 c5_clock2  " "    0.488               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 adi_rx_clock  " "    0.552               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.543               0.000 adi_sclk_pin  " "    1.543               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.345               0.000 dac_sclk_pin  " "   57.345               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.916               0.000 adf_sclk_pin  " "   65.916               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.581               0.000 pwr_scl_pin  " " 2149.581               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146170917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146170917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.243 " "Worst-case recovery slack is -8.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.243             -48.668 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -8.243             -48.668 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.657               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.657               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.692               0.000 altera_reserved_tck  " "   13.692               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146171061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.780 " "Worst-case removal slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.780               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.785               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 altera_reserved_tck  " "    1.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146171240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.980 " "Worst-case minimum pulse width slack is 0.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.980               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 adi_rx_clock  " "    1.279               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.399               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.399               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.646               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.646               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.685               0.000 adi_sclk_reg  " "   11.685               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.117               0.000 c5_clock2  " "   12.117               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.569               0.000 altera_reserved_tck  " "   15.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.160               0.000 peri_sclk_reg  " "   62.160               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.702               0.000 i2c_scl_reg  " " 1249.702               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146171308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146171308 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 420 synchronizer chains. " "Report Metastability: Found 420 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 420 " "Number of Synchronizer Chains Found: 420" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.050 ns " "Worst Case Available Settling Time: 8.050 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146172347 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146172347 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615146172375 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615146172661 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615146234866 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615146240744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615146240744 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146240975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615146240975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146241228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615146243485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615146243485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.367 " "Worst-case setup slack is -3.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367             -83.775 adi_rx_clock  " "   -3.367             -83.775 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.865               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.865               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.236               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.366               0.000 adi_sclk_pin  " "    3.366               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.488               0.000 c5_clock2  " "    3.488               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.941               0.000 altera_reserved_tck  " "    6.941               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.200               0.000 adi_sclk_reg  " "   14.200               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.111               0.000 adf_sclk_pin  " "   34.111               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.346               0.000 dac_sclk_pin  " "   46.346               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1148.783               0.000 pwr_scl_pin  " " 1148.783               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146243508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146243508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.085               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 altera_reserved_tck  " "    0.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.291               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 adi_sclk_reg  " "    0.463               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 c5_clock2  " "    0.514               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 adi_rx_clock  " "    0.562               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 adi_sclk_pin  " "    1.451               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.255               0.000 dac_sclk_pin  " "   57.255               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   66.040               0.000 adf_sclk_pin  " "   66.040               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.545               0.000 pwr_scl_pin  " " 2149.545               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146244323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.837 " "Worst-case recovery slack is -7.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.837             -46.072 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -7.837             -46.072 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.885               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.885               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.017               0.000 altera_reserved_tck  " "   14.017               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146244446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.759 " "Worst-case removal slack is 0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.759               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.760               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 altera_reserved_tck  " "    1.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146244583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.978 " "Worst-case minimum pulse width slack is 0.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.978               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 adi_rx_clock  " "    1.132               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.349               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.349               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.595               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.595               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.707               0.000 adi_sclk_reg  " "   11.707               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.264               0.000 c5_clock2  " "   12.264               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.574               0.000 altera_reserved_tck  " "   15.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.088               0.000 peri_sclk_reg  " "   62.088               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.719               0.000 i2c_scl_reg  " " 1249.719               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146244643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146244643 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 420 synchronizer chains. " "Report Metastability: Found 420 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 420 " "Number of Synchronizer Chains Found: 420" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.931 ns " "Worst Case Available Settling Time: 7.931 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146245321 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146245321 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615146245344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615146246270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615146301848 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615146306341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615146306341 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146306577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615146306577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146306812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.048 " "Worst-case setup slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 adi_rx_clock  " "    1.048               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.695               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    4.695               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.743               0.000 adi_sclk_pin  " "    5.743               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.231               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.231               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.526               0.000 altera_reserved_tck  " "   10.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.118               0.000 c5_clock2  " "   17.118               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.987               0.000 adi_sclk_reg  " "   19.987               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.321               0.000 adf_sclk_pin  " "   36.321               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 dac_sclk_pin  " "   49.468               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1149.321               0.000 pwr_scl_pin  " " 1149.321               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146307560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146307560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.110               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 adi_sclk_reg  " "    0.119               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 c5_clock2  " "    0.182               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 adi_rx_clock  " "    0.184               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 adi_sclk_pin  " "    0.937               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.877               0.000 dac_sclk_pin  " "   57.877               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.799               0.000 adf_sclk_pin  " "   65.799               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.590               0.000 pwr_scl_pin  " " 2149.590               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146308253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615146308354 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615146308354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.413 " "Worst-case recovery slack is -4.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.413             -25.908 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -4.413             -25.908 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.197               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.197               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.597               0.000 altera_reserved_tck  " "   15.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146308368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.290 " "Worst-case removal slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.290               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.301               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 altera_reserved_tck  " "    0.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146308496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.988 " "Worst-case minimum pulse width slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.580               0.000 adi_rx_clock  " "    1.580               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.893               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.893               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.138               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.138               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.047               0.000 adi_sclk_reg  " "   12.047               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.119               0.000 c5_clock2  " "   12.119               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.643               0.000 altera_reserved_tck  " "   15.643               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.223               0.000 peri_sclk_reg  " "   62.223               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.714               0.000 i2c_scl_reg  " " 1249.714               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146308572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146308572 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 420 synchronizer chains. " "Report Metastability: Found 420 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 420 " "Number of Synchronizer Chains Found: 420" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.678 ns " "Worst Case Available Settling Time: 11.678 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146309241 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146309241 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615146309267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Node: nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\] " "Latch nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|index_max\[3\] is being clocked by nios_cpu:U_nios_system\|max_frequency_top:max_frequency_index_0\|max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance10\|outSwitchMag_1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615146312382 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615146312382 "|trobina_controller|nios_cpu:U_nios_system|max_frequency_top:max_frequency_index_0|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance10|outSwitchMag_1[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: U_nios_system\|nios2\|cpu\|the_nios_cpu_nios2_cpu_nios2_oci\|the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615146312603 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615146312603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146312817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.259 " "Worst-case setup slack is 1.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 adi_rx_clock  " "    1.259               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.027               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    5.027               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.357               0.000 adi_sclk_pin  " "    6.357               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.786               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.786               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.668               0.000 altera_reserved_tck  " "   10.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.709               0.000 c5_clock2  " "   17.709               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.431               0.000 adi_sclk_reg  " "   20.431               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.689               0.000 adf_sclk_pin  " "   36.689               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.707               0.000 dac_sclk_pin  " "   49.707               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1149.406               0.000 pwr_scl_pin  " " 1149.406               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146313520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146313520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 altera_reserved_tck  " "    0.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.042               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 adi_sclk_reg  " "    0.120               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.121               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 c5_clock2  " "    0.172               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 adi_rx_clock  " "    0.176               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 adi_sclk_pin  " "    0.870               0.000 adi_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.826               0.000 dac_sclk_pin  " "   57.826               0.000 dac_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   65.802               0.000 adf_sclk_pin  " "   65.802               0.000 adf_sclk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2149.576               0.000 pwr_scl_pin  " " 2149.576               0.000 pwr_scl_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146314215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615146314316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615146314316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.680 " "Worst-case recovery slack is -3.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.680             -21.576 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   -3.680             -21.576 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.617               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.617               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.756               0.000 altera_reserved_tck  " "   15.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146314330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.175 " "Worst-case removal slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.175               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.273               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146314462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.988 " "Worst-case minimum pulse width slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.988               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564               0.000 adi_rx_clock  " "    1.564               0.000 adi_rx_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.893               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.893               0.000 U_nios_system\|tranceiver\|if_axi_ad9361\|i_dev_if\|i_axi_ad9361_lvds_if_c5\|i_altlvds_rx\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.140               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.140               0.000 U_system_pll\|system_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.066               0.000 adi_sclk_reg  " "   12.066               0.000 adi_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.080               0.000 c5_clock2  " "   12.080               0.000 c5_clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.686               0.000 altera_reserved_tck  " "   15.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.249               0.000 peri_sclk_reg  " "   62.249               0.000 peri_sclk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.778               0.000 i2c_scl_reg  " " 1249.778               0.000 i2c_scl_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615146314529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615146314529 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 420 synchronizer chains. " "Report Metastability: Found 420 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 420 " "Number of Synchronizer Chains Found: 420" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.741 ns " "Worst Case Available Settling Time: 11.741 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615146315217 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146315217 ""}
{ "Info" "ISTA_REPORT_RSKM_INFO" "Report RSKM: " "Report RSKM:" { { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_frame " "Data Port: adi_rx_frame" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd13~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd13~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[2\] " "Data Port: adi_rx_data\[2\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd5~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd5~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[1\] " "Data Port: adi_rx_data\[1\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd3~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd3~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[0\] " "Data Port: adi_rx_data\[0\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[4\] " "Data Port: adi_rx_data\[4\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd9~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd9~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[3\] " "Data Port: adi_rx_data\[3\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd7~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd7~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: adi_rx_data\[5\] " "Data Port: adi_rx_data\[5\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd11~BIT_SLIP_IN_DFF " "LVDS Channel Register: nios_cpu:U_nios_system\|spin_sensor_top:tranceiver\|axi_ad9361:if_axi_ad9361\|axi_ad9361_lvds_if:i_dev_if\|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5\|altlvds_rx:i_altlvds_rx\|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated\|sd11~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 2.000 " "LVDS Period: 2.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 0.825 " "RSKM: 0.825" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1615146318857 ""}  } {  } 0 332108 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615146318857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615146318863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615146318866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 54 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6111 " "Peak virtual memory: 6111 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615146319792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 07 20:45:19 2021 " "Processing ended: Sun Mar 07 20:45:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615146319792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615146319792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:36 " "Total CPU time (on all processors): 00:04:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615146319792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615146319792 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 732 s " "Quartus Prime Full Compilation was successful. 0 errors, 732 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615146321709 ""}
