// Seed: 199419523
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4
    , id_11,
    input uwire id_5,
    output supply1 id_6,
    output wand id_7,
    input supply1 id_8,
    input supply0 id_9
);
  assign module_1.id_5 = 0;
  assign id_11 = id_0;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd14,
    parameter id_10 = 32'd87,
    parameter id_3  = 32'd56,
    parameter id_5  = 32'd43,
    parameter id_6  = 32'd91,
    parameter id_8  = 32'd27
) (
    output tri id_0,
    input supply1 _id_1,
    output tri0 id_2,
    output uwire _id_3,
    output tri0 id_4,
    input supply0 _id_5,
    input wand _id_6,
    input wire id_7,
    input supply0 _id_8
);
  logic _id_10;
  ;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_0,
      id_0,
      id_7,
      id_7
  );
  logic [-1 : id_6  #  (
      .  id_5 (  id_1  ),
      .  id_8 (  -1  ),
      .  id_10(  id_3  )
)] id_12;
endmodule
