# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio6.srcs/sources_1/new/ROM.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/debouncer.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/delay.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/gestore_led.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/gestore_read.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/macchina_da_testare.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/memoria.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/sistema.vhd" \
"../../../../Esercizio6.srcs/sources_1/new/tester_automatico.vhd" \
"../../../../Esercizio6.srcs/sim_1/new/tester_tb.vhd" \

# Do not sort compile order
nosort
