LIbrary IEEE;
USE IEEE.std_LOGIC_1164.ALL;

entity MUX4 is 
port(
		A: in STD_LOGIC;
		B: in STD_LOGIC;
		z: out STD_LOGIC;
		S: in STD_LOGIC
		);
		
end MUX4;

architecture hardware of MUX4 is

begin 

	process (A,B,S) is
	
begin	

	if(s='0') then
		z <= A;
	else
		z <= B;
	end if; 
end process;

end hardware;
