# Hex Counter Display

In this episode the description of how a counter con be istantiated on the real FPGA (not only modelsim simulation) in order to use the physical resources of the Altera FPGA. In my case I deployed on the Terasic DE10-Lite, which is the reference board for these class.

<p align="center">
  <img src="component_architecture.jpg" width="800" title="hover text">
</p>
