
23-011_Box_domotique_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004950  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08004a10  08004a10  00014a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b9c  08004b9c  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  08004b9c  08004b9c  00014b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ba4  08004ba4  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ba4  08004ba4  00014ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ba8  08004ba8  00014ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08004bac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000024  08004bd0  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08004bd0  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c254  00000000  00000000  0002008f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020cb  00000000  00000000  0002c2e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  0002e3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007b8  00000000  00000000  0002edb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000243d  00000000  00000000  0002f570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d83b  00000000  00000000  000319ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00064f4a  00000000  00000000  0003f1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000022e4  00000000  00000000  000a4134  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000a6418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000024 	.word	0x20000024
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080049f8 	.word	0x080049f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000028 	.word	0x20000028
 8000104:	080049f8 	.word	0x080049f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <NRF_WriteReg_EN>:



// write a single byte to the particular register
static HAL_ret_val_en NRF_WriteReg_EN (NRF_register_REG reg, uint8_t Data_U8)
{
 80004a8:	b5b0      	push	{r4, r5, r7, lr}
 80004aa:	b084      	sub	sp, #16
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	0002      	movs	r2, r0
 80004b0:	1dfb      	adds	r3, r7, #7
 80004b2:	701a      	strb	r2, [r3, #0]
 80004b4:	1dbb      	adds	r3, r7, #6
 80004b6:	1c0a      	adds	r2, r1, #0
 80004b8:	701a      	strb	r2, [r3, #0]
	uint8_t buf_U8A[2];
	HAL_ret_val_en HAL_ret_val_EN;

	buf_U8A[0] = reg|1<<5;
 80004ba:	1dfb      	adds	r3, r7, #7
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	2220      	movs	r2, #32
 80004c0:	4313      	orrs	r3, r2
 80004c2:	b2da      	uxtb	r2, r3
 80004c4:	210c      	movs	r1, #12
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	701a      	strb	r2, [r3, #0]
	buf_U8A[1] = Data_U8;
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	1dba      	adds	r2, r7, #6
 80004ce:	7812      	ldrb	r2, [r2, #0]
 80004d0:	705a      	strb	r2, [r3, #1]
	HAL_ret_val_EN = HAL_writeSpiValue_EN(buf_U8A, 2);
 80004d2:	250f      	movs	r5, #15
 80004d4:	197c      	adds	r4, r7, r5
 80004d6:	187b      	adds	r3, r7, r1
 80004d8:	2102      	movs	r1, #2
 80004da:	0018      	movs	r0, r3
 80004dc:	f000 fc68 	bl	8000db0 <HAL_writeSpiValue_EN>
 80004e0:	0003      	movs	r3, r0
 80004e2:	7023      	strb	r3, [r4, #0]
	if(HAL_ret_val_EN != SPI_WRITE_OK_EN)
 80004e4:	197b      	adds	r3, r7, r5
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	2b03      	cmp	r3, #3
 80004ea:	d001      	beq.n	80004f0 <NRF_WriteReg_EN+0x48>
	{
		return NRF_SPI_ERROR_EN;
 80004ec:	2301      	movs	r3, #1
 80004ee:	e000      	b.n	80004f2 <NRF_WriteReg_EN+0x4a>
	}
	else
	{
		return NRF_OK_EN;
 80004f0:	2303      	movs	r3, #3
	}
}
 80004f2:	0018      	movs	r0, r3
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b004      	add	sp, #16
 80004f8:	bdb0      	pop	{r4, r5, r7, pc}

080004fa <NRF_WriteReg_Multi_EN>:

//write multiple bytes starting from a particular register
static HAL_ret_val_en NRF_WriteReg_Multi_EN(NRF_register_REG register_REG, uint8_t* Data_U8A, uint16_t size_U16)
{
 80004fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fc:	46c6      	mov	lr, r8
 80004fe:	b500      	push	{lr}
 8000500:	b08c      	sub	sp, #48	; 0x30
 8000502:	af00      	add	r7, sp, #0
 8000504:	61b9      	str	r1, [r7, #24]
 8000506:	0011      	movs	r1, r2
 8000508:	231f      	movs	r3, #31
 800050a:	18fb      	adds	r3, r7, r3
 800050c:	1c02      	adds	r2, r0, #0
 800050e:	701a      	strb	r2, [r3, #0]
 8000510:	201c      	movs	r0, #28
 8000512:	183b      	adds	r3, r7, r0
 8000514:	1c0a      	adds	r2, r1, #0
 8000516:	801a      	strh	r2, [r3, #0]
 8000518:	466b      	mov	r3, sp
 800051a:	4698      	mov	r8, r3
	uint8_t buf_U8A[1+size_U16];
 800051c:	183b      	adds	r3, r7, r0
 800051e:	881b      	ldrh	r3, [r3, #0]
 8000520:	3301      	adds	r3, #1
 8000522:	1e5a      	subs	r2, r3, #1
 8000524:	62ba      	str	r2, [r7, #40]	; 0x28
 8000526:	001a      	movs	r2, r3
 8000528:	60ba      	str	r2, [r7, #8]
 800052a:	2200      	movs	r2, #0
 800052c:	60fa      	str	r2, [r7, #12]
 800052e:	68b8      	ldr	r0, [r7, #8]
 8000530:	68f9      	ldr	r1, [r7, #12]
 8000532:	0002      	movs	r2, r0
 8000534:	0f52      	lsrs	r2, r2, #29
 8000536:	000e      	movs	r6, r1
 8000538:	00f6      	lsls	r6, r6, #3
 800053a:	617e      	str	r6, [r7, #20]
 800053c:	697e      	ldr	r6, [r7, #20]
 800053e:	4316      	orrs	r6, r2
 8000540:	617e      	str	r6, [r7, #20]
 8000542:	0002      	movs	r2, r0
 8000544:	00d2      	lsls	r2, r2, #3
 8000546:	613a      	str	r2, [r7, #16]
 8000548:	001a      	movs	r2, r3
 800054a:	603a      	str	r2, [r7, #0]
 800054c:	2200      	movs	r2, #0
 800054e:	607a      	str	r2, [r7, #4]
 8000550:	6838      	ldr	r0, [r7, #0]
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	0002      	movs	r2, r0
 8000556:	0f52      	lsrs	r2, r2, #29
 8000558:	000e      	movs	r6, r1
 800055a:	00f5      	lsls	r5, r6, #3
 800055c:	4315      	orrs	r5, r2
 800055e:	0002      	movs	r2, r0
 8000560:	00d4      	lsls	r4, r2, #3
 8000562:	3307      	adds	r3, #7
 8000564:	08db      	lsrs	r3, r3, #3
 8000566:	00db      	lsls	r3, r3, #3
 8000568:	466a      	mov	r2, sp
 800056a:	1ad3      	subs	r3, r2, r3
 800056c:	469d      	mov	sp, r3
 800056e:	466b      	mov	r3, sp
 8000570:	3300      	adds	r3, #0
 8000572:	627b      	str	r3, [r7, #36]	; 0x24
	buf_U8A[0] = register_REG|1<<5;
 8000574:	231f      	movs	r3, #31
 8000576:	18fb      	adds	r3, r7, r3
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	2220      	movs	r2, #32
 800057c:	4313      	orrs	r3, r2
 800057e:	b2da      	uxtb	r2, r3
 8000580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000582:	701a      	strb	r2, [r3, #0]
	HAL_ret_val_en HAL_ret_val_EN;

	for(uint16_t counter_U16=0 ; counter_U16<size_U16 ; counter_U16++){
 8000584:	2316      	movs	r3, #22
 8000586:	2218      	movs	r2, #24
 8000588:	189b      	adds	r3, r3, r2
 800058a:	19db      	adds	r3, r3, r7
 800058c:	2200      	movs	r2, #0
 800058e:	801a      	strh	r2, [r3, #0]
 8000590:	e014      	b.n	80005bc <NRF_WriteReg_Multi_EN+0xc2>
		buf_U8A[1+counter_U16] = Data_U8A[counter_U16];
 8000592:	2016      	movs	r0, #22
 8000594:	2418      	movs	r4, #24
 8000596:	1903      	adds	r3, r0, r4
 8000598:	19db      	adds	r3, r3, r7
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	69ba      	ldr	r2, [r7, #24]
 800059e:	18d2      	adds	r2, r2, r3
 80005a0:	1903      	adds	r3, r0, r4
 80005a2:	19db      	adds	r3, r3, r7
 80005a4:	881b      	ldrh	r3, [r3, #0]
 80005a6:	3301      	adds	r3, #1
 80005a8:	7811      	ldrb	r1, [r2, #0]
 80005aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005ac:	54d1      	strb	r1, [r2, r3]
	for(uint16_t counter_U16=0 ; counter_U16<size_U16 ; counter_U16++){
 80005ae:	1903      	adds	r3, r0, r4
 80005b0:	19db      	adds	r3, r3, r7
 80005b2:	881a      	ldrh	r2, [r3, #0]
 80005b4:	1903      	adds	r3, r0, r4
 80005b6:	19db      	adds	r3, r3, r7
 80005b8:	3201      	adds	r2, #1
 80005ba:	801a      	strh	r2, [r3, #0]
 80005bc:	2316      	movs	r3, #22
 80005be:	2118      	movs	r1, #24
 80005c0:	185b      	adds	r3, r3, r1
 80005c2:	19da      	adds	r2, r3, r7
 80005c4:	201c      	movs	r0, #28
 80005c6:	183b      	adds	r3, r7, r0
 80005c8:	8812      	ldrh	r2, [r2, #0]
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	429a      	cmp	r2, r3
 80005ce:	d3e0      	bcc.n	8000592 <NRF_WriteReg_Multi_EN+0x98>
	}

	HAL_ret_val_EN = HAL_writeSpiValue_EN(buf_U8A, 1+size_U16);
 80005d0:	183b      	adds	r3, r7, r0
 80005d2:	881b      	ldrh	r3, [r3, #0]
 80005d4:	3301      	adds	r3, #1
 80005d6:	b29a      	uxth	r2, r3
 80005d8:	250b      	movs	r5, #11
 80005da:	000e      	movs	r6, r1
 80005dc:	186b      	adds	r3, r5, r1
 80005de:	19dc      	adds	r4, r3, r7
 80005e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005e2:	0011      	movs	r1, r2
 80005e4:	0018      	movs	r0, r3
 80005e6:	f000 fbe3 	bl	8000db0 <HAL_writeSpiValue_EN>
 80005ea:	0003      	movs	r3, r0
 80005ec:	7023      	strb	r3, [r4, #0]
	if(HAL_ret_val_EN != SPI_WRITE_OK_EN)
 80005ee:	19ab      	adds	r3, r5, r6
 80005f0:	19db      	adds	r3, r3, r7
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b03      	cmp	r3, #3
 80005f6:	d001      	beq.n	80005fc <NRF_WriteReg_Multi_EN+0x102>
	{
		return NRF_SPI_ERROR_EN;
 80005f8:	2301      	movs	r3, #1
 80005fa:	e000      	b.n	80005fe <NRF_WriteReg_Multi_EN+0x104>
	}
	else
	{
		return NRF_OK_EN;
 80005fc:	2303      	movs	r3, #3
 80005fe:	46c5      	mov	sp, r8
	}
}
 8000600:	0018      	movs	r0, r3
 8000602:	46bd      	mov	sp, r7
 8000604:	b00c      	add	sp, #48	; 0x30
 8000606:	bc80      	pop	{r7}
 8000608:	46b8      	mov	r8, r7
 800060a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800060c <nrf24_ReadReg_EN>:

static NRF_ret_val_en nrf24_ReadReg_EN(NRF_register_REG register_REG, uint8_t* read_value_U8P)
{
 800060c:	b5b0      	push	{r4, r5, r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	0002      	movs	r2, r0
 8000614:	6039      	str	r1, [r7, #0]
 8000616:	1dfb      	adds	r3, r7, #7
 8000618:	701a      	strb	r2, [r3, #0]
	HAL_ret_val_en HAL_ret_val_EN;
	*read_value_U8P = 0;
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	2200      	movs	r2, #0
 800061e:	701a      	strb	r2, [r3, #0]
	HAL_ret_val_EN = HAL_readSpiValue_EN((uint8_t)register_REG,read_value_U8P,1);
 8000620:	250f      	movs	r5, #15
 8000622:	197c      	adds	r4, r7, r5
 8000624:	6839      	ldr	r1, [r7, #0]
 8000626:	1dfb      	adds	r3, r7, #7
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2201      	movs	r2, #1
 800062c:	0018      	movs	r0, r3
 800062e:	f000 fbef 	bl	8000e10 <HAL_readSpiValue_EN>
 8000632:	0003      	movs	r3, r0
 8000634:	7023      	strb	r3, [r4, #0]
	if(HAL_ret_val_EN != SPI_READ_OK_EN)
 8000636:	197b      	adds	r3, r7, r5
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b05      	cmp	r3, #5
 800063c:	d001      	beq.n	8000642 <nrf24_ReadReg_EN+0x36>
	{
		return NRF_SPI_ERROR_EN;
 800063e:	2301      	movs	r3, #1
 8000640:	e000      	b.n	8000644 <nrf24_ReadReg_EN+0x38>
	}
	else
	{
		return NRF_OK_EN;
 8000642:	2303      	movs	r3, #3
	}
}
 8000644:	0018      	movs	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	b004      	add	sp, #16
 800064a:	bdb0      	pop	{r4, r5, r7, pc}

0800064c <nrfsendCmd_EN>:
}*/


// send the command to the NRF
static NRF_ret_val_en nrfsendCmd_EN(NRF_register_REG cmd_REG)
{
 800064c:	b5b0      	push	{r4, r5, r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	0002      	movs	r2, r0
 8000654:	1dfb      	adds	r3, r7, #7
 8000656:	701a      	strb	r2, [r3, #0]
	HAL_ret_val_en HAL_ret_val_EN;
	HAL_ret_val_EN = HAL_writeSpiValue_EN(&cmd_REG, 1);
 8000658:	250f      	movs	r5, #15
 800065a:	197c      	adds	r4, r7, r5
 800065c:	1dfb      	adds	r3, r7, #7
 800065e:	2101      	movs	r1, #1
 8000660:	0018      	movs	r0, r3
 8000662:	f000 fba5 	bl	8000db0 <HAL_writeSpiValue_EN>
 8000666:	0003      	movs	r3, r0
 8000668:	7023      	strb	r3, [r4, #0]
	if(HAL_ret_val_EN != SPI_WRITE_OK_EN)
 800066a:	197b      	adds	r3, r7, r5
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b03      	cmp	r3, #3
 8000670:	d001      	beq.n	8000676 <nrfsendCmd_EN+0x2a>
	{
		return NRF_SPI_ERROR_EN;
 8000672:	2301      	movs	r3, #1
 8000674:	e000      	b.n	8000678 <nrfsendCmd_EN+0x2c>
	}
	else
	{
		return NRF_OK_EN;
 8000676:	2303      	movs	r3, #3
	}
}
 8000678:	0018      	movs	r0, r3
 800067a:	46bd      	mov	sp, r7
 800067c:	b004      	add	sp, #16
 800067e:	bdb0      	pop	{r4, r5, r7, pc}

08000680 <nrf24_reset_EN>:

static NRF_ret_val_en nrf24_reset_EN(NRF_register_REG reg)
{
 8000680:	b5b0      	push	{r4, r5, r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0
 8000686:	0002      	movs	r2, r0
 8000688:	1dfb      	adds	r3, r7, #7
 800068a:	701a      	strb	r2, [r3, #0]
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 800068c:	2318      	movs	r3, #24
 800068e:	18fb      	adds	r3, r7, r3
 8000690:	4ad8      	ldr	r2, [pc, #864]	; (80009f4 <nrf24_reset_EN+0x374>)
 8000692:	6811      	ldr	r1, [r2, #0]
 8000694:	6019      	str	r1, [r3, #0]
 8000696:	7912      	ldrb	r2, [r2, #4]
 8000698:	711a      	strb	r2, [r3, #4]
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 800069a:	2310      	movs	r3, #16
 800069c:	18fb      	adds	r3, r7, r3
 800069e:	4ad6      	ldr	r2, [pc, #856]	; (80009f8 <nrf24_reset_EN+0x378>)
 80006a0:	6811      	ldr	r1, [r2, #0]
 80006a2:	6019      	str	r1, [r3, #0]
 80006a4:	7912      	ldrb	r2, [r2, #4]
 80006a6:	711a      	strb	r2, [r3, #4]
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 80006a8:	2308      	movs	r3, #8
 80006aa:	18fb      	adds	r3, r7, r3
 80006ac:	4ad2      	ldr	r2, [pc, #840]	; (80009f8 <nrf24_reset_EN+0x378>)
 80006ae:	6811      	ldr	r1, [r2, #0]
 80006b0:	6019      	str	r1, [r3, #0]
 80006b2:	7912      	ldrb	r2, [r2, #4]
 80006b4:	711a      	strb	r2, [r3, #4]
	NRF_ret_val_en NRF_ret_val_EN;
	if (reg == STATUS_REG)
 80006b6:	1dfb      	adds	r3, r7, #7
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b07      	cmp	r3, #7
 80006bc:	d110      	bne.n	80006e0 <nrf24_reset_EN+0x60>
	{
		NRF_ret_val_EN = NRF_WriteReg_EN(STATUS_REG, 0x00);
 80006be:	251f      	movs	r5, #31
 80006c0:	197c      	adds	r4, r7, r5
 80006c2:	2100      	movs	r1, #0
 80006c4:	2007      	movs	r0, #7
 80006c6:	f7ff feef 	bl	80004a8 <NRF_WriteReg_EN>
 80006ca:	0003      	movs	r3, r0
 80006cc:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80006ce:	002a      	movs	r2, r5
 80006d0:	18bb      	adds	r3, r7, r2
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b03      	cmp	r3, #3
 80006d6:	d100      	bne.n	80006da <nrf24_reset_EN+0x5a>
 80006d8:	e1a0      	b.n	8000a1c <nrf24_reset_EN+0x39c>
		{
			return NRF_ret_val_EN;
 80006da:	18bb      	adds	r3, r7, r2
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	e19e      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
	}

	else if (reg == FIFO_STATUS_REG)
 80006e0:	1dfb      	adds	r3, r7, #7
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b17      	cmp	r3, #23
 80006e6:	d110      	bne.n	800070a <nrf24_reset_EN+0x8a>
	{
		NRF_ret_val_EN = NRF_WriteReg_EN(FIFO_STATUS_REG, 0x11);
 80006e8:	251f      	movs	r5, #31
 80006ea:	197c      	adds	r4, r7, r5
 80006ec:	2111      	movs	r1, #17
 80006ee:	2017      	movs	r0, #23
 80006f0:	f7ff feda 	bl	80004a8 <NRF_WriteReg_EN>
 80006f4:	0003      	movs	r3, r0
 80006f6:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80006f8:	002a      	movs	r2, r5
 80006fa:	18bb      	adds	r3, r7, r2
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b03      	cmp	r3, #3
 8000700:	d100      	bne.n	8000704 <nrf24_reset_EN+0x84>
 8000702:	e18b      	b.n	8000a1c <nrf24_reset_EN+0x39c>
		{
			return NRF_ret_val_EN;
 8000704:	18bb      	adds	r3, r7, r2
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	e189      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
	}

	else {
		NRF_ret_val_EN = NRF_WriteReg_EN(CONFIG_REG, 0x08);
 800070a:	251f      	movs	r5, #31
 800070c:	197c      	adds	r4, r7, r5
 800070e:	2108      	movs	r1, #8
 8000710:	2000      	movs	r0, #0
 8000712:	f7ff fec9 	bl	80004a8 <NRF_WriteReg_EN>
 8000716:	0003      	movs	r3, r0
 8000718:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 800071a:	002a      	movs	r2, r5
 800071c:	18bb      	adds	r3, r7, r2
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b03      	cmp	r3, #3
 8000722:	d002      	beq.n	800072a <nrf24_reset_EN+0xaa>
		{
			return NRF_ret_val_EN;
 8000724:	18bb      	adds	r3, r7, r2
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	e179      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(EN_AA_REG, 0x3F);
 800072a:	251f      	movs	r5, #31
 800072c:	197c      	adds	r4, r7, r5
 800072e:	213f      	movs	r1, #63	; 0x3f
 8000730:	2001      	movs	r0, #1
 8000732:	f7ff feb9 	bl	80004a8 <NRF_WriteReg_EN>
 8000736:	0003      	movs	r3, r0
 8000738:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 800073a:	002a      	movs	r2, r5
 800073c:	18bb      	adds	r3, r7, r2
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b03      	cmp	r3, #3
 8000742:	d002      	beq.n	800074a <nrf24_reset_EN+0xca>
		{
			return NRF_ret_val_EN;
 8000744:	18bb      	adds	r3, r7, r2
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	e169      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(EN_RXADDR_REG, 0x03);
 800074a:	251f      	movs	r5, #31
 800074c:	197c      	adds	r4, r7, r5
 800074e:	2103      	movs	r1, #3
 8000750:	2002      	movs	r0, #2
 8000752:	f7ff fea9 	bl	80004a8 <NRF_WriteReg_EN>
 8000756:	0003      	movs	r3, r0
 8000758:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 800075a:	002a      	movs	r2, r5
 800075c:	18bb      	adds	r3, r7, r2
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b03      	cmp	r3, #3
 8000762:	d002      	beq.n	800076a <nrf24_reset_EN+0xea>
		{
			return NRF_ret_val_EN;
 8000764:	18bb      	adds	r3, r7, r2
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	e159      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(SETUP_AW_REG, 0x03);
 800076a:	251f      	movs	r5, #31
 800076c:	197c      	adds	r4, r7, r5
 800076e:	2103      	movs	r1, #3
 8000770:	2003      	movs	r0, #3
 8000772:	f7ff fe99 	bl	80004a8 <NRF_WriteReg_EN>
 8000776:	0003      	movs	r3, r0
 8000778:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 800077a:	002a      	movs	r2, r5
 800077c:	18bb      	adds	r3, r7, r2
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b03      	cmp	r3, #3
 8000782:	d002      	beq.n	800078a <nrf24_reset_EN+0x10a>
		{
			return NRF_ret_val_EN;
 8000784:	18bb      	adds	r3, r7, r2
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	e149      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(SETUP_RETR_REG, 0x03);
 800078a:	251f      	movs	r5, #31
 800078c:	197c      	adds	r4, r7, r5
 800078e:	2103      	movs	r1, #3
 8000790:	2004      	movs	r0, #4
 8000792:	f7ff fe89 	bl	80004a8 <NRF_WriteReg_EN>
 8000796:	0003      	movs	r3, r0
 8000798:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 800079a:	002a      	movs	r2, r5
 800079c:	18bb      	adds	r3, r7, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b03      	cmp	r3, #3
 80007a2:	d002      	beq.n	80007aa <nrf24_reset_EN+0x12a>
		{
			return NRF_ret_val_EN;
 80007a4:	18bb      	adds	r3, r7, r2
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	e139      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RF_CH_REG, 0x02);
 80007aa:	251f      	movs	r5, #31
 80007ac:	197c      	adds	r4, r7, r5
 80007ae:	2102      	movs	r1, #2
 80007b0:	2005      	movs	r0, #5
 80007b2:	f7ff fe79 	bl	80004a8 <NRF_WriteReg_EN>
 80007b6:	0003      	movs	r3, r0
 80007b8:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80007ba:	002a      	movs	r2, r5
 80007bc:	18bb      	adds	r3, r7, r2
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b03      	cmp	r3, #3
 80007c2:	d002      	beq.n	80007ca <nrf24_reset_EN+0x14a>
		{
			return NRF_ret_val_EN;
 80007c4:	18bb      	adds	r3, r7, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	e129      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RF_SETUP_REG, 0x0E);
 80007ca:	251f      	movs	r5, #31
 80007cc:	197c      	adds	r4, r7, r5
 80007ce:	210e      	movs	r1, #14
 80007d0:	2006      	movs	r0, #6
 80007d2:	f7ff fe69 	bl	80004a8 <NRF_WriteReg_EN>
 80007d6:	0003      	movs	r3, r0
 80007d8:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80007da:	002a      	movs	r2, r5
 80007dc:	18bb      	adds	r3, r7, r2
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d002      	beq.n	80007ea <nrf24_reset_EN+0x16a>
		{
			return NRF_ret_val_EN;
 80007e4:	18bb      	adds	r3, r7, r2
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	e119      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(STATUS_REG, 0x00);
 80007ea:	251f      	movs	r5, #31
 80007ec:	197c      	adds	r4, r7, r5
 80007ee:	2100      	movs	r1, #0
 80007f0:	2007      	movs	r0, #7
 80007f2:	f7ff fe59 	bl	80004a8 <NRF_WriteReg_EN>
 80007f6:	0003      	movs	r3, r0
 80007f8:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80007fa:	002a      	movs	r2, r5
 80007fc:	18bb      	adds	r3, r7, r2
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	2b03      	cmp	r3, #3
 8000802:	d002      	beq.n	800080a <nrf24_reset_EN+0x18a>
		{
			return NRF_ret_val_EN;
 8000804:	18bb      	adds	r3, r7, r2
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	e109      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(OBSERVE_TX_REG, 0x00);
 800080a:	251f      	movs	r5, #31
 800080c:	197c      	adds	r4, r7, r5
 800080e:	2100      	movs	r1, #0
 8000810:	2008      	movs	r0, #8
 8000812:	f7ff fe49 	bl	80004a8 <NRF_WriteReg_EN>
 8000816:	0003      	movs	r3, r0
 8000818:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 800081a:	002a      	movs	r2, r5
 800081c:	18bb      	adds	r3, r7, r2
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b03      	cmp	r3, #3
 8000822:	d002      	beq.n	800082a <nrf24_reset_EN+0x1aa>
		{
			return NRF_ret_val_EN;
 8000824:	18bb      	adds	r3, r7, r2
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	e0f9      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(CD_REG, 0x00);
 800082a:	251f      	movs	r5, #31
 800082c:	197c      	adds	r4, r7, r5
 800082e:	2100      	movs	r1, #0
 8000830:	2009      	movs	r0, #9
 8000832:	f7ff fe39 	bl	80004a8 <NRF_WriteReg_EN>
 8000836:	0003      	movs	r3, r0
 8000838:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 800083a:	002a      	movs	r2, r5
 800083c:	18bb      	adds	r3, r7, r2
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	2b03      	cmp	r3, #3
 8000842:	d002      	beq.n	800084a <nrf24_reset_EN+0x1ca>
		{
			return NRF_ret_val_EN;
 8000844:	18bb      	adds	r3, r7, r2
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	e0e9      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_WriteReg_Multi_EN(RX_ADDR_P0_REG, rx_addr_p0_def, 5);
 800084a:	2308      	movs	r3, #8
 800084c:	18fb      	adds	r3, r7, r3
 800084e:	2205      	movs	r2, #5
 8000850:	0019      	movs	r1, r3
 8000852:	200a      	movs	r0, #10
 8000854:	f7ff fe51 	bl	80004fa <NRF_WriteReg_Multi_EN>
		NRF_WriteReg_Multi_EN(RX_ADDR_P1_REG, rx_addr_p1_def, 5);
 8000858:	2318      	movs	r3, #24
 800085a:	18fb      	adds	r3, r7, r3
 800085c:	2205      	movs	r2, #5
 800085e:	0019      	movs	r1, r3
 8000860:	200b      	movs	r0, #11
 8000862:	f7ff fe4a 	bl	80004fa <NRF_WriteReg_Multi_EN>
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_ADDR_P2_REG, 0xC3);
 8000866:	251f      	movs	r5, #31
 8000868:	197c      	adds	r4, r7, r5
 800086a:	21c3      	movs	r1, #195	; 0xc3
 800086c:	200b      	movs	r0, #11
 800086e:	f7ff fe1b 	bl	80004a8 <NRF_WriteReg_EN>
 8000872:	0003      	movs	r3, r0
 8000874:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000876:	002a      	movs	r2, r5
 8000878:	18bb      	adds	r3, r7, r2
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	2b03      	cmp	r3, #3
 800087e:	d002      	beq.n	8000886 <nrf24_reset_EN+0x206>
		{
			return NRF_ret_val_EN;
 8000880:	18bb      	adds	r3, r7, r2
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	e0cb      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_ADDR_P3_REG, 0xC4);
 8000886:	251f      	movs	r5, #31
 8000888:	197c      	adds	r4, r7, r5
 800088a:	21c4      	movs	r1, #196	; 0xc4
 800088c:	200d      	movs	r0, #13
 800088e:	f7ff fe0b 	bl	80004a8 <NRF_WriteReg_EN>
 8000892:	0003      	movs	r3, r0
 8000894:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000896:	002a      	movs	r2, r5
 8000898:	18bb      	adds	r3, r7, r2
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b03      	cmp	r3, #3
 800089e:	d002      	beq.n	80008a6 <nrf24_reset_EN+0x226>
		{
			return NRF_ret_val_EN;
 80008a0:	18bb      	adds	r3, r7, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	e0bb      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_ADDR_P4_REG, 0xC5);
 80008a6:	251f      	movs	r5, #31
 80008a8:	197c      	adds	r4, r7, r5
 80008aa:	21c5      	movs	r1, #197	; 0xc5
 80008ac:	200e      	movs	r0, #14
 80008ae:	f7ff fdfb 	bl	80004a8 <NRF_WriteReg_EN>
 80008b2:	0003      	movs	r3, r0
 80008b4:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80008b6:	002a      	movs	r2, r5
 80008b8:	18bb      	adds	r3, r7, r2
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b03      	cmp	r3, #3
 80008be:	d002      	beq.n	80008c6 <nrf24_reset_EN+0x246>
		{
			return NRF_ret_val_EN;
 80008c0:	18bb      	adds	r3, r7, r2
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	e0ab      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_ADDR_P5_REG, 0xC6);
 80008c6:	251f      	movs	r5, #31
 80008c8:	197c      	adds	r4, r7, r5
 80008ca:	21c6      	movs	r1, #198	; 0xc6
 80008cc:	200f      	movs	r0, #15
 80008ce:	f7ff fdeb 	bl	80004a8 <NRF_WriteReg_EN>
 80008d2:	0003      	movs	r3, r0
 80008d4:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80008d6:	002a      	movs	r2, r5
 80008d8:	18bb      	adds	r3, r7, r2
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b03      	cmp	r3, #3
 80008de:	d002      	beq.n	80008e6 <nrf24_reset_EN+0x266>
		{
			return NRF_ret_val_EN;
 80008e0:	18bb      	adds	r3, r7, r2
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	e09b      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_WriteReg_Multi_EN(TX_ADDR_REG, tx_addr_def, 5);
 80008e6:	2310      	movs	r3, #16
 80008e8:	18fb      	adds	r3, r7, r3
 80008ea:	2205      	movs	r2, #5
 80008ec:	0019      	movs	r1, r3
 80008ee:	2010      	movs	r0, #16
 80008f0:	f7ff fe03 	bl	80004fa <NRF_WriteReg_Multi_EN>
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_PW_P0_REG, 0);
 80008f4:	251f      	movs	r5, #31
 80008f6:	197c      	adds	r4, r7, r5
 80008f8:	2100      	movs	r1, #0
 80008fa:	2011      	movs	r0, #17
 80008fc:	f7ff fdd4 	bl	80004a8 <NRF_WriteReg_EN>
 8000900:	0003      	movs	r3, r0
 8000902:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000904:	002a      	movs	r2, r5
 8000906:	18bb      	adds	r3, r7, r2
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b03      	cmp	r3, #3
 800090c:	d002      	beq.n	8000914 <nrf24_reset_EN+0x294>
		{
			return NRF_ret_val_EN;
 800090e:	18bb      	adds	r3, r7, r2
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	e084      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_PW_P1_REG, 0);
 8000914:	251f      	movs	r5, #31
 8000916:	197c      	adds	r4, r7, r5
 8000918:	2100      	movs	r1, #0
 800091a:	2012      	movs	r0, #18
 800091c:	f7ff fdc4 	bl	80004a8 <NRF_WriteReg_EN>
 8000920:	0003      	movs	r3, r0
 8000922:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000924:	002a      	movs	r2, r5
 8000926:	18bb      	adds	r3, r7, r2
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	2b03      	cmp	r3, #3
 800092c:	d002      	beq.n	8000934 <nrf24_reset_EN+0x2b4>
		{
			return NRF_ret_val_EN;
 800092e:	18bb      	adds	r3, r7, r2
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	e074      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_PW_P2_REG, 0);
 8000934:	251f      	movs	r5, #31
 8000936:	197c      	adds	r4, r7, r5
 8000938:	2100      	movs	r1, #0
 800093a:	2013      	movs	r0, #19
 800093c:	f7ff fdb4 	bl	80004a8 <NRF_WriteReg_EN>
 8000940:	0003      	movs	r3, r0
 8000942:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000944:	002a      	movs	r2, r5
 8000946:	18bb      	adds	r3, r7, r2
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b03      	cmp	r3, #3
 800094c:	d002      	beq.n	8000954 <nrf24_reset_EN+0x2d4>
		{
			return NRF_ret_val_EN;
 800094e:	18bb      	adds	r3, r7, r2
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	e064      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_PW_P3_REG, 0);
 8000954:	251f      	movs	r5, #31
 8000956:	197c      	adds	r4, r7, r5
 8000958:	2100      	movs	r1, #0
 800095a:	2014      	movs	r0, #20
 800095c:	f7ff fda4 	bl	80004a8 <NRF_WriteReg_EN>
 8000960:	0003      	movs	r3, r0
 8000962:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000964:	002a      	movs	r2, r5
 8000966:	18bb      	adds	r3, r7, r2
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b03      	cmp	r3, #3
 800096c:	d002      	beq.n	8000974 <nrf24_reset_EN+0x2f4>
		{
			return NRF_ret_val_EN;
 800096e:	18bb      	adds	r3, r7, r2
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	e054      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_PW_P4_REG, 0);
 8000974:	251f      	movs	r5, #31
 8000976:	197c      	adds	r4, r7, r5
 8000978:	2100      	movs	r1, #0
 800097a:	2015      	movs	r0, #21
 800097c:	f7ff fd94 	bl	80004a8 <NRF_WriteReg_EN>
 8000980:	0003      	movs	r3, r0
 8000982:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000984:	002a      	movs	r2, r5
 8000986:	18bb      	adds	r3, r7, r2
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b03      	cmp	r3, #3
 800098c:	d002      	beq.n	8000994 <nrf24_reset_EN+0x314>
		{
			return NRF_ret_val_EN;
 800098e:	18bb      	adds	r3, r7, r2
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	e044      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(RX_PW_P5_REG, 0);
 8000994:	251f      	movs	r5, #31
 8000996:	197c      	adds	r4, r7, r5
 8000998:	2100      	movs	r1, #0
 800099a:	2016      	movs	r0, #22
 800099c:	f7ff fd84 	bl	80004a8 <NRF_WriteReg_EN>
 80009a0:	0003      	movs	r3, r0
 80009a2:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80009a4:	002a      	movs	r2, r5
 80009a6:	18bb      	adds	r3, r7, r2
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b03      	cmp	r3, #3
 80009ac:	d002      	beq.n	80009b4 <nrf24_reset_EN+0x334>
		{
			return NRF_ret_val_EN;
 80009ae:	18bb      	adds	r3, r7, r2
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	e034      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(FIFO_STATUS_REG, 0x11);
 80009b4:	251f      	movs	r5, #31
 80009b6:	197c      	adds	r4, r7, r5
 80009b8:	2111      	movs	r1, #17
 80009ba:	2017      	movs	r0, #23
 80009bc:	f7ff fd74 	bl	80004a8 <NRF_WriteReg_EN>
 80009c0:	0003      	movs	r3, r0
 80009c2:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80009c4:	002a      	movs	r2, r5
 80009c6:	18bb      	adds	r3, r7, r2
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	d002      	beq.n	80009d4 <nrf24_reset_EN+0x354>
		{
			return NRF_ret_val_EN;
 80009ce:	18bb      	adds	r3, r7, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	e024      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(DYNPD_REG, 0);
 80009d4:	251f      	movs	r5, #31
 80009d6:	197c      	adds	r4, r7, r5
 80009d8:	2100      	movs	r1, #0
 80009da:	201c      	movs	r0, #28
 80009dc:	f7ff fd64 	bl	80004a8 <NRF_WriteReg_EN>
 80009e0:	0003      	movs	r3, r0
 80009e2:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 80009e4:	002a      	movs	r2, r5
 80009e6:	18bb      	adds	r3, r7, r2
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2b03      	cmp	r3, #3
 80009ec:	d006      	beq.n	80009fc <nrf24_reset_EN+0x37c>
		{
			return NRF_ret_val_EN;
 80009ee:	18bb      	adds	r3, r7, r2
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	e014      	b.n	8000a1e <nrf24_reset_EN+0x39e>
 80009f4:	08004a10 	.word	0x08004a10
 80009f8:	08004a18 	.word	0x08004a18
		}
		NRF_ret_val_EN = NRF_WriteReg_EN(FEATURE_REG, 0);
 80009fc:	251f      	movs	r5, #31
 80009fe:	197c      	adds	r4, r7, r5
 8000a00:	2100      	movs	r1, #0
 8000a02:	201d      	movs	r0, #29
 8000a04:	f7ff fd50 	bl	80004a8 <NRF_WriteReg_EN>
 8000a08:	0003      	movs	r3, r0
 8000a0a:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000a0c:	002a      	movs	r2, r5
 8000a0e:	18bb      	adds	r3, r7, r2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	2b03      	cmp	r3, #3
 8000a14:	d002      	beq.n	8000a1c <nrf24_reset_EN+0x39c>
		{
			return NRF_ret_val_EN;
 8000a16:	18bb      	adds	r3, r7, r2
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	e000      	b.n	8000a1e <nrf24_reset_EN+0x39e>
		}
	}
	return NRF_OK_EN;
 8000a1c:	2303      	movs	r3, #3
}
 8000a1e:	0018      	movs	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	b008      	add	sp, #32
 8000a24:	bdb0      	pop	{r4, r5, r7, pc}
 8000a26:	46c0      	nop			; (mov r8, r8)

08000a28 <NRF24_Init_EN>:


NRF_ret_val_en NRF24_Init_EN(NRF_HAL_function_str NRF_HAL_function_STR)
{
 8000a28:	b5b0      	push	{r4, r5, r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	003c      	movs	r4, r7
 8000a30:	6020      	str	r0, [r4, #0]
 8000a32:	6061      	str	r1, [r4, #4]
 8000a34:	60a2      	str	r2, [r4, #8]
 8000a36:	60e3      	str	r3, [r4, #12]
	NRF_ret_val_en NRF_ret_val_EN;

	NRF_HAL_function_local_STR.readSpiValue_EN_PF = NRF_HAL_function_STR.readSpiValue_EN_PF;
 8000a38:	003b      	movs	r3, r7
 8000a3a:	68da      	ldr	r2, [r3, #12]
 8000a3c:	4b4e      	ldr	r3, [pc, #312]	; (8000b78 <NRF24_Init_EN+0x150>)
 8000a3e:	60da      	str	r2, [r3, #12]
	NRF_HAL_function_local_STR.setCe_PF = NRF_HAL_function_STR.setCe_PF;
 8000a40:	003b      	movs	r3, r7
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	4b4c      	ldr	r3, [pc, #304]	; (8000b78 <NRF24_Init_EN+0x150>)
 8000a46:	601a      	str	r2, [r3, #0]
	NRF_HAL_function_local_STR.setIrq_PF = NRF_HAL_function_STR.setIrq_PF;
 8000a48:	003b      	movs	r3, r7
 8000a4a:	685a      	ldr	r2, [r3, #4]
 8000a4c:	4b4a      	ldr	r3, [pc, #296]	; (8000b78 <NRF24_Init_EN+0x150>)
 8000a4e:	605a      	str	r2, [r3, #4]
	NRF_HAL_function_local_STR.writeSpiValue_EN_PF = NRF_HAL_function_STR.writeSpiValue_EN_PF;
 8000a50:	003b      	movs	r3, r7
 8000a52:	689a      	ldr	r2, [r3, #8]
 8000a54:	4b48      	ldr	r3, [pc, #288]	; (8000b78 <NRF24_Init_EN+0x150>)
 8000a56:	609a      	str	r2, [r3, #8]

	// disable the chip before configuring the device
	NRF_HAL_function_local_STR.setCe_PF(false);
 8000a58:	4b47      	ldr	r3, [pc, #284]	; (8000b78 <NRF24_Init_EN+0x150>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	4798      	blx	r3
	//CS_UnSelect();


	// reset everything
	NRF_ret_val_EN = nrf24_reset_EN(0);
 8000a60:	2517      	movs	r5, #23
 8000a62:	197c      	adds	r4, r7, r5
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff fe0b 	bl	8000680 <nrf24_reset_EN>
 8000a6a:	0003      	movs	r3, r0
 8000a6c:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000a6e:	002a      	movs	r2, r5
 8000a70:	18bb      	adds	r3, r7, r2
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b03      	cmp	r3, #3
 8000a76:	d002      	beq.n	8000a7e <NRF24_Init_EN+0x56>
	{
		return NRF_ret_val_EN;
 8000a78:	18bb      	adds	r3, r7, r2
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	e077      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	NRF_ret_val_EN = NRF_WriteReg_EN(CONFIG_REG, 0);  // will be configured later
 8000a7e:	2517      	movs	r5, #23
 8000a80:	197c      	adds	r4, r7, r5
 8000a82:	2100      	movs	r1, #0
 8000a84:	2000      	movs	r0, #0
 8000a86:	f7ff fd0f 	bl	80004a8 <NRF_WriteReg_EN>
 8000a8a:	0003      	movs	r3, r0
 8000a8c:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000a8e:	002a      	movs	r2, r5
 8000a90:	18bb      	adds	r3, r7, r2
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b03      	cmp	r3, #3
 8000a96:	d002      	beq.n	8000a9e <NRF24_Init_EN+0x76>
	{
		return NRF_ret_val_EN;
 8000a98:	18bb      	adds	r3, r7, r2
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	e067      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	NRF_ret_val_EN = NRF_WriteReg_EN(EN_AA_REG, 0);  // No Auto ACK
 8000a9e:	2517      	movs	r5, #23
 8000aa0:	197c      	adds	r4, r7, r5
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	2001      	movs	r0, #1
 8000aa6:	f7ff fcff 	bl	80004a8 <NRF_WriteReg_EN>
 8000aaa:	0003      	movs	r3, r0
 8000aac:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000aae:	002a      	movs	r2, r5
 8000ab0:	18bb      	adds	r3, r7, r2
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b03      	cmp	r3, #3
 8000ab6:	d002      	beq.n	8000abe <NRF24_Init_EN+0x96>
	{
		return NRF_ret_val_EN;
 8000ab8:	18bb      	adds	r3, r7, r2
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	e057      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	NRF_ret_val_EN = NRF_WriteReg_EN(EN_RXADDR_REG, 0);  // Not Enabling any data pipe right now
 8000abe:	2517      	movs	r5, #23
 8000ac0:	197c      	adds	r4, r7, r5
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	2002      	movs	r0, #2
 8000ac6:	f7ff fcef 	bl	80004a8 <NRF_WriteReg_EN>
 8000aca:	0003      	movs	r3, r0
 8000acc:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000ace:	002a      	movs	r2, r5
 8000ad0:	18bb      	adds	r3, r7, r2
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b03      	cmp	r3, #3
 8000ad6:	d002      	beq.n	8000ade <NRF24_Init_EN+0xb6>
	{
		return NRF_ret_val_EN;
 8000ad8:	18bb      	adds	r3, r7, r2
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	e047      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	NRF_ret_val_EN = NRF_WriteReg_EN(SETUP_AW_REG, 0x03);  // 5 Bytes for the TX/RX address
 8000ade:	2517      	movs	r5, #23
 8000ae0:	197c      	adds	r4, r7, r5
 8000ae2:	2103      	movs	r1, #3
 8000ae4:	2003      	movs	r0, #3
 8000ae6:	f7ff fcdf 	bl	80004a8 <NRF_WriteReg_EN>
 8000aea:	0003      	movs	r3, r0
 8000aec:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000aee:	002a      	movs	r2, r5
 8000af0:	18bb      	adds	r3, r7, r2
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b03      	cmp	r3, #3
 8000af6:	d002      	beq.n	8000afe <NRF24_Init_EN+0xd6>
	{
		return NRF_ret_val_EN;
 8000af8:	18bb      	adds	r3, r7, r2
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	e037      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	NRF_ret_val_EN = NRF_WriteReg_EN(SETUP_RETR_REG, 0);   // No retransmission
 8000afe:	2517      	movs	r5, #23
 8000b00:	197c      	adds	r4, r7, r5
 8000b02:	2100      	movs	r1, #0
 8000b04:	2004      	movs	r0, #4
 8000b06:	f7ff fccf 	bl	80004a8 <NRF_WriteReg_EN>
 8000b0a:	0003      	movs	r3, r0
 8000b0c:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000b0e:	002a      	movs	r2, r5
 8000b10:	18bb      	adds	r3, r7, r2
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b03      	cmp	r3, #3
 8000b16:	d002      	beq.n	8000b1e <NRF24_Init_EN+0xf6>
	{
		return NRF_ret_val_EN;
 8000b18:	18bb      	adds	r3, r7, r2
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	e027      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	NRF_ret_val_EN = NRF_WriteReg_EN(RF_CH_REG, 0);  // will be setup during Tx or RX
 8000b1e:	2517      	movs	r5, #23
 8000b20:	197c      	adds	r4, r7, r5
 8000b22:	2100      	movs	r1, #0
 8000b24:	2005      	movs	r0, #5
 8000b26:	f7ff fcbf 	bl	80004a8 <NRF_WriteReg_EN>
 8000b2a:	0003      	movs	r3, r0
 8000b2c:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000b2e:	002a      	movs	r2, r5
 8000b30:	18bb      	adds	r3, r7, r2
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b03      	cmp	r3, #3
 8000b36:	d002      	beq.n	8000b3e <NRF24_Init_EN+0x116>
	{
		return NRF_ret_val_EN;
 8000b38:	18bb      	adds	r3, r7, r2
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	e017      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	NRF_ret_val_EN = NRF_WriteReg_EN(RF_SETUP_REG, 0x0E);   // Power= 0db, data rate = 2Mbps
 8000b3e:	2517      	movs	r5, #23
 8000b40:	197c      	adds	r4, r7, r5
 8000b42:	210e      	movs	r1, #14
 8000b44:	2006      	movs	r0, #6
 8000b46:	f7ff fcaf 	bl	80004a8 <NRF_WriteReg_EN>
 8000b4a:	0003      	movs	r3, r0
 8000b4c:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000b4e:	002a      	movs	r2, r5
 8000b50:	18bb      	adds	r3, r7, r2
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b03      	cmp	r3, #3
 8000b56:	d002      	beq.n	8000b5e <NRF24_Init_EN+0x136>
	{
		return NRF_ret_val_EN;
 8000b58:	18bb      	adds	r3, r7, r2
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	e007      	b.n	8000b6e <NRF24_Init_EN+0x146>
	}

	// Enable the chip after configuring the device
	NRF_HAL_function_local_STR.setCe_PF(true);
 8000b5e:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <NRF24_Init_EN+0x150>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	2001      	movs	r0, #1
 8000b64:	4798      	blx	r3
	//CS_Select();
	NRF_isInit_B = true;
 8000b66:	4b05      	ldr	r3, [pc, #20]	; (8000b7c <NRF24_Init_EN+0x154>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	701a      	strb	r2, [r3, #0]

	return NRF_OK_EN;
 8000b6c:	2303      	movs	r3, #3
}
 8000b6e:	0018      	movs	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b006      	add	sp, #24
 8000b74:	bdb0      	pop	{r4, r5, r7, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	20000040 	.word	0x20000040
 8000b7c:	20000050 	.word	0x20000050

08000b80 <NRF24_TxMode_EN>:


// set up the Tx mode
NRF_ret_val_en NRF24_TxMode_EN(uint8_t *Address_U8P, uint8_t channel_U8)
{
 8000b80:	b5b0      	push	{r4, r5, r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	000a      	movs	r2, r1
 8000b8a:	1cfb      	adds	r3, r7, #3
 8000b8c:	701a      	strb	r2, [r3, #0]
	if(NRF_isInit_B == false)
 8000b8e:	4b32      	ldr	r3, [pc, #200]	; (8000c58 <NRF24_TxMode_EN+0xd8>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	2201      	movs	r2, #1
 8000b94:	4053      	eors	r3, r2
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <NRF24_TxMode_EN+0x20>
	{
		return NRF_NOT_INIT_EN;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	e057      	b.n	8000c50 <NRF24_TxMode_EN+0xd0>
	}
	NRF_ret_val_en NRF_ret_val_EN;

	// disable the chip before configuring the device
	NRF_HAL_function_local_STR.setCe_PF(false);
 8000ba0:	4b2e      	ldr	r3, [pc, #184]	; (8000c5c <NRF24_TxMode_EN+0xdc>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	4798      	blx	r3

	NRF_ret_val_EN = NRF_WriteReg_EN (RF_CH_REG, channel_U8);  // select the channel
 8000ba8:	250f      	movs	r5, #15
 8000baa:	197c      	adds	r4, r7, r5
 8000bac:	1cfb      	adds	r3, r7, #3
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	0019      	movs	r1, r3
 8000bb2:	2005      	movs	r0, #5
 8000bb4:	f7ff fc78 	bl	80004a8 <NRF_WriteReg_EN>
 8000bb8:	0003      	movs	r3, r0
 8000bba:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000bbc:	197b      	adds	r3, r7, r5
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b03      	cmp	r3, #3
 8000bc2:	d002      	beq.n	8000bca <NRF24_TxMode_EN+0x4a>
	{
		return NRF_ret_val_EN;
 8000bc4:	197b      	adds	r3, r7, r5
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	e042      	b.n	8000c50 <NRF24_TxMode_EN+0xd0>
	}

	NRF_ret_val_EN = NRF_WriteReg_Multi_EN(TX_ADDR_REG, Address_U8P, 5);  // Write the TX address
 8000bca:	250f      	movs	r5, #15
 8000bcc:	197c      	adds	r4, r7, r5
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2205      	movs	r2, #5
 8000bd2:	0019      	movs	r1, r3
 8000bd4:	2010      	movs	r0, #16
 8000bd6:	f7ff fc90 	bl	80004fa <NRF_WriteReg_Multi_EN>
 8000bda:	0003      	movs	r3, r0
 8000bdc:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000bde:	197b      	adds	r3, r7, r5
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	d002      	beq.n	8000bec <NRF24_TxMode_EN+0x6c>
	{
		return NRF_ret_val_EN;
 8000be6:	197b      	adds	r3, r7, r5
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	e031      	b.n	8000c50 <NRF24_TxMode_EN+0xd0>
	}


	// power up the device
	uint8_t config = 0;
 8000bec:	210e      	movs	r1, #14
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
	NRF_ret_val_EN = nrf24_ReadReg_EN(CONFIG_REG,&config);
 8000bf4:	250f      	movs	r5, #15
 8000bf6:	197c      	adds	r4, r7, r5
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	0019      	movs	r1, r3
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f7ff fd05 	bl	800060c <nrf24_ReadReg_EN>
 8000c02:	0003      	movs	r3, r0
 8000c04:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000c06:	197b      	adds	r3, r7, r5
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d002      	beq.n	8000c14 <NRF24_TxMode_EN+0x94>
	{
		return NRF_ret_val_EN;
 8000c0e:	197b      	adds	r3, r7, r5
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	e01d      	b.n	8000c50 <NRF24_TxMode_EN+0xd0>
	}

	config = config | (1<<1);   // write 1 in the PWR_UP bit
 8000c14:	210e      	movs	r1, #14
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	b2da      	uxtb	r2, r3
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	701a      	strb	r2, [r3, #0]

	NRF_ret_val_EN = NRF_WriteReg_EN (CONFIG_REG, config);
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	250f      	movs	r5, #15
 8000c2a:	197c      	adds	r4, r7, r5
 8000c2c:	0019      	movs	r1, r3
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f7ff fc3a 	bl	80004a8 <NRF_WriteReg_EN>
 8000c34:	0003      	movs	r3, r0
 8000c36:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000c38:	197b      	adds	r3, r7, r5
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b03      	cmp	r3, #3
 8000c3e:	d002      	beq.n	8000c46 <NRF24_TxMode_EN+0xc6>
	{
		return NRF_ret_val_EN;
 8000c40:	197b      	adds	r3, r7, r5
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	e004      	b.n	8000c50 <NRF24_TxMode_EN+0xd0>
	}

	// Enable the chip after configuring the device
	NRF_HAL_function_local_STR.setCe_PF(true);
 8000c46:	4b05      	ldr	r3, [pc, #20]	; (8000c5c <NRF24_TxMode_EN+0xdc>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	4798      	blx	r3

	return NRF_OK_EN;
 8000c4e:	2303      	movs	r3, #3
}
 8000c50:	0018      	movs	r0, r3
 8000c52:	46bd      	mov	sp, r7
 8000c54:	b004      	add	sp, #16
 8000c56:	bdb0      	pop	{r4, r5, r7, pc}
 8000c58:	20000050 	.word	0x20000050
 8000c5c:	20000040 	.word	0x20000040

08000c60 <NRF24_Transmit_EN>:


// transmit the data
NRF_ret_val_en NRF24_Transmit_EN(uint8_t *data_U8A, uint8_t size_data_U8)
{
 8000c60:	b5b0      	push	{r4, r5, r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	000a      	movs	r2, r1
 8000c6a:	1cfb      	adds	r3, r7, #3
 8000c6c:	701a      	strb	r2, [r3, #0]
	if(NRF_isInit_B == false)
 8000c6e:	4b3b      	ldr	r3, [pc, #236]	; (8000d5c <NRF24_Transmit_EN+0xfc>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2201      	movs	r2, #1
 8000c74:	4053      	eors	r3, r2
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <NRF24_Transmit_EN+0x20>
	{
		return NRF_NOT_INIT_EN;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e069      	b.n	8000d54 <NRF24_Transmit_EN+0xf4>
	}
	if(size_data_U8>cSIZE_BUFFER_TX_MAX_U8)
 8000c80:	1cfb      	adds	r3, r7, #3
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b20      	cmp	r3, #32
 8000c86:	d901      	bls.n	8000c8c <NRF24_Transmit_EN+0x2c>
	{
		return NRF_SIZE_BUFFER_TX_TOO_LARGE_EN;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	e063      	b.n	8000d54 <NRF24_Transmit_EN+0xf4>
	}

	uint8_t cmdtosend = 0;
 8000c8c:	210d      	movs	r1, #13
 8000c8e:	187b      	adds	r3, r7, r1
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
	NRF_ret_val_en NRF_ret_val_EN;
	HAL_ret_val_en HAL_ret_val_EN;
	uint8_t fifostatus = 0;
 8000c94:	230c      	movs	r3, #12
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]

	// payload command
	cmdtosend = W_TX_PAYLOAD_REG;
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	22a0      	movs	r2, #160	; 0xa0
 8000ca0:	701a      	strb	r2, [r3, #0]
	HAL_ret_val_EN = HAL_writeSpiValue_EN(&cmdtosend, 1);
 8000ca2:	250f      	movs	r5, #15
 8000ca4:	197c      	adds	r4, r7, r5
 8000ca6:	187b      	adds	r3, r7, r1
 8000ca8:	2101      	movs	r1, #1
 8000caa:	0018      	movs	r0, r3
 8000cac:	f000 f880 	bl	8000db0 <HAL_writeSpiValue_EN>
 8000cb0:	0003      	movs	r3, r0
 8000cb2:	7023      	strb	r3, [r4, #0]
	if(HAL_ret_val_EN != SPI_WRITE_OK_EN)
 8000cb4:	197b      	adds	r3, r7, r5
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b03      	cmp	r3, #3
 8000cba:	d001      	beq.n	8000cc0 <NRF24_Transmit_EN+0x60>
	{
		return NRF_SPI_ERROR_EN;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	e049      	b.n	8000d54 <NRF24_Transmit_EN+0xf4>
	}

	// send the payload
	HAL_ret_val_EN = HAL_writeSpiValue_EN(data_U8A, size_data_U8);
 8000cc0:	1cfb      	adds	r3, r7, #3
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	250f      	movs	r5, #15
 8000cc8:	197c      	adds	r4, r7, r5
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	0011      	movs	r1, r2
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f000 f86e 	bl	8000db0 <HAL_writeSpiValue_EN>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	7023      	strb	r3, [r4, #0]
	if(HAL_ret_val_EN != SPI_WRITE_OK_EN)
 8000cd8:	197b      	adds	r3, r7, r5
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b03      	cmp	r3, #3
 8000cde:	d001      	beq.n	8000ce4 <NRF24_Transmit_EN+0x84>
	{
		return NRF_SPI_ERROR_EN;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e037      	b.n	8000d54 <NRF24_Transmit_EN+0xf4>
	}

	HAL_delay_ms(1);
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f000 f8e1 	bl	8000eac <HAL_delay_ms>

	NRF_ret_val_EN = nrf24_ReadReg_EN(FIFO_STATUS_REG, &fifostatus);
 8000cea:	250e      	movs	r5, #14
 8000cec:	197c      	adds	r4, r7, r5
 8000cee:	230c      	movs	r3, #12
 8000cf0:	18fb      	adds	r3, r7, r3
 8000cf2:	0019      	movs	r1, r3
 8000cf4:	2017      	movs	r0, #23
 8000cf6:	f7ff fc89 	bl	800060c <nrf24_ReadReg_EN>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	7023      	strb	r3, [r4, #0]
	if(NRF_ret_val_EN != NRF_OK_EN)
 8000cfe:	197b      	adds	r3, r7, r5
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b03      	cmp	r3, #3
 8000d04:	d002      	beq.n	8000d0c <NRF24_Transmit_EN+0xac>
	{
		return NRF_ret_val_EN;
 8000d06:	197b      	adds	r3, r7, r5
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	e023      	b.n	8000d54 <NRF24_Transmit_EN+0xf4>
	}

	// check the fourth bit of FIFO_STATUS to know if the TX fifo is empty
	if ((fifostatus&(1<<4)) && (!(fifostatus&(1<<3))))
 8000d0c:	210c      	movs	r1, #12
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	001a      	movs	r2, r3
 8000d14:	2310      	movs	r3, #16
 8000d16:	4013      	ands	r3, r2
 8000d18:	d01b      	beq.n	8000d52 <NRF24_Transmit_EN+0xf2>
 8000d1a:	187b      	adds	r3, r7, r1
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	001a      	movs	r2, r3
 8000d20:	2308      	movs	r3, #8
 8000d22:	4013      	ands	r3, r2
 8000d24:	d115      	bne.n	8000d52 <NRF24_Transmit_EN+0xf2>
	{
		cmdtosend = FLUSH_TX_REG;
 8000d26:	210d      	movs	r1, #13
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	22e1      	movs	r2, #225	; 0xe1
 8000d2c:	701a      	strb	r2, [r3, #0]
		NRF_ret_val_EN = nrfsendCmd_EN(cmdtosend);
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	250e      	movs	r5, #14
 8000d34:	197c      	adds	r4, r7, r5
 8000d36:	0018      	movs	r0, r3
 8000d38:	f7ff fc88 	bl	800064c <nrfsendCmd_EN>
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	7023      	strb	r3, [r4, #0]
		if(NRF_ret_val_EN != NRF_OK_EN)
 8000d40:	197b      	adds	r3, r7, r5
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	d002      	beq.n	8000d4e <NRF24_Transmit_EN+0xee>
		{
			return NRF_ret_val_EN;
 8000d48:	197b      	adds	r3, r7, r5
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	e002      	b.n	8000d54 <NRF24_Transmit_EN+0xf4>
		}
		return NRF_OK_EN;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	e000      	b.n	8000d54 <NRF24_Transmit_EN+0xf4>
	}
	return NRF_OK_EN;
 8000d52:	2303      	movs	r3, #3
}
 8000d54:	0018      	movs	r0, r3
 8000d56:	46bd      	mov	sp, r7
 8000d58:	b004      	add	sp, #16
 8000d5a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d5c:	20000050 	.word	0x20000050

08000d60 <HAL_setCE>:
	HAL_spiIsInit = true;
	SPI_init();
}

inline void HAL_setCE(bool state_B)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	0002      	movs	r2, r0
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, CE_Pin, state_B);
 8000d6c:	1dfb      	adds	r3, r7, #7
 8000d6e:	781a      	ldrb	r2, [r3, #0]
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	4803      	ldr	r0, [pc, #12]	; (8000d84 <HAL_setCE+0x24>)
 8000d76:	0019      	movs	r1, r3
 8000d78:	f001 f85a 	bl	8001e30 <HAL_GPIO_WritePin>
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	50000400 	.word	0x50000400

08000d88 <HAL_setIRQ>:

inline void HAL_setIRQ(bool state_B)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	0002      	movs	r2, r0
 8000d90:	1dfb      	adds	r3, r7, #7
 8000d92:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, IRQ_Pin, state_B);
 8000d94:	1dfb      	adds	r3, r7, #7
 8000d96:	781a      	ldrb	r2, [r3, #0]
 8000d98:	2380      	movs	r3, #128	; 0x80
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	4803      	ldr	r0, [pc, #12]	; (8000dac <HAL_setIRQ+0x24>)
 8000d9e:	0019      	movs	r1, r3
 8000da0:	f001 f846 	bl	8001e30 <HAL_GPIO_WritePin>
}
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b002      	add	sp, #8
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	50000400 	.word	0x50000400

08000db0 <HAL_writeSpiValue_EN>:

HAL_ret_val_en HAL_writeSpiValue_EN(uint8_t* value_U8A, uint16_t size_value_U16)
{
 8000db0:	b5b0      	push	{r4, r5, r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	000a      	movs	r2, r1
 8000dba:	1cbb      	adds	r3, r7, #2
 8000dbc:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000dbe:	2380      	movs	r3, #128	; 0x80
 8000dc0:	0219      	lsls	r1, r3, #8
 8000dc2:	23a0      	movs	r3, #160	; 0xa0
 8000dc4:	05db      	lsls	r3, r3, #23
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f001 f831 	bl	8001e30 <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_Transmit(&hspi1, value_U8A, size_value_U16, 100);
 8000dce:	250f      	movs	r5, #15
 8000dd0:	197c      	adds	r4, r7, r5
 8000dd2:	1cbb      	adds	r3, r7, #2
 8000dd4:	881a      	ldrh	r2, [r3, #0]
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	480c      	ldr	r0, [pc, #48]	; (8000e0c <HAL_writeSpiValue_EN+0x5c>)
 8000dda:	2364      	movs	r3, #100	; 0x64
 8000ddc:	f001 ff9b 	bl	8002d16 <HAL_SPI_Transmit>
 8000de0:	0003      	movs	r3, r0
 8000de2:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000de4:	2380      	movs	r3, #128	; 0x80
 8000de6:	0219      	lsls	r1, r3, #8
 8000de8:	23a0      	movs	r3, #160	; 0xa0
 8000dea:	05db      	lsls	r3, r3, #23
 8000dec:	2201      	movs	r2, #1
 8000dee:	0018      	movs	r0, r3
 8000df0:	f001 f81e 	bl	8001e30 <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 8000df4:	197b      	adds	r3, r7, r5
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <HAL_writeSpiValue_EN+0x50>
	{
		return SPI_WRITE_ERROR_EN;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	e000      	b.n	8000e02 <HAL_writeSpiValue_EN+0x52>
	}
	else
	{
		return SPI_WRITE_OK_EN;
 8000e00:	2303      	movs	r3, #3
	}
}
 8000e02:	0018      	movs	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b004      	add	sp, #16
 8000e08:	bdb0      	pop	{r4, r5, r7, pc}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	20000054 	.word	0x20000054

08000e10 <HAL_readSpiValue_EN>:

HAL_ret_val_en HAL_readSpiValue_EN(uint8_t reg_U8, uint8_t* read_value_U8A,uint16_t size_read_value_U16)
{
 8000e10:	b5b0      	push	{r4, r5, r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6039      	str	r1, [r7, #0]
 8000e18:	0011      	movs	r1, r2
 8000e1a:	1dfb      	adds	r3, r7, #7
 8000e1c:	1c02      	adds	r2, r0, #0
 8000e1e:	701a      	strb	r2, [r3, #0]
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	1c0a      	adds	r2, r1, #0
 8000e24:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret_val;
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	0219      	lsls	r1, r3, #8
 8000e2a:	23a0      	movs	r3, #160	; 0xa0
 8000e2c:	05db      	lsls	r3, r3, #23
 8000e2e:	2200      	movs	r2, #0
 8000e30:	0018      	movs	r0, r3
 8000e32:	f000 fffd 	bl	8001e30 <HAL_GPIO_WritePin>
	ret_val = HAL_SPI_Transmit(&hspi1, &reg_U8, 1, 100);
 8000e36:	250f      	movs	r5, #15
 8000e38:	197c      	adds	r4, r7, r5
 8000e3a:	1df9      	adds	r1, r7, #7
 8000e3c:	481a      	ldr	r0, [pc, #104]	; (8000ea8 <HAL_readSpiValue_EN+0x98>)
 8000e3e:	2364      	movs	r3, #100	; 0x64
 8000e40:	2201      	movs	r2, #1
 8000e42:	f001 ff68 	bl	8002d16 <HAL_SPI_Transmit>
 8000e46:	0003      	movs	r3, r0
 8000e48:	7023      	strb	r3, [r4, #0]
	if (ret_val != HAL_OK)
 8000e4a:	197b      	adds	r3, r7, r5
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d009      	beq.n	8000e66 <HAL_readSpiValue_EN+0x56>
	{
		HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000e52:	2380      	movs	r3, #128	; 0x80
 8000e54:	0219      	lsls	r1, r3, #8
 8000e56:	23a0      	movs	r3, #160	; 0xa0
 8000e58:	05db      	lsls	r3, r3, #23
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f000 ffe7 	bl	8001e30 <HAL_GPIO_WritePin>
		return SPI_READ_ERROR_EN;
 8000e62:	2304      	movs	r3, #4
 8000e64:	e01b      	b.n	8000e9e <HAL_readSpiValue_EN+0x8e>
	}
	ret_val = HAL_SPI_Receive(&hspi1, read_value_U8A, size_read_value_U16+1, 100);
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	881b      	ldrh	r3, [r3, #0]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	250f      	movs	r5, #15
 8000e70:	197c      	adds	r4, r7, r5
 8000e72:	6839      	ldr	r1, [r7, #0]
 8000e74:	480c      	ldr	r0, [pc, #48]	; (8000ea8 <HAL_readSpiValue_EN+0x98>)
 8000e76:	2364      	movs	r3, #100	; 0x64
 8000e78:	f002 f8aa 	bl	8002fd0 <HAL_SPI_Receive>
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	0219      	lsls	r1, r3, #8
 8000e84:	23a0      	movs	r3, #160	; 0xa0
 8000e86:	05db      	lsls	r3, r3, #23
 8000e88:	2201      	movs	r2, #1
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f000 ffd0 	bl	8001e30 <HAL_GPIO_WritePin>
	if (ret_val != HAL_OK)
 8000e90:	197b      	adds	r3, r7, r5
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <HAL_readSpiValue_EN+0x8c>
	{
		return SPI_READ_ERROR_EN;
 8000e98:	2304      	movs	r3, #4
 8000e9a:	e000      	b.n	8000e9e <HAL_readSpiValue_EN+0x8e>
	}
	else
	{
		return SPI_READ_OK_EN;
 8000e9c:	2305      	movs	r3, #5
	}
}
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b004      	add	sp, #16
 8000ea4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	20000054 	.word	0x20000054

08000eac <HAL_delay_ms>:

inline void HAL_delay_ms(uint32_t time_ms_U32)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_Delay(time_ms_U32);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 fb9c 	bl	80015f4 <HAL_Delay>
}
 8000ebc:	46c0      	nop			; (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eca:	f000 fb23 	bl	8001514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ece:	f000 f847 	bl	8000f60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed2:	f000 f937 	bl	8001144 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ed6:	f000 f917 	bl	8001108 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000eda:	f000 f8e5 	bl	80010a8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000ede:	f000 f8ab 	bl	8001038 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  NRF24_Init_EN(NRF_HAL_function_local_STR);
 8000ee2:	4b1a      	ldr	r3, [pc, #104]	; (8000f4c <main+0x88>)
 8000ee4:	6818      	ldr	r0, [r3, #0]
 8000ee6:	6859      	ldr	r1, [r3, #4]
 8000ee8:	689a      	ldr	r2, [r3, #8]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	f7ff fd9c 	bl	8000a28 <NRF24_Init_EN>

  uint8_t trame[] = {0x01, 0x02, 0x03, 0x04}; // Remplacez cela par votre propre trame
 8000ef0:	2108      	movs	r1, #8
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	4a16      	ldr	r2, [pc, #88]	; (8000f50 <main+0x8c>)
 8000ef6:	601a      	str	r2, [r3, #0]

  size_t trame_length = sizeof(trame) / sizeof(trame[0]);
 8000ef8:	2304      	movs	r3, #4
 8000efa:	60fb      	str	r3, [r7, #12]

  uint8_t crc = calculate_crc8_U8(trame, trame_length);
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	0011      	movs	r1, r2
 8000f04:	0018      	movs	r0, r3
 8000f06:	f000 fa8d 	bl	8001424 <calculate_crc8_U8>
 8000f0a:	0003      	movs	r3, r0
 8000f0c:	001a      	movs	r2, r3
 8000f0e:	1dfb      	adds	r3, r7, #7
 8000f10:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, &crc, 1, 1000);
 8000f12:	23fa      	movs	r3, #250	; 0xfa
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	1df9      	adds	r1, r7, #7
 8000f18:	480e      	ldr	r0, [pc, #56]	; (8000f54 <main+0x90>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	f002 fce4 	bl	80038e8 <HAL_UART_Transmit>
#ifdef RX_MODE
  NRF24_RxMode(RxAddress, 10);
#else
  NRF24_TxMode_EN(TxAddress, 10);
 8000f20:	4b0d      	ldr	r3, [pc, #52]	; (8000f58 <main+0x94>)
 8000f22:	210a      	movs	r1, #10
 8000f24:	0018      	movs	r0, r3
 8000f26:	f7ff fe2b 	bl	8000b80 <NRF24_TxMode_EN>
	  {
		  NRF24_Receive_EN(RxData);
		  HAL_UART_Transmit(&huart2, RxData, strlen((char *)RxData), 1000);
	  }
#else
	  if (NRF24_Transmit_EN(TxData,12) == 1)
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <main+0x98>)
 8000f2c:	210c      	movs	r1, #12
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff fe96 	bl	8000c60 <NRF24_Transmit_EN>
 8000f34:	0003      	movs	r3, r0
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d102      	bne.n	8000f40 <main+0x7c>
	  {
		  HAL_Delay(1);
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f000 fb5a 	bl	80015f4 <HAL_Delay>
	  }

	  HAL_Delay(1000);
 8000f40:	23fa      	movs	r3, #250	; 0xfa
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	0018      	movs	r0, r3
 8000f46:	f000 fb55 	bl	80015f4 <HAL_Delay>
	  if (NRF24_Transmit_EN(TxData,12) == 1)
 8000f4a:	e7ee      	b.n	8000f2a <main+0x66>
 8000f4c:	08004a20 	.word	0x08004a20
 8000f50:	04030201 	.word	0x04030201
 8000f54:	200000ac 	.word	0x200000ac
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000008 	.word	0x20000008

08000f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b099      	sub	sp, #100	; 0x64
 8000f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f66:	242c      	movs	r4, #44	; 0x2c
 8000f68:	193b      	adds	r3, r7, r4
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	2334      	movs	r3, #52	; 0x34
 8000f6e:	001a      	movs	r2, r3
 8000f70:	2100      	movs	r1, #0
 8000f72:	f003 fd15 	bl	80049a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f76:	2318      	movs	r3, #24
 8000f78:	18fb      	adds	r3, r7, r3
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	2314      	movs	r3, #20
 8000f7e:	001a      	movs	r2, r3
 8000f80:	2100      	movs	r1, #0
 8000f82:	f003 fd0d 	bl	80049a0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f86:	003b      	movs	r3, r7
 8000f88:	0018      	movs	r0, r3
 8000f8a:	2318      	movs	r3, #24
 8000f8c:	001a      	movs	r2, r3
 8000f8e:	2100      	movs	r1, #0
 8000f90:	f003 fd06 	bl	80049a0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f94:	4b26      	ldr	r3, [pc, #152]	; (8001030 <SystemClock_Config+0xd0>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a26      	ldr	r2, [pc, #152]	; (8001034 <SystemClock_Config+0xd4>)
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	4b24      	ldr	r3, [pc, #144]	; (8001030 <SystemClock_Config+0xd0>)
 8000f9e:	2180      	movs	r1, #128	; 0x80
 8000fa0:	0109      	lsls	r1, r1, #4
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fa6:	0021      	movs	r1, r4
 8000fa8:	187b      	adds	r3, r7, r1
 8000faa:	2210      	movs	r2, #16
 8000fac:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fae:	187b      	adds	r3, r7, r1
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fb4:	187b      	adds	r3, r7, r1
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000fba:	187b      	adds	r3, r7, r1
 8000fbc:	22a0      	movs	r2, #160	; 0xa0
 8000fbe:	0212      	lsls	r2, r2, #8
 8000fc0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fc2:	187b      	adds	r3, r7, r1
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc8:	187b      	adds	r3, r7, r1
 8000fca:	0018      	movs	r0, r3
 8000fcc:	f000 ff4e 	bl	8001e6c <HAL_RCC_OscConfig>
 8000fd0:	1e03      	subs	r3, r0, #0
 8000fd2:	d001      	beq.n	8000fd8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000fd4:	f000 f918 	bl	8001208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd8:	2118      	movs	r1, #24
 8000fda:	187b      	adds	r3, r7, r1
 8000fdc:	220f      	movs	r2, #15
 8000fde:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000fe0:	187b      	adds	r3, r7, r1
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe6:	187b      	adds	r3, r7, r1
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fec:	187b      	adds	r3, r7, r1
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff2:	187b      	adds	r3, r7, r1
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ff8:	187b      	adds	r3, r7, r1
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f001 fab1 	bl	8002564 <HAL_RCC_ClockConfig>
 8001002:	1e03      	subs	r3, r0, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001006:	f000 f8ff 	bl	8001208 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800100a:	003b      	movs	r3, r7
 800100c:	2202      	movs	r2, #2
 800100e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001010:	003b      	movs	r3, r7
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001016:	003b      	movs	r3, r7
 8001018:	0018      	movs	r0, r3
 800101a:	f001 fcc7 	bl	80029ac <HAL_RCCEx_PeriphCLKConfig>
 800101e:	1e03      	subs	r3, r0, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001022:	f000 f8f1 	bl	8001208 <Error_Handler>
  }
}
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	46bd      	mov	sp, r7
 800102a:	b019      	add	sp, #100	; 0x64
 800102c:	bd90      	pop	{r4, r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	40007000 	.word	0x40007000
 8001034:	ffffe7ff 	.word	0xffffe7ff

08001038 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800103c:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <MX_SPI1_Init+0x68>)
 800103e:	4a19      	ldr	r2, [pc, #100]	; (80010a4 <MX_SPI1_Init+0x6c>)
 8001040:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001042:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001044:	2282      	movs	r2, #130	; 0x82
 8001046:	0052      	lsls	r2, r2, #1
 8001048:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <MX_SPI1_Init+0x68>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001050:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001056:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800105c:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <MX_SPI1_Init+0x68>)
 800105e:	2200      	movs	r2, #0
 8001060:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001064:	2280      	movs	r2, #128	; 0x80
 8001066:	0092      	lsls	r2, r2, #2
 8001068:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800106a:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <MX_SPI1_Init+0x68>)
 800106c:	2200      	movs	r2, #0
 800106e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001070:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001072:	2200      	movs	r2, #0
 8001074:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001076:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001078:	2200      	movs	r2, #0
 800107a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <MX_SPI1_Init+0x68>)
 800107e:	2200      	movs	r2, #0
 8001080:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001082:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001084:	2207      	movs	r2, #7
 8001086:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <MX_SPI1_Init+0x68>)
 800108a:	0018      	movs	r0, r3
 800108c:	f001 fdba 	bl	8002c04 <HAL_SPI_Init>
 8001090:	1e03      	subs	r3, r0, #0
 8001092:	d001      	beq.n	8001098 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001094:	f000 f8b8 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001098:	46c0      	nop			; (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	20000054 	.word	0x20000054
 80010a4:	40013000 	.word	0x40013000

080010a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010ac:	4b14      	ldr	r3, [pc, #80]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010ae:	4a15      	ldr	r2, [pc, #84]	; (8001104 <MX_USART2_UART_Init+0x5c>)
 80010b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010b2:	4b13      	ldr	r3, [pc, #76]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010b4:	22e1      	movs	r2, #225	; 0xe1
 80010b6:	0252      	lsls	r2, r2, #9
 80010b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010ba:	4b11      	ldr	r3, [pc, #68]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010c0:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010c6:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010cc:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010ce:	220c      	movs	r2, #12
 80010d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d2:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d8:	4b09      	ldr	r3, [pc, #36]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010de:	4b08      	ldr	r3, [pc, #32]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ea:	4b05      	ldr	r3, [pc, #20]	; (8001100 <MX_USART2_UART_Init+0x58>)
 80010ec:	0018      	movs	r0, r3
 80010ee:	f002 fba7 	bl	8003840 <HAL_UART_Init>
 80010f2:	1e03      	subs	r3, r0, #0
 80010f4:	d001      	beq.n	80010fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010f6:	f000 f887 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	200000ac 	.word	0x200000ac
 8001104:	40004400 	.word	0x40004400

08001108 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800110e:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <MX_DMA_Init+0x38>)
 8001110:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <MX_DMA_Init+0x38>)
 8001114:	2101      	movs	r1, #1
 8001116:	430a      	orrs	r2, r1
 8001118:	631a      	str	r2, [r3, #48]	; 0x30
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <MX_DMA_Init+0x38>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	2201      	movs	r2, #1
 8001120:	4013      	ands	r3, r2
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	200b      	movs	r0, #11
 800112c:	f000 fb32 	bl	8001794 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8001130:	200b      	movs	r0, #11
 8001132:	f000 fb44 	bl	80017be <HAL_NVIC_EnableIRQ>

}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	46bd      	mov	sp, r7
 800113a:	b002      	add	sp, #8
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	40021000 	.word	0x40021000

08001144 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b089      	sub	sp, #36	; 0x24
 8001148:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114a:	240c      	movs	r4, #12
 800114c:	193b      	adds	r3, r7, r4
 800114e:	0018      	movs	r0, r3
 8001150:	2314      	movs	r3, #20
 8001152:	001a      	movs	r2, r3
 8001154:	2100      	movs	r1, #0
 8001156:	f003 fc23 	bl	80049a0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	4b29      	ldr	r3, [pc, #164]	; (8001200 <MX_GPIO_Init+0xbc>)
 800115c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800115e:	4b28      	ldr	r3, [pc, #160]	; (8001200 <MX_GPIO_Init+0xbc>)
 8001160:	2101      	movs	r1, #1
 8001162:	430a      	orrs	r2, r1
 8001164:	62da      	str	r2, [r3, #44]	; 0x2c
 8001166:	4b26      	ldr	r3, [pc, #152]	; (8001200 <MX_GPIO_Init+0xbc>)
 8001168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800116a:	2201      	movs	r2, #1
 800116c:	4013      	ands	r3, r2
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	4b23      	ldr	r3, [pc, #140]	; (8001200 <MX_GPIO_Init+0xbc>)
 8001174:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001176:	4b22      	ldr	r3, [pc, #136]	; (8001200 <MX_GPIO_Init+0xbc>)
 8001178:	2102      	movs	r1, #2
 800117a:	430a      	orrs	r2, r1
 800117c:	62da      	str	r2, [r3, #44]	; 0x2c
 800117e:	4b20      	ldr	r3, [pc, #128]	; (8001200 <MX_GPIO_Init+0xbc>)
 8001180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001182:	2202      	movs	r2, #2
 8001184:	4013      	ands	r3, r2
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_RESET);
 800118a:	2380      	movs	r3, #128	; 0x80
 800118c:	0219      	lsls	r1, r3, #8
 800118e:	23a0      	movs	r3, #160	; 0xa0
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	2200      	movs	r2, #0
 8001194:	0018      	movs	r0, r3
 8001196:	f000 fe4b 	bl	8001e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IRQ_Pin|CE_Pin, GPIO_PIN_RESET);
 800119a:	23c0      	movs	r3, #192	; 0xc0
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4819      	ldr	r0, [pc, #100]	; (8001204 <MX_GPIO_Init+0xc0>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	0019      	movs	r1, r3
 80011a4:	f000 fe44 	bl	8001e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CSN_Pin */
  GPIO_InitStruct.Pin = CSN_Pin;
 80011a8:	193b      	adds	r3, r7, r4
 80011aa:	2280      	movs	r2, #128	; 0x80
 80011ac:	0212      	lsls	r2, r2, #8
 80011ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b0:	193b      	adds	r3, r7, r4
 80011b2:	2201      	movs	r2, #1
 80011b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	193b      	adds	r3, r7, r4
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011bc:	193b      	adds	r3, r7, r4
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 80011c2:	193a      	adds	r2, r7, r4
 80011c4:	23a0      	movs	r3, #160	; 0xa0
 80011c6:	05db      	lsls	r3, r3, #23
 80011c8:	0011      	movs	r1, r2
 80011ca:	0018      	movs	r0, r3
 80011cc:	f000 fcc2 	bl	8001b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : IRQ_Pin CE_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin|CE_Pin;
 80011d0:	0021      	movs	r1, r4
 80011d2:	187b      	adds	r3, r7, r1
 80011d4:	22c0      	movs	r2, #192	; 0xc0
 80011d6:	0092      	lsls	r2, r2, #2
 80011d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011da:	187b      	adds	r3, r7, r1
 80011dc:	2201      	movs	r2, #1
 80011de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	187b      	adds	r3, r7, r1
 80011e8:	2200      	movs	r2, #0
 80011ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	4a05      	ldr	r2, [pc, #20]	; (8001204 <MX_GPIO_Init+0xc0>)
 80011f0:	0019      	movs	r1, r3
 80011f2:	0010      	movs	r0, r2
 80011f4:	f000 fcae 	bl	8001b54 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b009      	add	sp, #36	; 0x24
 80011fe:	bd90      	pop	{r4, r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	50000400 	.word	0x50000400

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001210:	e7fe      	b.n	8001210 <Error_Handler+0x8>
	...

08001214 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001218:	4b07      	ldr	r3, [pc, #28]	; (8001238 <HAL_MspInit+0x24>)
 800121a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_MspInit+0x24>)
 800121e:	2101      	movs	r1, #1
 8001220:	430a      	orrs	r2, r1
 8001222:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <HAL_MspInit+0x24>)
 8001226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001228:	4b03      	ldr	r3, [pc, #12]	; (8001238 <HAL_MspInit+0x24>)
 800122a:	2180      	movs	r1, #128	; 0x80
 800122c:	0549      	lsls	r1, r1, #21
 800122e:	430a      	orrs	r2, r1
 8001230:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40021000 	.word	0x40021000

0800123c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b089      	sub	sp, #36	; 0x24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	240c      	movs	r4, #12
 8001246:	193b      	adds	r3, r7, r4
 8001248:	0018      	movs	r0, r3
 800124a:	2314      	movs	r3, #20
 800124c:	001a      	movs	r2, r3
 800124e:	2100      	movs	r1, #0
 8001250:	f003 fba6 	bl	80049a0 <memset>
  if(hspi->Instance==SPI1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a17      	ldr	r2, [pc, #92]	; (80012b8 <HAL_SPI_MspInit+0x7c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d128      	bne.n	80012b0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800125e:	4b17      	ldr	r3, [pc, #92]	; (80012bc <HAL_SPI_MspInit+0x80>)
 8001260:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001262:	4b16      	ldr	r3, [pc, #88]	; (80012bc <HAL_SPI_MspInit+0x80>)
 8001264:	2180      	movs	r1, #128	; 0x80
 8001266:	0149      	lsls	r1, r1, #5
 8001268:	430a      	orrs	r2, r1
 800126a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126c:	4b13      	ldr	r3, [pc, #76]	; (80012bc <HAL_SPI_MspInit+0x80>)
 800126e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001270:	4b12      	ldr	r3, [pc, #72]	; (80012bc <HAL_SPI_MspInit+0x80>)
 8001272:	2102      	movs	r1, #2
 8001274:	430a      	orrs	r2, r1
 8001276:	62da      	str	r2, [r3, #44]	; 0x2c
 8001278:	4b10      	ldr	r3, [pc, #64]	; (80012bc <HAL_SPI_MspInit+0x80>)
 800127a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800127c:	2202      	movs	r2, #2
 800127e:	4013      	ands	r3, r2
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001284:	0021      	movs	r1, r4
 8001286:	187b      	adds	r3, r7, r1
 8001288:	2238      	movs	r2, #56	; 0x38
 800128a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	187b      	adds	r3, r7, r1
 800128e:	2202      	movs	r2, #2
 8001290:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	187b      	adds	r3, r7, r1
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	187b      	adds	r3, r7, r1
 800129a:	2203      	movs	r2, #3
 800129c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800129e:	187b      	adds	r3, r7, r1
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a4:	187b      	adds	r3, r7, r1
 80012a6:	4a06      	ldr	r2, [pc, #24]	; (80012c0 <HAL_SPI_MspInit+0x84>)
 80012a8:	0019      	movs	r1, r3
 80012aa:	0010      	movs	r0, r2
 80012ac:	f000 fc52 	bl	8001b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80012b0:	46c0      	nop			; (mov r8, r8)
 80012b2:	46bd      	mov	sp, r7
 80012b4:	b009      	add	sp, #36	; 0x24
 80012b6:	bd90      	pop	{r4, r7, pc}
 80012b8:	40013000 	.word	0x40013000
 80012bc:	40021000 	.word	0x40021000
 80012c0:	50000400 	.word	0x50000400

080012c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b089      	sub	sp, #36	; 0x24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	240c      	movs	r4, #12
 80012ce:	193b      	adds	r3, r7, r4
 80012d0:	0018      	movs	r0, r3
 80012d2:	2314      	movs	r3, #20
 80012d4:	001a      	movs	r2, r3
 80012d6:	2100      	movs	r1, #0
 80012d8:	f003 fb62 	bl	80049a0 <memset>
  if(huart->Instance==USART2)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a31      	ldr	r2, [pc, #196]	; (80013a8 <HAL_UART_MspInit+0xe4>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d15b      	bne.n	800139e <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012e6:	4b31      	ldr	r3, [pc, #196]	; (80013ac <HAL_UART_MspInit+0xe8>)
 80012e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012ea:	4b30      	ldr	r3, [pc, #192]	; (80013ac <HAL_UART_MspInit+0xe8>)
 80012ec:	2180      	movs	r1, #128	; 0x80
 80012ee:	0289      	lsls	r1, r1, #10
 80012f0:	430a      	orrs	r2, r1
 80012f2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f4:	4b2d      	ldr	r3, [pc, #180]	; (80013ac <HAL_UART_MspInit+0xe8>)
 80012f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012f8:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <HAL_UART_MspInit+0xe8>)
 80012fa:	2101      	movs	r1, #1
 80012fc:	430a      	orrs	r2, r1
 80012fe:	62da      	str	r2, [r3, #44]	; 0x2c
 8001300:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <HAL_UART_MspInit+0xe8>)
 8001302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001304:	2201      	movs	r2, #1
 8001306:	4013      	ands	r3, r2
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA9     ------> USART2_TX
    PA10     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800130c:	193b      	adds	r3, r7, r4
 800130e:	22c0      	movs	r2, #192	; 0xc0
 8001310:	00d2      	lsls	r2, r2, #3
 8001312:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	0021      	movs	r1, r4
 8001316:	187b      	adds	r3, r7, r1
 8001318:	2202      	movs	r2, #2
 800131a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	187b      	adds	r3, r7, r1
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001322:	187b      	adds	r3, r7, r1
 8001324:	2203      	movs	r2, #3
 8001326:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001328:	187b      	adds	r3, r7, r1
 800132a:	2204      	movs	r2, #4
 800132c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132e:	187a      	adds	r2, r7, r1
 8001330:	23a0      	movs	r3, #160	; 0xa0
 8001332:	05db      	lsls	r3, r3, #23
 8001334:	0011      	movs	r1, r2
 8001336:	0018      	movs	r0, r3
 8001338:	f000 fc0c 	bl	8001b54 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800133c:	4b1c      	ldr	r3, [pc, #112]	; (80013b0 <HAL_UART_MspInit+0xec>)
 800133e:	4a1d      	ldr	r2, [pc, #116]	; (80013b4 <HAL_UART_MspInit+0xf0>)
 8001340:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 8001342:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <HAL_UART_MspInit+0xec>)
 8001344:	2204      	movs	r2, #4
 8001346:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001348:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <HAL_UART_MspInit+0xec>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800134e:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <HAL_UART_MspInit+0xec>)
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001354:	4b16      	ldr	r3, [pc, #88]	; (80013b0 <HAL_UART_MspInit+0xec>)
 8001356:	2280      	movs	r2, #128	; 0x80
 8001358:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <HAL_UART_MspInit+0xec>)
 800135c:	2200      	movs	r2, #0
 800135e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001360:	4b13      	ldr	r3, [pc, #76]	; (80013b0 <HAL_UART_MspInit+0xec>)
 8001362:	2200      	movs	r2, #0
 8001364:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001366:	4b12      	ldr	r3, [pc, #72]	; (80013b0 <HAL_UART_MspInit+0xec>)
 8001368:	2220      	movs	r2, #32
 800136a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800136c:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <HAL_UART_MspInit+0xec>)
 800136e:	2200      	movs	r2, #0
 8001370:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001372:	4b0f      	ldr	r3, [pc, #60]	; (80013b0 <HAL_UART_MspInit+0xec>)
 8001374:	0018      	movs	r0, r3
 8001376:	f000 fa3f 	bl	80017f8 <HAL_DMA_Init>
 800137a:	1e03      	subs	r3, r0, #0
 800137c:	d001      	beq.n	8001382 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 800137e:	f7ff ff43 	bl	8001208 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a0a      	ldr	r2, [pc, #40]	; (80013b0 <HAL_UART_MspInit+0xec>)
 8001386:	675a      	str	r2, [r3, #116]	; 0x74
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <HAL_UART_MspInit+0xec>)
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	2100      	movs	r1, #0
 8001392:	201c      	movs	r0, #28
 8001394:	f000 f9fe 	bl	8001794 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001398:	201c      	movs	r0, #28
 800139a:	f000 fa10 	bl	80017be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	46bd      	mov	sp, r7
 80013a2:	b009      	add	sp, #36	; 0x24
 80013a4:	bd90      	pop	{r4, r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	40004400 	.word	0x40004400
 80013ac:	40021000 	.word	0x40021000
 80013b0:	20000134 	.word	0x20000134
 80013b4:	40020058 	.word	0x40020058

080013b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013bc:	e7fe      	b.n	80013bc <NMI_Handler+0x4>

080013be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c2:	e7fe      	b.n	80013c2 <HardFault_Handler+0x4>

080013c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80013c8:	46c0      	nop			; (mov r8, r8)
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013dc:	f000 f8ee 	bl	80015bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e0:	46c0      	nop			; (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80013ec:	4b03      	ldr	r3, [pc, #12]	; (80013fc <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 80013ee:	0018      	movs	r0, r3
 80013f0:	f000 fb01 	bl	80019f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 80013f4:	46c0      	nop			; (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	20000134 	.word	0x20000134

08001400 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001404:	4b03      	ldr	r3, [pc, #12]	; (8001414 <USART2_IRQHandler+0x14>)
 8001406:	0018      	movs	r0, r3
 8001408:	f002 fb0e 	bl	8003a28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800140c:	46c0      	nop			; (mov r8, r8)
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	200000ac 	.word	0x200000ac

08001418 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800141c:	46c0      	nop			; (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <calculate_crc8_U8>:
    0xDE, 0xD9, 0xD0, 0xD7, 0xC2, 0xC5, 0xCC, 0xCB, 0xE6, 0xE1, 0xE8, 0xEF, 0xFA, 0xFD, 0xF4, 0xF3
};

// Fonction de calcul du CRC8
uint8_t calculate_crc8_U8(const uint8_t *data_U8A, uint8_t length_U8)
{
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	000a      	movs	r2, r1
 800142e:	1cfb      	adds	r3, r7, #3
 8001430:	701a      	strb	r2, [r3, #0]
    uint8_t crc_U8 = 0;
 8001432:	230f      	movs	r3, #15
 8001434:	18fb      	adds	r3, r7, r3
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]

    for (uint8_t cnt_U8 = 0; cnt_U8 < length_U8; cnt_U8++) {
 800143a:	230e      	movs	r3, #14
 800143c:	18fb      	adds	r3, r7, r3
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]
 8001442:	e014      	b.n	800146e <calculate_crc8_U8+0x4a>
    	crc_U8 = crc8_table_U8A[crc_U8 ^ data_U8A[cnt_U8]];
 8001444:	200e      	movs	r0, #14
 8001446:	183b      	adds	r3, r7, r0
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	18d3      	adds	r3, r2, r3
 800144e:	781a      	ldrb	r2, [r3, #0]
 8001450:	240f      	movs	r4, #15
 8001452:	193b      	adds	r3, r7, r4
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	4053      	eors	r3, r2
 8001458:	b2db      	uxtb	r3, r3
 800145a:	0019      	movs	r1, r3
 800145c:	193b      	adds	r3, r7, r4
 800145e:	4a0b      	ldr	r2, [pc, #44]	; (800148c <calculate_crc8_U8+0x68>)
 8001460:	5c52      	ldrb	r2, [r2, r1]
 8001462:	701a      	strb	r2, [r3, #0]
    for (uint8_t cnt_U8 = 0; cnt_U8 < length_U8; cnt_U8++) {
 8001464:	183b      	adds	r3, r7, r0
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	183b      	adds	r3, r7, r0
 800146a:	3201      	adds	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	230e      	movs	r3, #14
 8001470:	18fa      	adds	r2, r7, r3
 8001472:	1cfb      	adds	r3, r7, #3
 8001474:	7812      	ldrb	r2, [r2, #0]
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d3e3      	bcc.n	8001444 <calculate_crc8_U8+0x20>
    }

    return crc_U8;
 800147c:	230f      	movs	r3, #15
 800147e:	18fb      	adds	r3, r7, r3
 8001480:	781b      	ldrb	r3, [r3, #0]
}
 8001482:	0018      	movs	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	b005      	add	sp, #20
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	08004a54 	.word	0x08004a54

08001490 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001490:	4813      	ldr	r0, [pc, #76]	; (80014e0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001492:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001494:	f7ff ffc0 	bl	8001418 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001498:	4812      	ldr	r0, [pc, #72]	; (80014e4 <LoopForever+0x6>)
    LDR R1, [R0]
 800149a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800149c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800149e:	4a12      	ldr	r2, [pc, #72]	; (80014e8 <LoopForever+0xa>)
    CMP R1, R2
 80014a0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80014a2:	d105      	bne.n	80014b0 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80014a4:	4811      	ldr	r0, [pc, #68]	; (80014ec <LoopForever+0xe>)
    LDR R1,=0x00000001
 80014a6:	4912      	ldr	r1, [pc, #72]	; (80014f0 <LoopForever+0x12>)
    STR R1, [R0]
 80014a8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80014aa:	4812      	ldr	r0, [pc, #72]	; (80014f4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80014ac:	4912      	ldr	r1, [pc, #72]	; (80014f8 <LoopForever+0x1a>)
    STR R1, [R0]
 80014ae:	6001      	str	r1, [r0, #0]

080014b0 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014b0:	4812      	ldr	r0, [pc, #72]	; (80014fc <LoopForever+0x1e>)
  ldr r1, =_edata
 80014b2:	4913      	ldr	r1, [pc, #76]	; (8001500 <LoopForever+0x22>)
  ldr r2, =_sidata
 80014b4:	4a13      	ldr	r2, [pc, #76]	; (8001504 <LoopForever+0x26>)
  movs r3, #0
 80014b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b8:	e002      	b.n	80014c0 <LoopCopyDataInit>

080014ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014be:	3304      	adds	r3, #4

080014c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014c4:	d3f9      	bcc.n	80014ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014c6:	4a10      	ldr	r2, [pc, #64]	; (8001508 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80014c8:	4c10      	ldr	r4, [pc, #64]	; (800150c <LoopForever+0x2e>)
  movs r3, #0
 80014ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014cc:	e001      	b.n	80014d2 <LoopFillZerobss>

080014ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014d0:	3204      	adds	r2, #4

080014d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014d4:	d3fb      	bcc.n	80014ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014d6:	f003 fa6b 	bl	80049b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014da:	f7ff fcf3 	bl	8000ec4 <main>

080014de <LoopForever>:

LoopForever:
    b LoopForever
 80014de:	e7fe      	b.n	80014de <LoopForever>
   ldr   r0, =_estack
 80014e0:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 80014e4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80014e8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80014ec:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80014f0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80014f4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80014f8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80014fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001500:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001504:	08004bac 	.word	0x08004bac
  ldr r2, =_sbss
 8001508:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 800150c:	20000180 	.word	0x20000180

08001510 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001510:	e7fe      	b.n	8001510 <ADC1_IRQHandler>
	...

08001514 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800151a:	1dfb      	adds	r3, r7, #7
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <HAL_Init+0x3c>)
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <HAL_Init+0x3c>)
 8001526:	2140      	movs	r1, #64	; 0x40
 8001528:	430a      	orrs	r2, r1
 800152a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800152c:	2003      	movs	r0, #3
 800152e:	f000 f811 	bl	8001554 <HAL_InitTick>
 8001532:	1e03      	subs	r3, r0, #0
 8001534:	d003      	beq.n	800153e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001536:	1dfb      	adds	r3, r7, #7
 8001538:	2201      	movs	r2, #1
 800153a:	701a      	strb	r2, [r3, #0]
 800153c:	e001      	b.n	8001542 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800153e:	f7ff fe69 	bl	8001214 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001542:	1dfb      	adds	r3, r7, #7
 8001544:	781b      	ldrb	r3, [r3, #0]
}
 8001546:	0018      	movs	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	b002      	add	sp, #8
 800154c:	bd80      	pop	{r7, pc}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	40022000 	.word	0x40022000

08001554 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <HAL_InitTick+0x5c>)
 800155e:	681c      	ldr	r4, [r3, #0]
 8001560:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <HAL_InitTick+0x60>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	0019      	movs	r1, r3
 8001566:	23fa      	movs	r3, #250	; 0xfa
 8001568:	0098      	lsls	r0, r3, #2
 800156a:	f7fe fdcd 	bl	8000108 <__udivsi3>
 800156e:	0003      	movs	r3, r0
 8001570:	0019      	movs	r1, r3
 8001572:	0020      	movs	r0, r4
 8001574:	f7fe fdc8 	bl	8000108 <__udivsi3>
 8001578:	0003      	movs	r3, r0
 800157a:	0018      	movs	r0, r3
 800157c:	f000 f92f 	bl	80017de <HAL_SYSTICK_Config>
 8001580:	1e03      	subs	r3, r0, #0
 8001582:	d001      	beq.n	8001588 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e00f      	b.n	80015a8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b03      	cmp	r3, #3
 800158c:	d80b      	bhi.n	80015a6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	2301      	movs	r3, #1
 8001592:	425b      	negs	r3, r3
 8001594:	2200      	movs	r2, #0
 8001596:	0018      	movs	r0, r3
 8001598:	f000 f8fc 	bl	8001794 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <HAL_InitTick+0x64>)
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015a2:	2300      	movs	r3, #0
 80015a4:	e000      	b.n	80015a8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
}
 80015a8:	0018      	movs	r0, r3
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b003      	add	sp, #12
 80015ae:	bd90      	pop	{r4, r7, pc}
 80015b0:	20000018 	.word	0x20000018
 80015b4:	20000020 	.word	0x20000020
 80015b8:	2000001c 	.word	0x2000001c

080015bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <HAL_IncTick+0x1c>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	001a      	movs	r2, r3
 80015c6:	4b05      	ldr	r3, [pc, #20]	; (80015dc <HAL_IncTick+0x20>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	18d2      	adds	r2, r2, r3
 80015cc:	4b03      	ldr	r3, [pc, #12]	; (80015dc <HAL_IncTick+0x20>)
 80015ce:	601a      	str	r2, [r3, #0]
}
 80015d0:	46c0      	nop			; (mov r8, r8)
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	46c0      	nop			; (mov r8, r8)
 80015d8:	20000020 	.word	0x20000020
 80015dc:	2000017c 	.word	0x2000017c

080015e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  return uwTick;
 80015e4:	4b02      	ldr	r3, [pc, #8]	; (80015f0 <HAL_GetTick+0x10>)
 80015e6:	681b      	ldr	r3, [r3, #0]
}
 80015e8:	0018      	movs	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	2000017c 	.word	0x2000017c

080015f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015fc:	f7ff fff0 	bl	80015e0 <HAL_GetTick>
 8001600:	0003      	movs	r3, r0
 8001602:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	3301      	adds	r3, #1
 800160c:	d005      	beq.n	800161a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800160e:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <HAL_Delay+0x44>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	001a      	movs	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	189b      	adds	r3, r3, r2
 8001618:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	f7ff ffe0 	bl	80015e0 <HAL_GetTick>
 8001620:	0002      	movs	r2, r0
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	429a      	cmp	r2, r3
 800162a:	d8f7      	bhi.n	800161c <HAL_Delay+0x28>
  {
  }
}
 800162c:	46c0      	nop			; (mov r8, r8)
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	46bd      	mov	sp, r7
 8001632:	b004      	add	sp, #16
 8001634:	bd80      	pop	{r7, pc}
 8001636:	46c0      	nop			; (mov r8, r8)
 8001638:	20000020 	.word	0x20000020

0800163c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	0002      	movs	r2, r0
 8001644:	1dfb      	adds	r3, r7, #7
 8001646:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001648:	1dfb      	adds	r3, r7, #7
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b7f      	cmp	r3, #127	; 0x7f
 800164e:	d809      	bhi.n	8001664 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001650:	1dfb      	adds	r3, r7, #7
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	001a      	movs	r2, r3
 8001656:	231f      	movs	r3, #31
 8001658:	401a      	ands	r2, r3
 800165a:	4b04      	ldr	r3, [pc, #16]	; (800166c <__NVIC_EnableIRQ+0x30>)
 800165c:	2101      	movs	r1, #1
 800165e:	4091      	lsls	r1, r2
 8001660:	000a      	movs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]
  }
}
 8001664:	46c0      	nop			; (mov r8, r8)
 8001666:	46bd      	mov	sp, r7
 8001668:	b002      	add	sp, #8
 800166a:	bd80      	pop	{r7, pc}
 800166c:	e000e100 	.word	0xe000e100

08001670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	0002      	movs	r2, r0
 8001678:	6039      	str	r1, [r7, #0]
 800167a:	1dfb      	adds	r3, r7, #7
 800167c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800167e:	1dfb      	adds	r3, r7, #7
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b7f      	cmp	r3, #127	; 0x7f
 8001684:	d828      	bhi.n	80016d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001686:	4a2f      	ldr	r2, [pc, #188]	; (8001744 <__NVIC_SetPriority+0xd4>)
 8001688:	1dfb      	adds	r3, r7, #7
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	b25b      	sxtb	r3, r3
 800168e:	089b      	lsrs	r3, r3, #2
 8001690:	33c0      	adds	r3, #192	; 0xc0
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	589b      	ldr	r3, [r3, r2]
 8001696:	1dfa      	adds	r2, r7, #7
 8001698:	7812      	ldrb	r2, [r2, #0]
 800169a:	0011      	movs	r1, r2
 800169c:	2203      	movs	r2, #3
 800169e:	400a      	ands	r2, r1
 80016a0:	00d2      	lsls	r2, r2, #3
 80016a2:	21ff      	movs	r1, #255	; 0xff
 80016a4:	4091      	lsls	r1, r2
 80016a6:	000a      	movs	r2, r1
 80016a8:	43d2      	mvns	r2, r2
 80016aa:	401a      	ands	r2, r3
 80016ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	019b      	lsls	r3, r3, #6
 80016b2:	22ff      	movs	r2, #255	; 0xff
 80016b4:	401a      	ands	r2, r3
 80016b6:	1dfb      	adds	r3, r7, #7
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	0018      	movs	r0, r3
 80016bc:	2303      	movs	r3, #3
 80016be:	4003      	ands	r3, r0
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016c4:	481f      	ldr	r0, [pc, #124]	; (8001744 <__NVIC_SetPriority+0xd4>)
 80016c6:	1dfb      	adds	r3, r7, #7
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	b25b      	sxtb	r3, r3
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	430a      	orrs	r2, r1
 80016d0:	33c0      	adds	r3, #192	; 0xc0
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80016d6:	e031      	b.n	800173c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016d8:	4a1b      	ldr	r2, [pc, #108]	; (8001748 <__NVIC_SetPriority+0xd8>)
 80016da:	1dfb      	adds	r3, r7, #7
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	0019      	movs	r1, r3
 80016e0:	230f      	movs	r3, #15
 80016e2:	400b      	ands	r3, r1
 80016e4:	3b08      	subs	r3, #8
 80016e6:	089b      	lsrs	r3, r3, #2
 80016e8:	3306      	adds	r3, #6
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	18d3      	adds	r3, r2, r3
 80016ee:	3304      	adds	r3, #4
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	1dfa      	adds	r2, r7, #7
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	0011      	movs	r1, r2
 80016f8:	2203      	movs	r2, #3
 80016fa:	400a      	ands	r2, r1
 80016fc:	00d2      	lsls	r2, r2, #3
 80016fe:	21ff      	movs	r1, #255	; 0xff
 8001700:	4091      	lsls	r1, r2
 8001702:	000a      	movs	r2, r1
 8001704:	43d2      	mvns	r2, r2
 8001706:	401a      	ands	r2, r3
 8001708:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	019b      	lsls	r3, r3, #6
 800170e:	22ff      	movs	r2, #255	; 0xff
 8001710:	401a      	ands	r2, r3
 8001712:	1dfb      	adds	r3, r7, #7
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	0018      	movs	r0, r3
 8001718:	2303      	movs	r3, #3
 800171a:	4003      	ands	r3, r0
 800171c:	00db      	lsls	r3, r3, #3
 800171e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001720:	4809      	ldr	r0, [pc, #36]	; (8001748 <__NVIC_SetPriority+0xd8>)
 8001722:	1dfb      	adds	r3, r7, #7
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	001c      	movs	r4, r3
 8001728:	230f      	movs	r3, #15
 800172a:	4023      	ands	r3, r4
 800172c:	3b08      	subs	r3, #8
 800172e:	089b      	lsrs	r3, r3, #2
 8001730:	430a      	orrs	r2, r1
 8001732:	3306      	adds	r3, #6
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	18c3      	adds	r3, r0, r3
 8001738:	3304      	adds	r3, #4
 800173a:	601a      	str	r2, [r3, #0]
}
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	b003      	add	sp, #12
 8001742:	bd90      	pop	{r4, r7, pc}
 8001744:	e000e100 	.word	0xe000e100
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	1e5a      	subs	r2, r3, #1
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	045b      	lsls	r3, r3, #17
 800175c:	429a      	cmp	r2, r3
 800175e:	d301      	bcc.n	8001764 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001760:	2301      	movs	r3, #1
 8001762:	e010      	b.n	8001786 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001764:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <SysTick_Config+0x44>)
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	3a01      	subs	r2, #1
 800176a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176c:	2301      	movs	r3, #1
 800176e:	425b      	negs	r3, r3
 8001770:	2103      	movs	r1, #3
 8001772:	0018      	movs	r0, r3
 8001774:	f7ff ff7c 	bl	8001670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001778:	4b05      	ldr	r3, [pc, #20]	; (8001790 <SysTick_Config+0x44>)
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177e:	4b04      	ldr	r3, [pc, #16]	; (8001790 <SysTick_Config+0x44>)
 8001780:	2207      	movs	r2, #7
 8001782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001784:	2300      	movs	r3, #0
}
 8001786:	0018      	movs	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	b002      	add	sp, #8
 800178c:	bd80      	pop	{r7, pc}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	e000e010 	.word	0xe000e010

08001794 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	60b9      	str	r1, [r7, #8]
 800179c:	607a      	str	r2, [r7, #4]
 800179e:	210f      	movs	r1, #15
 80017a0:	187b      	adds	r3, r7, r1
 80017a2:	1c02      	adds	r2, r0, #0
 80017a4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	187b      	adds	r3, r7, r1
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	0011      	movs	r1, r2
 80017b0:	0018      	movs	r0, r3
 80017b2:	f7ff ff5d 	bl	8001670 <__NVIC_SetPriority>
}
 80017b6:	46c0      	nop			; (mov r8, r8)
 80017b8:	46bd      	mov	sp, r7
 80017ba:	b004      	add	sp, #16
 80017bc:	bd80      	pop	{r7, pc}

080017be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b082      	sub	sp, #8
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	0002      	movs	r2, r0
 80017c6:	1dfb      	adds	r3, r7, #7
 80017c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017ca:	1dfb      	adds	r3, r7, #7
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	0018      	movs	r0, r3
 80017d2:	f7ff ff33 	bl	800163c <__NVIC_EnableIRQ>
}
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	46bd      	mov	sp, r7
 80017da:	b002      	add	sp, #8
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	0018      	movs	r0, r3
 80017ea:	f7ff ffaf 	bl	800174c <SysTick_Config>
 80017ee:	0003      	movs	r3, r0
}
 80017f0:	0018      	movs	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	b002      	add	sp, #8
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e061      	b.n	80018ce <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a32      	ldr	r2, [pc, #200]	; (80018d8 <HAL_DMA_Init+0xe0>)
 8001810:	4694      	mov	ip, r2
 8001812:	4463      	add	r3, ip
 8001814:	2114      	movs	r1, #20
 8001816:	0018      	movs	r0, r3
 8001818:	f7fe fc76 	bl	8000108 <__udivsi3>
 800181c:	0003      	movs	r3, r0
 800181e:	009a      	lsls	r2, r3, #2
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a2d      	ldr	r2, [pc, #180]	; (80018dc <HAL_DMA_Init+0xe4>)
 8001828:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2225      	movs	r2, #37	; 0x25
 800182e:	2102      	movs	r1, #2
 8001830:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	4a28      	ldr	r2, [pc, #160]	; (80018e0 <HAL_DMA_Init+0xe8>)
 800183e:	4013      	ands	r3, r2
 8001840:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800184a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001856:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001862:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4313      	orrs	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689a      	ldr	r2, [r3, #8]
 800187c:	2380      	movs	r3, #128	; 0x80
 800187e:	01db      	lsls	r3, r3, #7
 8001880:	429a      	cmp	r2, r3
 8001882:	d018      	beq.n	80018b6 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001884:	4b17      	ldr	r3, [pc, #92]	; (80018e4 <HAL_DMA_Init+0xec>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	211c      	movs	r1, #28
 800188e:	400b      	ands	r3, r1
 8001890:	210f      	movs	r1, #15
 8001892:	4099      	lsls	r1, r3
 8001894:	000b      	movs	r3, r1
 8001896:	43d9      	mvns	r1, r3
 8001898:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <HAL_DMA_Init+0xec>)
 800189a:	400a      	ands	r2, r1
 800189c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800189e:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <HAL_DMA_Init+0xec>)
 80018a0:	6819      	ldr	r1, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685a      	ldr	r2, [r3, #4]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	201c      	movs	r0, #28
 80018ac:	4003      	ands	r3, r0
 80018ae:	409a      	lsls	r2, r3
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <HAL_DMA_Init+0xec>)
 80018b2:	430a      	orrs	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2225      	movs	r2, #37	; 0x25
 80018c0:	2101      	movs	r1, #1
 80018c2:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2224      	movs	r2, #36	; 0x24
 80018c8:	2100      	movs	r1, #0
 80018ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	0018      	movs	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	b004      	add	sp, #16
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	bffdfff8 	.word	0xbffdfff8
 80018dc:	40020000 	.word	0x40020000
 80018e0:	ffff800f 	.word	0xffff800f
 80018e4:	400200a8 	.word	0x400200a8

080018e8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018f0:	230f      	movs	r3, #15
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2225      	movs	r2, #37	; 0x25
 80018fc:	5c9b      	ldrb	r3, [r3, r2]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d008      	beq.n	8001916 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2204      	movs	r2, #4
 8001908:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2224      	movs	r2, #36	; 0x24
 800190e:	2100      	movs	r1, #0
 8001910:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e024      	b.n	8001960 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	210e      	movs	r1, #14
 8001922:	438a      	bics	r2, r1
 8001924:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2101      	movs	r1, #1
 8001932:	438a      	bics	r2, r1
 8001934:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193a:	221c      	movs	r2, #28
 800193c:	401a      	ands	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	2101      	movs	r1, #1
 8001944:	4091      	lsls	r1, r2
 8001946:	000a      	movs	r2, r1
 8001948:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2225      	movs	r2, #37	; 0x25
 800194e:	2101      	movs	r1, #1
 8001950:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2224      	movs	r2, #36	; 0x24
 8001956:	2100      	movs	r1, #0
 8001958:	5499      	strb	r1, [r3, r2]

    return status;
 800195a:	230f      	movs	r3, #15
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001960:	0018      	movs	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	b004      	add	sp, #16
 8001966:	bd80      	pop	{r7, pc}

08001968 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001970:	210f      	movs	r1, #15
 8001972:	187b      	adds	r3, r7, r1
 8001974:	2200      	movs	r2, #0
 8001976:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2225      	movs	r2, #37	; 0x25
 800197c:	5c9b      	ldrb	r3, [r3, r2]
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d006      	beq.n	8001992 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2204      	movs	r2, #4
 8001988:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800198a:	187b      	adds	r3, r7, r1
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
 8001990:	e02a      	b.n	80019e8 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	210e      	movs	r1, #14
 800199e:	438a      	bics	r2, r1
 80019a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2101      	movs	r1, #1
 80019ae:	438a      	bics	r2, r1
 80019b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b6:	221c      	movs	r2, #28
 80019b8:	401a      	ands	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019be:	2101      	movs	r1, #1
 80019c0:	4091      	lsls	r1, r2
 80019c2:	000a      	movs	r2, r1
 80019c4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2225      	movs	r2, #37	; 0x25
 80019ca:	2101      	movs	r1, #1
 80019cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2224      	movs	r2, #36	; 0x24
 80019d2:	2100      	movs	r1, #0
 80019d4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d004      	beq.n	80019e8 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	0010      	movs	r0, r2
 80019e6:	4798      	blx	r3
    }
  }
  return status;
 80019e8:	230f      	movs	r3, #15
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	781b      	ldrb	r3, [r3, #0]
}
 80019ee:	0018      	movs	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	b004      	add	sp, #16
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b084      	sub	sp, #16
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	221c      	movs	r2, #28
 8001a14:	4013      	ands	r3, r2
 8001a16:	2204      	movs	r2, #4
 8001a18:	409a      	lsls	r2, r3
 8001a1a:	0013      	movs	r3, r2
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d026      	beq.n	8001a70 <HAL_DMA_IRQHandler+0x7a>
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	2204      	movs	r2, #4
 8001a26:	4013      	ands	r3, r2
 8001a28:	d022      	beq.n	8001a70 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2220      	movs	r2, #32
 8001a32:	4013      	ands	r3, r2
 8001a34:	d107      	bne.n	8001a46 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2104      	movs	r1, #4
 8001a42:	438a      	bics	r2, r1
 8001a44:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	221c      	movs	r2, #28
 8001a4c:	401a      	ands	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	2104      	movs	r1, #4
 8001a54:	4091      	lsls	r1, r2
 8001a56:	000a      	movs	r2, r1
 8001a58:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d100      	bne.n	8001a64 <HAL_DMA_IRQHandler+0x6e>
 8001a62:	e071      	b.n	8001b48 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	0010      	movs	r0, r2
 8001a6c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001a6e:	e06b      	b.n	8001b48 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a74:	221c      	movs	r2, #28
 8001a76:	4013      	ands	r3, r2
 8001a78:	2202      	movs	r2, #2
 8001a7a:	409a      	lsls	r2, r3
 8001a7c:	0013      	movs	r3, r2
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	4013      	ands	r3, r2
 8001a82:	d02d      	beq.n	8001ae0 <HAL_DMA_IRQHandler+0xea>
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	2202      	movs	r2, #2
 8001a88:	4013      	ands	r3, r2
 8001a8a:	d029      	beq.n	8001ae0 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2220      	movs	r2, #32
 8001a94:	4013      	ands	r3, r2
 8001a96:	d10b      	bne.n	8001ab0 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	210a      	movs	r1, #10
 8001aa4:	438a      	bics	r2, r1
 8001aa6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2225      	movs	r2, #37	; 0x25
 8001aac:	2101      	movs	r1, #1
 8001aae:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab4:	221c      	movs	r2, #28
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	2102      	movs	r1, #2
 8001abe:	4091      	lsls	r1, r2
 8001ac0:	000a      	movs	r2, r1
 8001ac2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2224      	movs	r2, #36	; 0x24
 8001ac8:	2100      	movs	r1, #0
 8001aca:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d039      	beq.n	8001b48 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	0010      	movs	r0, r2
 8001adc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ade:	e033      	b.n	8001b48 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae4:	221c      	movs	r2, #28
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	2208      	movs	r2, #8
 8001aea:	409a      	lsls	r2, r3
 8001aec:	0013      	movs	r3, r2
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4013      	ands	r3, r2
 8001af2:	d02a      	beq.n	8001b4a <HAL_DMA_IRQHandler+0x154>
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	2208      	movs	r2, #8
 8001af8:	4013      	ands	r3, r2
 8001afa:	d026      	beq.n	8001b4a <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	210e      	movs	r1, #14
 8001b08:	438a      	bics	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b10:	221c      	movs	r2, #28
 8001b12:	401a      	ands	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b18:	2101      	movs	r1, #1
 8001b1a:	4091      	lsls	r1, r2
 8001b1c:	000a      	movs	r2, r1
 8001b1e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2225      	movs	r2, #37	; 0x25
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2224      	movs	r2, #36	; 0x24
 8001b32:	2100      	movs	r1, #0
 8001b34:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d005      	beq.n	8001b4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	0010      	movs	r0, r2
 8001b46:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b48:	46c0      	nop			; (mov r8, r8)
 8001b4a:	46c0      	nop			; (mov r8, r8)
}
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	b004      	add	sp, #16
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b6a:	e149      	b.n	8001e00 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2101      	movs	r1, #1
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	4091      	lsls	r1, r2
 8001b76:	000a      	movs	r2, r1
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d100      	bne.n	8001b84 <HAL_GPIO_Init+0x30>
 8001b82:	e13a      	b.n	8001dfa <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2203      	movs	r2, #3
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d005      	beq.n	8001b9c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2203      	movs	r2, #3
 8001b96:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d130      	bne.n	8001bfe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	409a      	lsls	r2, r3
 8001baa:	0013      	movs	r3, r2
 8001bac:	43da      	mvns	r2, r3
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	68da      	ldr	r2, [r3, #12]
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	0013      	movs	r3, r2
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	0013      	movs	r3, r2
 8001bda:	43da      	mvns	r2, r3
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	091b      	lsrs	r3, r3, #4
 8001be8:	2201      	movs	r2, #1
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2203      	movs	r2, #3
 8001c04:	4013      	ands	r3, r2
 8001c06:	2b03      	cmp	r3, #3
 8001c08:	d017      	beq.n	8001c3a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	2203      	movs	r2, #3
 8001c16:	409a      	lsls	r2, r3
 8001c18:	0013      	movs	r3, r2
 8001c1a:	43da      	mvns	r2, r3
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	0013      	movs	r3, r2
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	4013      	ands	r3, r2
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d123      	bne.n	8001c8e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	08da      	lsrs	r2, r3, #3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3208      	adds	r2, #8
 8001c4e:	0092      	lsls	r2, r2, #2
 8001c50:	58d3      	ldr	r3, [r2, r3]
 8001c52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	2207      	movs	r2, #7
 8001c58:	4013      	ands	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	409a      	lsls	r2, r3
 8001c60:	0013      	movs	r3, r2
 8001c62:	43da      	mvns	r2, r3
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	4013      	ands	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	691a      	ldr	r2, [r3, #16]
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	2107      	movs	r1, #7
 8001c72:	400b      	ands	r3, r1
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	409a      	lsls	r2, r3
 8001c78:	0013      	movs	r3, r2
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	08da      	lsrs	r2, r3, #3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3208      	adds	r2, #8
 8001c88:	0092      	lsls	r2, r2, #2
 8001c8a:	6939      	ldr	r1, [r7, #16]
 8001c8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	2203      	movs	r2, #3
 8001c9a:	409a      	lsls	r2, r3
 8001c9c:	0013      	movs	r3, r2
 8001c9e:	43da      	mvns	r2, r3
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2203      	movs	r2, #3
 8001cac:	401a      	ands	r2, r3
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	409a      	lsls	r2, r3
 8001cb4:	0013      	movs	r3, r2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	23c0      	movs	r3, #192	; 0xc0
 8001cc8:	029b      	lsls	r3, r3, #10
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d100      	bne.n	8001cd0 <HAL_GPIO_Init+0x17c>
 8001cce:	e094      	b.n	8001dfa <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd0:	4b51      	ldr	r3, [pc, #324]	; (8001e18 <HAL_GPIO_Init+0x2c4>)
 8001cd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cd4:	4b50      	ldr	r3, [pc, #320]	; (8001e18 <HAL_GPIO_Init+0x2c4>)
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cdc:	4a4f      	ldr	r2, [pc, #316]	; (8001e1c <HAL_GPIO_Init+0x2c8>)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	089b      	lsrs	r3, r3, #2
 8001ce2:	3302      	adds	r3, #2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	589b      	ldr	r3, [r3, r2]
 8001ce8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2203      	movs	r2, #3
 8001cee:	4013      	ands	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	220f      	movs	r2, #15
 8001cf4:	409a      	lsls	r2, r3
 8001cf6:	0013      	movs	r3, r2
 8001cf8:	43da      	mvns	r2, r3
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	23a0      	movs	r3, #160	; 0xa0
 8001d04:	05db      	lsls	r3, r3, #23
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d013      	beq.n	8001d32 <HAL_GPIO_Init+0x1de>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a44      	ldr	r2, [pc, #272]	; (8001e20 <HAL_GPIO_Init+0x2cc>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00d      	beq.n	8001d2e <HAL_GPIO_Init+0x1da>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a43      	ldr	r2, [pc, #268]	; (8001e24 <HAL_GPIO_Init+0x2d0>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d007      	beq.n	8001d2a <HAL_GPIO_Init+0x1d6>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a42      	ldr	r2, [pc, #264]	; (8001e28 <HAL_GPIO_Init+0x2d4>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d101      	bne.n	8001d26 <HAL_GPIO_Init+0x1d2>
 8001d22:	2305      	movs	r3, #5
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x1e0>
 8001d26:	2306      	movs	r3, #6
 8001d28:	e004      	b.n	8001d34 <HAL_GPIO_Init+0x1e0>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e002      	b.n	8001d34 <HAL_GPIO_Init+0x1e0>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x1e0>
 8001d32:	2300      	movs	r3, #0
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	2103      	movs	r1, #3
 8001d38:	400a      	ands	r2, r1
 8001d3a:	0092      	lsls	r2, r2, #2
 8001d3c:	4093      	lsls	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d44:	4935      	ldr	r1, [pc, #212]	; (8001e1c <HAL_GPIO_Init+0x2c8>)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d52:	4b36      	ldr	r3, [pc, #216]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	43da      	mvns	r2, r3
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	035b      	lsls	r3, r3, #13
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d76:	4b2d      	ldr	r3, [pc, #180]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001d7c:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	43da      	mvns	r2, r3
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	2380      	movs	r3, #128	; 0x80
 8001d92:	039b      	lsls	r3, r3, #14
 8001d94:	4013      	ands	r3, r2
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001da0:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001da6:	4b21      	ldr	r3, [pc, #132]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43da      	mvns	r2, r3
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	029b      	lsls	r3, r3, #10
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001dca:	4b18      	ldr	r3, [pc, #96]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dd0:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43da      	mvns	r2, r3
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	2380      	movs	r3, #128	; 0x80
 8001de6:	025b      	lsls	r3, r3, #9
 8001de8:	4013      	ands	r3, r2
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001df4:	4b0d      	ldr	r3, [pc, #52]	; (8001e2c <HAL_GPIO_Init+0x2d8>)
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	40da      	lsrs	r2, r3
 8001e08:	1e13      	subs	r3, r2, #0
 8001e0a:	d000      	beq.n	8001e0e <HAL_GPIO_Init+0x2ba>
 8001e0c:	e6ae      	b.n	8001b6c <HAL_GPIO_Init+0x18>
  }
}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b006      	add	sp, #24
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	50000400 	.word	0x50000400
 8001e24:	50000800 	.word	0x50000800
 8001e28:	50001c00 	.word	0x50001c00
 8001e2c:	40010400 	.word	0x40010400

08001e30 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	0008      	movs	r0, r1
 8001e3a:	0011      	movs	r1, r2
 8001e3c:	1cbb      	adds	r3, r7, #2
 8001e3e:	1c02      	adds	r2, r0, #0
 8001e40:	801a      	strh	r2, [r3, #0]
 8001e42:	1c7b      	adds	r3, r7, #1
 8001e44:	1c0a      	adds	r2, r1, #0
 8001e46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e48:	1c7b      	adds	r3, r7, #1
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d004      	beq.n	8001e5a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e50:	1cbb      	adds	r3, r7, #2
 8001e52:	881a      	ldrh	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001e58:	e003      	b.n	8001e62 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001e5a:	1cbb      	adds	r3, r7, #2
 8001e5c:	881a      	ldrh	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	46bd      	mov	sp, r7
 8001e66:	b002      	add	sp, #8
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e6c:	b5b0      	push	{r4, r5, r7, lr}
 8001e6e:	b08a      	sub	sp, #40	; 0x28
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d102      	bne.n	8001e80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f000 fb6c 	bl	8002558 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e80:	4bc8      	ldr	r3, [pc, #800]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	220c      	movs	r2, #12
 8001e86:	4013      	ands	r3, r2
 8001e88:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e8a:	4bc6      	ldr	r3, [pc, #792]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001e8c:	68da      	ldr	r2, [r3, #12]
 8001e8e:	2380      	movs	r3, #128	; 0x80
 8001e90:	025b      	lsls	r3, r3, #9
 8001e92:	4013      	ands	r3, r2
 8001e94:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d100      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x36>
 8001ea0:	e07d      	b.n	8001f9e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d007      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	2b0c      	cmp	r3, #12
 8001eac:	d112      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x68>
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	025b      	lsls	r3, r3, #9
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d10d      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb8:	4bba      	ldr	r3, [pc, #744]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	029b      	lsls	r3, r3, #10
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d100      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x5a>
 8001ec4:	e06a      	b.n	8001f9c <HAL_RCC_OscConfig+0x130>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d166      	bne.n	8001f9c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	f000 fb42 	bl	8002558 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	2380      	movs	r3, #128	; 0x80
 8001eda:	025b      	lsls	r3, r3, #9
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d107      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x84>
 8001ee0:	4bb0      	ldr	r3, [pc, #704]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4baf      	ldr	r3, [pc, #700]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001ee6:	2180      	movs	r1, #128	; 0x80
 8001ee8:	0249      	lsls	r1, r1, #9
 8001eea:	430a      	orrs	r2, r1
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	e027      	b.n	8001f40 <HAL_RCC_OscConfig+0xd4>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	23a0      	movs	r3, #160	; 0xa0
 8001ef6:	02db      	lsls	r3, r3, #11
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d10e      	bne.n	8001f1a <HAL_RCC_OscConfig+0xae>
 8001efc:	4ba9      	ldr	r3, [pc, #676]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	4ba8      	ldr	r3, [pc, #672]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f02:	2180      	movs	r1, #128	; 0x80
 8001f04:	02c9      	lsls	r1, r1, #11
 8001f06:	430a      	orrs	r2, r1
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	4ba6      	ldr	r3, [pc, #664]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	4ba5      	ldr	r3, [pc, #660]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f10:	2180      	movs	r1, #128	; 0x80
 8001f12:	0249      	lsls	r1, r1, #9
 8001f14:	430a      	orrs	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	e012      	b.n	8001f40 <HAL_RCC_OscConfig+0xd4>
 8001f1a:	4ba2      	ldr	r3, [pc, #648]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	4ba1      	ldr	r3, [pc, #644]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f20:	49a1      	ldr	r1, [pc, #644]	; (80021a8 <HAL_RCC_OscConfig+0x33c>)
 8001f22:	400a      	ands	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	4b9f      	ldr	r3, [pc, #636]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	2380      	movs	r3, #128	; 0x80
 8001f2c:	025b      	lsls	r3, r3, #9
 8001f2e:	4013      	ands	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4b9b      	ldr	r3, [pc, #620]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b9a      	ldr	r3, [pc, #616]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f3a:	499c      	ldr	r1, [pc, #624]	; (80021ac <HAL_RCC_OscConfig+0x340>)
 8001f3c:	400a      	ands	r2, r1
 8001f3e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d014      	beq.n	8001f72 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7ff fb4a 	bl	80015e0 <HAL_GetTick>
 8001f4c:	0003      	movs	r3, r0
 8001f4e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f52:	f7ff fb45 	bl	80015e0 <HAL_GetTick>
 8001f56:	0002      	movs	r2, r0
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b64      	cmp	r3, #100	; 0x64
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e2f9      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f64:	4b8f      	ldr	r3, [pc, #572]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	2380      	movs	r3, #128	; 0x80
 8001f6a:	029b      	lsls	r3, r3, #10
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0xe6>
 8001f70:	e015      	b.n	8001f9e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7ff fb35 	bl	80015e0 <HAL_GetTick>
 8001f76:	0003      	movs	r3, r0
 8001f78:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f7c:	f7ff fb30 	bl	80015e0 <HAL_GetTick>
 8001f80:	0002      	movs	r2, r0
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b64      	cmp	r3, #100	; 0x64
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e2e4      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f8e:	4b85      	ldr	r3, [pc, #532]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	2380      	movs	r3, #128	; 0x80
 8001f94:	029b      	lsls	r3, r3, #10
 8001f96:	4013      	ands	r3, r2
 8001f98:	d1f0      	bne.n	8001f7c <HAL_RCC_OscConfig+0x110>
 8001f9a:	e000      	b.n	8001f9e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f9c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d100      	bne.n	8001faa <HAL_RCC_OscConfig+0x13e>
 8001fa8:	e099      	b.n	80020de <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb2:	2220      	movs	r2, #32
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d009      	beq.n	8001fcc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001fb8:	4b7a      	ldr	r3, [pc, #488]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b79      	ldr	r3, [pc, #484]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001fbe:	2120      	movs	r1, #32
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc6:	2220      	movs	r2, #32
 8001fc8:	4393      	bics	r3, r2
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d005      	beq.n	8001fde <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	2b0c      	cmp	r3, #12
 8001fd6:	d13e      	bne.n	8002056 <HAL_RCC_OscConfig+0x1ea>
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d13b      	bne.n	8002056 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001fde:	4b71      	ldr	r3, [pc, #452]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2204      	movs	r2, #4
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d004      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x186>
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e2b2      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff2:	4b6c      	ldr	r3, [pc, #432]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	4a6e      	ldr	r2, [pc, #440]	; (80021b0 <HAL_RCC_OscConfig+0x344>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	691b      	ldr	r3, [r3, #16]
 8002000:	021a      	lsls	r2, r3, #8
 8002002:	4b68      	ldr	r3, [pc, #416]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002004:	430a      	orrs	r2, r1
 8002006:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002008:	4b66      	ldr	r3, [pc, #408]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2209      	movs	r2, #9
 800200e:	4393      	bics	r3, r2
 8002010:	0019      	movs	r1, r3
 8002012:	4b64      	ldr	r3, [pc, #400]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002016:	430a      	orrs	r2, r1
 8002018:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800201a:	f000 fbeb 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 800201e:	0001      	movs	r1, r0
 8002020:	4b60      	ldr	r3, [pc, #384]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	091b      	lsrs	r3, r3, #4
 8002026:	220f      	movs	r2, #15
 8002028:	4013      	ands	r3, r2
 800202a:	4a62      	ldr	r2, [pc, #392]	; (80021b4 <HAL_RCC_OscConfig+0x348>)
 800202c:	5cd3      	ldrb	r3, [r2, r3]
 800202e:	000a      	movs	r2, r1
 8002030:	40da      	lsrs	r2, r3
 8002032:	4b61      	ldr	r3, [pc, #388]	; (80021b8 <HAL_RCC_OscConfig+0x34c>)
 8002034:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002036:	4b61      	ldr	r3, [pc, #388]	; (80021bc <HAL_RCC_OscConfig+0x350>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2513      	movs	r5, #19
 800203c:	197c      	adds	r4, r7, r5
 800203e:	0018      	movs	r0, r3
 8002040:	f7ff fa88 	bl	8001554 <HAL_InitTick>
 8002044:	0003      	movs	r3, r0
 8002046:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002048:	197b      	adds	r3, r7, r5
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d046      	beq.n	80020de <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002050:	197b      	adds	r3, r7, r5
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	e280      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	2b00      	cmp	r3, #0
 800205a:	d027      	beq.n	80020ac <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800205c:	4b51      	ldr	r3, [pc, #324]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2209      	movs	r2, #9
 8002062:	4393      	bics	r3, r2
 8002064:	0019      	movs	r1, r3
 8002066:	4b4f      	ldr	r3, [pc, #316]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002068:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800206a:	430a      	orrs	r2, r1
 800206c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206e:	f7ff fab7 	bl	80015e0 <HAL_GetTick>
 8002072:	0003      	movs	r3, r0
 8002074:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002078:	f7ff fab2 	bl	80015e0 <HAL_GetTick>
 800207c:	0002      	movs	r2, r0
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e266      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800208a:	4b46      	ldr	r3, [pc, #280]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2204      	movs	r2, #4
 8002090:	4013      	ands	r3, r2
 8002092:	d0f1      	beq.n	8002078 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002094:	4b43      	ldr	r3, [pc, #268]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	4a45      	ldr	r2, [pc, #276]	; (80021b0 <HAL_RCC_OscConfig+0x344>)
 800209a:	4013      	ands	r3, r2
 800209c:	0019      	movs	r1, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	021a      	lsls	r2, r3, #8
 80020a4:	4b3f      	ldr	r3, [pc, #252]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 80020a6:	430a      	orrs	r2, r1
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	e018      	b.n	80020de <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ac:	4b3d      	ldr	r3, [pc, #244]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b3c      	ldr	r3, [pc, #240]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 80020b2:	2101      	movs	r1, #1
 80020b4:	438a      	bics	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b8:	f7ff fa92 	bl	80015e0 <HAL_GetTick>
 80020bc:	0003      	movs	r3, r0
 80020be:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020c2:	f7ff fa8d 	bl	80015e0 <HAL_GetTick>
 80020c6:	0002      	movs	r2, r0
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e241      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020d4:	4b33      	ldr	r3, [pc, #204]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2204      	movs	r2, #4
 80020da:	4013      	ands	r3, r2
 80020dc:	d1f1      	bne.n	80020c2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2210      	movs	r2, #16
 80020e4:	4013      	ands	r3, r2
 80020e6:	d100      	bne.n	80020ea <HAL_RCC_OscConfig+0x27e>
 80020e8:	e0a1      	b.n	800222e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d140      	bne.n	8002172 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020f0:	4b2c      	ldr	r3, [pc, #176]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4013      	ands	r3, r2
 80020fa:	d005      	beq.n	8002108 <HAL_RCC_OscConfig+0x29c>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d101      	bne.n	8002108 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e227      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002108:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	4a2c      	ldr	r2, [pc, #176]	; (80021c0 <HAL_RCC_OscConfig+0x354>)
 800210e:	4013      	ands	r3, r2
 8002110:	0019      	movs	r1, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a1a      	ldr	r2, [r3, #32]
 8002116:	4b23      	ldr	r3, [pc, #140]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002118:	430a      	orrs	r2, r1
 800211a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800211c:	4b21      	ldr	r3, [pc, #132]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	021b      	lsls	r3, r3, #8
 8002122:	0a19      	lsrs	r1, r3, #8
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	061a      	lsls	r2, r3, #24
 800212a:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 800212c:	430a      	orrs	r2, r1
 800212e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	0b5b      	lsrs	r3, r3, #13
 8002136:	3301      	adds	r3, #1
 8002138:	2280      	movs	r2, #128	; 0x80
 800213a:	0212      	lsls	r2, r2, #8
 800213c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800213e:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	091b      	lsrs	r3, r3, #4
 8002144:	210f      	movs	r1, #15
 8002146:	400b      	ands	r3, r1
 8002148:	491a      	ldr	r1, [pc, #104]	; (80021b4 <HAL_RCC_OscConfig+0x348>)
 800214a:	5ccb      	ldrb	r3, [r1, r3]
 800214c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800214e:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <HAL_RCC_OscConfig+0x34c>)
 8002150:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002152:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <HAL_RCC_OscConfig+0x350>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2513      	movs	r5, #19
 8002158:	197c      	adds	r4, r7, r5
 800215a:	0018      	movs	r0, r3
 800215c:	f7ff f9fa 	bl	8001554 <HAL_InitTick>
 8002160:	0003      	movs	r3, r0
 8002162:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002164:	197b      	adds	r3, r7, r5
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d060      	beq.n	800222e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800216c:	197b      	adds	r3, r7, r5
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	e1f2      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d03f      	beq.n	80021fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_RCC_OscConfig+0x338>)
 8002180:	2180      	movs	r1, #128	; 0x80
 8002182:	0049      	lsls	r1, r1, #1
 8002184:	430a      	orrs	r2, r1
 8002186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002188:	f7ff fa2a 	bl	80015e0 <HAL_GetTick>
 800218c:	0003      	movs	r3, r0
 800218e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002190:	e018      	b.n	80021c4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002192:	f7ff fa25 	bl	80015e0 <HAL_GetTick>
 8002196:	0002      	movs	r2, r0
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d911      	bls.n	80021c4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e1d9      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
 80021a4:	40021000 	.word	0x40021000
 80021a8:	fffeffff 	.word	0xfffeffff
 80021ac:	fffbffff 	.word	0xfffbffff
 80021b0:	ffffe0ff 	.word	0xffffe0ff
 80021b4:	08004a30 	.word	0x08004a30
 80021b8:	20000018 	.word	0x20000018
 80021bc:	2000001c 	.word	0x2000001c
 80021c0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80021c4:	4bc9      	ldr	r3, [pc, #804]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	2380      	movs	r3, #128	; 0x80
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4013      	ands	r3, r2
 80021ce:	d0e0      	beq.n	8002192 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021d0:	4bc6      	ldr	r3, [pc, #792]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	4ac6      	ldr	r2, [pc, #792]	; (80024f0 <HAL_RCC_OscConfig+0x684>)
 80021d6:	4013      	ands	r3, r2
 80021d8:	0019      	movs	r1, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a1a      	ldr	r2, [r3, #32]
 80021de:	4bc3      	ldr	r3, [pc, #780]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80021e0:	430a      	orrs	r2, r1
 80021e2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021e4:	4bc1      	ldr	r3, [pc, #772]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	0a19      	lsrs	r1, r3, #8
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	061a      	lsls	r2, r3, #24
 80021f2:	4bbe      	ldr	r3, [pc, #760]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80021f4:	430a      	orrs	r2, r1
 80021f6:	605a      	str	r2, [r3, #4]
 80021f8:	e019      	b.n	800222e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021fa:	4bbc      	ldr	r3, [pc, #752]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	4bbb      	ldr	r3, [pc, #748]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002200:	49bc      	ldr	r1, [pc, #752]	; (80024f4 <HAL_RCC_OscConfig+0x688>)
 8002202:	400a      	ands	r2, r1
 8002204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002206:	f7ff f9eb 	bl	80015e0 <HAL_GetTick>
 800220a:	0003      	movs	r3, r0
 800220c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002210:	f7ff f9e6 	bl	80015e0 <HAL_GetTick>
 8002214:	0002      	movs	r2, r0
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e19a      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002222:	4bb2      	ldr	r3, [pc, #712]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4013      	ands	r3, r2
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2208      	movs	r2, #8
 8002234:	4013      	ands	r3, r2
 8002236:	d036      	beq.n	80022a6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d019      	beq.n	8002274 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002240:	4baa      	ldr	r3, [pc, #680]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002242:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002244:	4ba9      	ldr	r3, [pc, #676]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002246:	2101      	movs	r1, #1
 8002248:	430a      	orrs	r2, r1
 800224a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800224c:	f7ff f9c8 	bl	80015e0 <HAL_GetTick>
 8002250:	0003      	movs	r3, r0
 8002252:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002254:	e008      	b.n	8002268 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002256:	f7ff f9c3 	bl	80015e0 <HAL_GetTick>
 800225a:	0002      	movs	r2, r0
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e177      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002268:	4ba0      	ldr	r3, [pc, #640]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800226a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800226c:	2202      	movs	r2, #2
 800226e:	4013      	ands	r3, r2
 8002270:	d0f1      	beq.n	8002256 <HAL_RCC_OscConfig+0x3ea>
 8002272:	e018      	b.n	80022a6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002274:	4b9d      	ldr	r3, [pc, #628]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002276:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002278:	4b9c      	ldr	r3, [pc, #624]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800227a:	2101      	movs	r1, #1
 800227c:	438a      	bics	r2, r1
 800227e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002280:	f7ff f9ae 	bl	80015e0 <HAL_GetTick>
 8002284:	0003      	movs	r3, r0
 8002286:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002288:	e008      	b.n	800229c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800228a:	f7ff f9a9 	bl	80015e0 <HAL_GetTick>
 800228e:	0002      	movs	r2, r0
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e15d      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800229c:	4b93      	ldr	r3, [pc, #588]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800229e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022a0:	2202      	movs	r2, #2
 80022a2:	4013      	ands	r3, r2
 80022a4:	d1f1      	bne.n	800228a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2204      	movs	r2, #4
 80022ac:	4013      	ands	r3, r2
 80022ae:	d100      	bne.n	80022b2 <HAL_RCC_OscConfig+0x446>
 80022b0:	e0ae      	b.n	8002410 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b2:	2023      	movs	r0, #35	; 0x23
 80022b4:	183b      	adds	r3, r7, r0
 80022b6:	2200      	movs	r2, #0
 80022b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ba:	4b8c      	ldr	r3, [pc, #560]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80022bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	055b      	lsls	r3, r3, #21
 80022c2:	4013      	ands	r3, r2
 80022c4:	d109      	bne.n	80022da <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	4b89      	ldr	r3, [pc, #548]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80022c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022ca:	4b88      	ldr	r3, [pc, #544]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80022cc:	2180      	movs	r1, #128	; 0x80
 80022ce:	0549      	lsls	r1, r1, #21
 80022d0:	430a      	orrs	r2, r1
 80022d2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80022d4:	183b      	adds	r3, r7, r0
 80022d6:	2201      	movs	r2, #1
 80022d8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022da:	4b87      	ldr	r3, [pc, #540]	; (80024f8 <HAL_RCC_OscConfig+0x68c>)
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	2380      	movs	r3, #128	; 0x80
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	4013      	ands	r3, r2
 80022e4:	d11a      	bne.n	800231c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022e6:	4b84      	ldr	r3, [pc, #528]	; (80024f8 <HAL_RCC_OscConfig+0x68c>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	4b83      	ldr	r3, [pc, #524]	; (80024f8 <HAL_RCC_OscConfig+0x68c>)
 80022ec:	2180      	movs	r1, #128	; 0x80
 80022ee:	0049      	lsls	r1, r1, #1
 80022f0:	430a      	orrs	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022f4:	f7ff f974 	bl	80015e0 <HAL_GetTick>
 80022f8:	0003      	movs	r3, r0
 80022fa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022fe:	f7ff f96f 	bl	80015e0 <HAL_GetTick>
 8002302:	0002      	movs	r2, r0
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b64      	cmp	r3, #100	; 0x64
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e123      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002310:	4b79      	ldr	r3, [pc, #484]	; (80024f8 <HAL_RCC_OscConfig+0x68c>)
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	2380      	movs	r3, #128	; 0x80
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	4013      	ands	r3, r2
 800231a:	d0f0      	beq.n	80022fe <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	429a      	cmp	r2, r3
 8002326:	d107      	bne.n	8002338 <HAL_RCC_OscConfig+0x4cc>
 8002328:	4b70      	ldr	r3, [pc, #448]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800232a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800232c:	4b6f      	ldr	r3, [pc, #444]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800232e:	2180      	movs	r1, #128	; 0x80
 8002330:	0049      	lsls	r1, r1, #1
 8002332:	430a      	orrs	r2, r1
 8002334:	651a      	str	r2, [r3, #80]	; 0x50
 8002336:	e031      	b.n	800239c <HAL_RCC_OscConfig+0x530>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10c      	bne.n	800235a <HAL_RCC_OscConfig+0x4ee>
 8002340:	4b6a      	ldr	r3, [pc, #424]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002342:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002344:	4b69      	ldr	r3, [pc, #420]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002346:	496b      	ldr	r1, [pc, #428]	; (80024f4 <HAL_RCC_OscConfig+0x688>)
 8002348:	400a      	ands	r2, r1
 800234a:	651a      	str	r2, [r3, #80]	; 0x50
 800234c:	4b67      	ldr	r3, [pc, #412]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800234e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002350:	4b66      	ldr	r3, [pc, #408]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002352:	496a      	ldr	r1, [pc, #424]	; (80024fc <HAL_RCC_OscConfig+0x690>)
 8002354:	400a      	ands	r2, r1
 8002356:	651a      	str	r2, [r3, #80]	; 0x50
 8002358:	e020      	b.n	800239c <HAL_RCC_OscConfig+0x530>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	23a0      	movs	r3, #160	; 0xa0
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	429a      	cmp	r2, r3
 8002364:	d10e      	bne.n	8002384 <HAL_RCC_OscConfig+0x518>
 8002366:	4b61      	ldr	r3, [pc, #388]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002368:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800236a:	4b60      	ldr	r3, [pc, #384]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800236c:	2180      	movs	r1, #128	; 0x80
 800236e:	00c9      	lsls	r1, r1, #3
 8002370:	430a      	orrs	r2, r1
 8002372:	651a      	str	r2, [r3, #80]	; 0x50
 8002374:	4b5d      	ldr	r3, [pc, #372]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002376:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002378:	4b5c      	ldr	r3, [pc, #368]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800237a:	2180      	movs	r1, #128	; 0x80
 800237c:	0049      	lsls	r1, r1, #1
 800237e:	430a      	orrs	r2, r1
 8002380:	651a      	str	r2, [r3, #80]	; 0x50
 8002382:	e00b      	b.n	800239c <HAL_RCC_OscConfig+0x530>
 8002384:	4b59      	ldr	r3, [pc, #356]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002386:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002388:	4b58      	ldr	r3, [pc, #352]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800238a:	495a      	ldr	r1, [pc, #360]	; (80024f4 <HAL_RCC_OscConfig+0x688>)
 800238c:	400a      	ands	r2, r1
 800238e:	651a      	str	r2, [r3, #80]	; 0x50
 8002390:	4b56      	ldr	r3, [pc, #344]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002392:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002394:	4b55      	ldr	r3, [pc, #340]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002396:	4959      	ldr	r1, [pc, #356]	; (80024fc <HAL_RCC_OscConfig+0x690>)
 8002398:	400a      	ands	r2, r1
 800239a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d015      	beq.n	80023d0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a4:	f7ff f91c 	bl	80015e0 <HAL_GetTick>
 80023a8:	0003      	movs	r3, r0
 80023aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023ac:	e009      	b.n	80023c2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023ae:	f7ff f917 	bl	80015e0 <HAL_GetTick>
 80023b2:	0002      	movs	r2, r0
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	4a51      	ldr	r2, [pc, #324]	; (8002500 <HAL_RCC_OscConfig+0x694>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e0ca      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023c2:	4b4a      	ldr	r3, [pc, #296]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80023c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023c6:	2380      	movs	r3, #128	; 0x80
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4013      	ands	r3, r2
 80023cc:	d0ef      	beq.n	80023ae <HAL_RCC_OscConfig+0x542>
 80023ce:	e014      	b.n	80023fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d0:	f7ff f906 	bl	80015e0 <HAL_GetTick>
 80023d4:	0003      	movs	r3, r0
 80023d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023d8:	e009      	b.n	80023ee <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023da:	f7ff f901 	bl	80015e0 <HAL_GetTick>
 80023de:	0002      	movs	r2, r0
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	4a46      	ldr	r2, [pc, #280]	; (8002500 <HAL_RCC_OscConfig+0x694>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e0b4      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023ee:	4b3f      	ldr	r3, [pc, #252]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80023f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023f2:	2380      	movs	r3, #128	; 0x80
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	4013      	ands	r3, r2
 80023f8:	d1ef      	bne.n	80023da <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023fa:	2323      	movs	r3, #35	; 0x23
 80023fc:	18fb      	adds	r3, r7, r3
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d105      	bne.n	8002410 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002404:	4b39      	ldr	r3, [pc, #228]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002406:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002408:	4b38      	ldr	r3, [pc, #224]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800240a:	493e      	ldr	r1, [pc, #248]	; (8002504 <HAL_RCC_OscConfig+0x698>)
 800240c:	400a      	ands	r2, r1
 800240e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	2b00      	cmp	r3, #0
 8002416:	d100      	bne.n	800241a <HAL_RCC_OscConfig+0x5ae>
 8002418:	e09d      	b.n	8002556 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	2b0c      	cmp	r3, #12
 800241e:	d100      	bne.n	8002422 <HAL_RCC_OscConfig+0x5b6>
 8002420:	e076      	b.n	8002510 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002426:	2b02      	cmp	r3, #2
 8002428:	d145      	bne.n	80024b6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242a:	4b30      	ldr	r3, [pc, #192]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4b2f      	ldr	r3, [pc, #188]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002430:	4935      	ldr	r1, [pc, #212]	; (8002508 <HAL_RCC_OscConfig+0x69c>)
 8002432:	400a      	ands	r2, r1
 8002434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002436:	f7ff f8d3 	bl	80015e0 <HAL_GetTick>
 800243a:	0003      	movs	r3, r0
 800243c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002440:	f7ff f8ce 	bl	80015e0 <HAL_GetTick>
 8002444:	0002      	movs	r2, r0
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e082      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002452:	4b26      	ldr	r3, [pc, #152]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	2380      	movs	r3, #128	; 0x80
 8002458:	049b      	lsls	r3, r3, #18
 800245a:	4013      	ands	r3, r2
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800245e:	4b23      	ldr	r3, [pc, #140]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	4a2a      	ldr	r2, [pc, #168]	; (800250c <HAL_RCC_OscConfig+0x6a0>)
 8002464:	4013      	ands	r3, r2
 8002466:	0019      	movs	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002470:	431a      	orrs	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002476:	431a      	orrs	r2, r3
 8002478:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 800247a:	430a      	orrs	r2, r1
 800247c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800247e:	4b1b      	ldr	r3, [pc, #108]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	4b1a      	ldr	r3, [pc, #104]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 8002484:	2180      	movs	r1, #128	; 0x80
 8002486:	0449      	lsls	r1, r1, #17
 8002488:	430a      	orrs	r2, r1
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7ff f8a8 	bl	80015e0 <HAL_GetTick>
 8002490:	0003      	movs	r3, r0
 8002492:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002496:	f7ff f8a3 	bl	80015e0 <HAL_GetTick>
 800249a:	0002      	movs	r2, r0
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e057      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80024a8:	4b10      	ldr	r3, [pc, #64]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	049b      	lsls	r3, r3, #18
 80024b0:	4013      	ands	r3, r2
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x62a>
 80024b4:	e04f      	b.n	8002556 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80024bc:	4912      	ldr	r1, [pc, #72]	; (8002508 <HAL_RCC_OscConfig+0x69c>)
 80024be:	400a      	ands	r2, r1
 80024c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c2:	f7ff f88d 	bl	80015e0 <HAL_GetTick>
 80024c6:	0003      	movs	r3, r0
 80024c8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024cc:	f7ff f888 	bl	80015e0 <HAL_GetTick>
 80024d0:	0002      	movs	r2, r0
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e03c      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024de:	4b03      	ldr	r3, [pc, #12]	; (80024ec <HAL_RCC_OscConfig+0x680>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	049b      	lsls	r3, r3, #18
 80024e6:	4013      	ands	r3, r2
 80024e8:	d1f0      	bne.n	80024cc <HAL_RCC_OscConfig+0x660>
 80024ea:	e034      	b.n	8002556 <HAL_RCC_OscConfig+0x6ea>
 80024ec:	40021000 	.word	0x40021000
 80024f0:	ffff1fff 	.word	0xffff1fff
 80024f4:	fffffeff 	.word	0xfffffeff
 80024f8:	40007000 	.word	0x40007000
 80024fc:	fffffbff 	.word	0xfffffbff
 8002500:	00001388 	.word	0x00001388
 8002504:	efffffff 	.word	0xefffffff
 8002508:	feffffff 	.word	0xfeffffff
 800250c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	2b01      	cmp	r3, #1
 8002516:	d101      	bne.n	800251c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e01d      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800251c:	4b10      	ldr	r3, [pc, #64]	; (8002560 <HAL_RCC_OscConfig+0x6f4>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	2380      	movs	r3, #128	; 0x80
 8002526:	025b      	lsls	r3, r3, #9
 8002528:	401a      	ands	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252e:	429a      	cmp	r2, r3
 8002530:	d10f      	bne.n	8002552 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	23f0      	movs	r3, #240	; 0xf0
 8002536:	039b      	lsls	r3, r3, #14
 8002538:	401a      	ands	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800253e:	429a      	cmp	r2, r3
 8002540:	d107      	bne.n	8002552 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	23c0      	movs	r3, #192	; 0xc0
 8002546:	041b      	lsls	r3, r3, #16
 8002548:	401a      	ands	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800254e:	429a      	cmp	r2, r3
 8002550:	d001      	beq.n	8002556 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e000      	b.n	8002558 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	0018      	movs	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	b00a      	add	sp, #40	; 0x28
 800255e:	bdb0      	pop	{r4, r5, r7, pc}
 8002560:	40021000 	.word	0x40021000

08002564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002564:	b5b0      	push	{r4, r5, r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e128      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002578:	4b96      	ldr	r3, [pc, #600]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2201      	movs	r2, #1
 800257e:	4013      	ands	r3, r2
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	429a      	cmp	r2, r3
 8002584:	d91e      	bls.n	80025c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002586:	4b93      	ldr	r3, [pc, #588]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2201      	movs	r2, #1
 800258c:	4393      	bics	r3, r2
 800258e:	0019      	movs	r1, r3
 8002590:	4b90      	ldr	r3, [pc, #576]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 8002592:	683a      	ldr	r2, [r7, #0]
 8002594:	430a      	orrs	r2, r1
 8002596:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002598:	f7ff f822 	bl	80015e0 <HAL_GetTick>
 800259c:	0003      	movs	r3, r0
 800259e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025a0:	e009      	b.n	80025b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a2:	f7ff f81d 	bl	80015e0 <HAL_GetTick>
 80025a6:	0002      	movs	r2, r0
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	4a8a      	ldr	r2, [pc, #552]	; (80027d8 <HAL_RCC_ClockConfig+0x274>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e109      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025b6:	4b87      	ldr	r3, [pc, #540]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2201      	movs	r2, #1
 80025bc:	4013      	ands	r3, r2
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d1ee      	bne.n	80025a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2202      	movs	r2, #2
 80025ca:	4013      	ands	r3, r2
 80025cc:	d009      	beq.n	80025e2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ce:	4b83      	ldr	r3, [pc, #524]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	22f0      	movs	r2, #240	; 0xf0
 80025d4:	4393      	bics	r3, r2
 80025d6:	0019      	movs	r1, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	4b7f      	ldr	r3, [pc, #508]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 80025de:	430a      	orrs	r2, r1
 80025e0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2201      	movs	r2, #1
 80025e8:	4013      	ands	r3, r2
 80025ea:	d100      	bne.n	80025ee <HAL_RCC_ClockConfig+0x8a>
 80025ec:	e089      	b.n	8002702 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d107      	bne.n	8002606 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025f6:	4b79      	ldr	r3, [pc, #484]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	2380      	movs	r3, #128	; 0x80
 80025fc:	029b      	lsls	r3, r3, #10
 80025fe:	4013      	ands	r3, r2
 8002600:	d120      	bne.n	8002644 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e0e1      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b03      	cmp	r3, #3
 800260c:	d107      	bne.n	800261e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800260e:	4b73      	ldr	r3, [pc, #460]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	049b      	lsls	r3, r3, #18
 8002616:	4013      	ands	r3, r2
 8002618:	d114      	bne.n	8002644 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e0d5      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d106      	bne.n	8002634 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002626:	4b6d      	ldr	r3, [pc, #436]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2204      	movs	r2, #4
 800262c:	4013      	ands	r3, r2
 800262e:	d109      	bne.n	8002644 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e0ca      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002634:	4b69      	ldr	r3, [pc, #420]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	2380      	movs	r3, #128	; 0x80
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4013      	ands	r3, r2
 800263e:	d101      	bne.n	8002644 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e0c2      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002644:	4b65      	ldr	r3, [pc, #404]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	2203      	movs	r2, #3
 800264a:	4393      	bics	r3, r2
 800264c:	0019      	movs	r1, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685a      	ldr	r2, [r3, #4]
 8002652:	4b62      	ldr	r3, [pc, #392]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002654:	430a      	orrs	r2, r1
 8002656:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002658:	f7fe ffc2 	bl	80015e0 <HAL_GetTick>
 800265c:	0003      	movs	r3, r0
 800265e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b02      	cmp	r3, #2
 8002666:	d111      	bne.n	800268c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002668:	e009      	b.n	800267e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800266a:	f7fe ffb9 	bl	80015e0 <HAL_GetTick>
 800266e:	0002      	movs	r2, r0
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	4a58      	ldr	r2, [pc, #352]	; (80027d8 <HAL_RCC_ClockConfig+0x274>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d901      	bls.n	800267e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e0a5      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800267e:	4b57      	ldr	r3, [pc, #348]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	220c      	movs	r2, #12
 8002684:	4013      	ands	r3, r2
 8002686:	2b08      	cmp	r3, #8
 8002688:	d1ef      	bne.n	800266a <HAL_RCC_ClockConfig+0x106>
 800268a:	e03a      	b.n	8002702 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d111      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002694:	e009      	b.n	80026aa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002696:	f7fe ffa3 	bl	80015e0 <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	4a4d      	ldr	r2, [pc, #308]	; (80027d8 <HAL_RCC_ClockConfig+0x274>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e08f      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026aa:	4b4c      	ldr	r3, [pc, #304]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	220c      	movs	r2, #12
 80026b0:	4013      	ands	r3, r2
 80026b2:	2b0c      	cmp	r3, #12
 80026b4:	d1ef      	bne.n	8002696 <HAL_RCC_ClockConfig+0x132>
 80026b6:	e024      	b.n	8002702 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d11b      	bne.n	80026f8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80026c0:	e009      	b.n	80026d6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c2:	f7fe ff8d 	bl	80015e0 <HAL_GetTick>
 80026c6:	0002      	movs	r2, r0
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	4a42      	ldr	r2, [pc, #264]	; (80027d8 <HAL_RCC_ClockConfig+0x274>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e079      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80026d6:	4b41      	ldr	r3, [pc, #260]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	220c      	movs	r2, #12
 80026dc:	4013      	ands	r3, r2
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d1ef      	bne.n	80026c2 <HAL_RCC_ClockConfig+0x15e>
 80026e2:	e00e      	b.n	8002702 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026e4:	f7fe ff7c 	bl	80015e0 <HAL_GetTick>
 80026e8:	0002      	movs	r2, r0
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	4a3a      	ldr	r2, [pc, #232]	; (80027d8 <HAL_RCC_ClockConfig+0x274>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e068      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80026f8:	4b38      	ldr	r3, [pc, #224]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	220c      	movs	r2, #12
 80026fe:	4013      	ands	r3, r2
 8002700:	d1f0      	bne.n	80026e4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002702:	4b34      	ldr	r3, [pc, #208]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2201      	movs	r2, #1
 8002708:	4013      	ands	r3, r2
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	429a      	cmp	r2, r3
 800270e:	d21e      	bcs.n	800274e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002710:	4b30      	ldr	r3, [pc, #192]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2201      	movs	r2, #1
 8002716:	4393      	bics	r3, r2
 8002718:	0019      	movs	r1, r3
 800271a:	4b2e      	ldr	r3, [pc, #184]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002722:	f7fe ff5d 	bl	80015e0 <HAL_GetTick>
 8002726:	0003      	movs	r3, r0
 8002728:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800272a:	e009      	b.n	8002740 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800272c:	f7fe ff58 	bl	80015e0 <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	4a28      	ldr	r2, [pc, #160]	; (80027d8 <HAL_RCC_ClockConfig+0x274>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e044      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002740:	4b24      	ldr	r3, [pc, #144]	; (80027d4 <HAL_RCC_ClockConfig+0x270>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2201      	movs	r2, #1
 8002746:	4013      	ands	r3, r2
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	429a      	cmp	r2, r3
 800274c:	d1ee      	bne.n	800272c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2204      	movs	r2, #4
 8002754:	4013      	ands	r3, r2
 8002756:	d009      	beq.n	800276c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002758:	4b20      	ldr	r3, [pc, #128]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	4a20      	ldr	r2, [pc, #128]	; (80027e0 <HAL_RCC_ClockConfig+0x27c>)
 800275e:	4013      	ands	r3, r2
 8002760:	0019      	movs	r1, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002768:	430a      	orrs	r2, r1
 800276a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2208      	movs	r2, #8
 8002772:	4013      	ands	r3, r2
 8002774:	d00a      	beq.n	800278c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002776:	4b19      	ldr	r3, [pc, #100]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	4a1a      	ldr	r2, [pc, #104]	; (80027e4 <HAL_RCC_ClockConfig+0x280>)
 800277c:	4013      	ands	r3, r2
 800277e:	0019      	movs	r1, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	00da      	lsls	r2, r3, #3
 8002786:	4b15      	ldr	r3, [pc, #84]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002788:	430a      	orrs	r2, r1
 800278a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800278c:	f000 f832 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 8002790:	0001      	movs	r1, r0
 8002792:	4b12      	ldr	r3, [pc, #72]	; (80027dc <HAL_RCC_ClockConfig+0x278>)
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	091b      	lsrs	r3, r3, #4
 8002798:	220f      	movs	r2, #15
 800279a:	4013      	ands	r3, r2
 800279c:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <HAL_RCC_ClockConfig+0x284>)
 800279e:	5cd3      	ldrb	r3, [r2, r3]
 80027a0:	000a      	movs	r2, r1
 80027a2:	40da      	lsrs	r2, r3
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <HAL_RCC_ClockConfig+0x288>)
 80027a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80027a8:	4b11      	ldr	r3, [pc, #68]	; (80027f0 <HAL_RCC_ClockConfig+0x28c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	250b      	movs	r5, #11
 80027ae:	197c      	adds	r4, r7, r5
 80027b0:	0018      	movs	r0, r3
 80027b2:	f7fe fecf 	bl	8001554 <HAL_InitTick>
 80027b6:	0003      	movs	r3, r0
 80027b8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80027ba:	197b      	adds	r3, r7, r5
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80027c2:	197b      	adds	r3, r7, r5
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	e000      	b.n	80027ca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	0018      	movs	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b004      	add	sp, #16
 80027d0:	bdb0      	pop	{r4, r5, r7, pc}
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	40022000 	.word	0x40022000
 80027d8:	00001388 	.word	0x00001388
 80027dc:	40021000 	.word	0x40021000
 80027e0:	fffff8ff 	.word	0xfffff8ff
 80027e4:	ffffc7ff 	.word	0xffffc7ff
 80027e8:	08004a30 	.word	0x08004a30
 80027ec:	20000018 	.word	0x20000018
 80027f0:	2000001c 	.word	0x2000001c

080027f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027f4:	b5b0      	push	{r4, r5, r7, lr}
 80027f6:	b08e      	sub	sp, #56	; 0x38
 80027f8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80027fa:	4b4c      	ldr	r3, [pc, #304]	; (800292c <HAL_RCC_GetSysClockFreq+0x138>)
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002800:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002802:	230c      	movs	r3, #12
 8002804:	4013      	ands	r3, r2
 8002806:	2b0c      	cmp	r3, #12
 8002808:	d014      	beq.n	8002834 <HAL_RCC_GetSysClockFreq+0x40>
 800280a:	d900      	bls.n	800280e <HAL_RCC_GetSysClockFreq+0x1a>
 800280c:	e07b      	b.n	8002906 <HAL_RCC_GetSysClockFreq+0x112>
 800280e:	2b04      	cmp	r3, #4
 8002810:	d002      	beq.n	8002818 <HAL_RCC_GetSysClockFreq+0x24>
 8002812:	2b08      	cmp	r3, #8
 8002814:	d00b      	beq.n	800282e <HAL_RCC_GetSysClockFreq+0x3a>
 8002816:	e076      	b.n	8002906 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002818:	4b44      	ldr	r3, [pc, #272]	; (800292c <HAL_RCC_GetSysClockFreq+0x138>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2210      	movs	r2, #16
 800281e:	4013      	ands	r3, r2
 8002820:	d002      	beq.n	8002828 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002822:	4b43      	ldr	r3, [pc, #268]	; (8002930 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002824:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002826:	e07c      	b.n	8002922 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002828:	4b42      	ldr	r3, [pc, #264]	; (8002934 <HAL_RCC_GetSysClockFreq+0x140>)
 800282a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800282c:	e079      	b.n	8002922 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800282e:	4b42      	ldr	r3, [pc, #264]	; (8002938 <HAL_RCC_GetSysClockFreq+0x144>)
 8002830:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002832:	e076      	b.n	8002922 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002836:	0c9a      	lsrs	r2, r3, #18
 8002838:	230f      	movs	r3, #15
 800283a:	401a      	ands	r2, r3
 800283c:	4b3f      	ldr	r3, [pc, #252]	; (800293c <HAL_RCC_GetSysClockFreq+0x148>)
 800283e:	5c9b      	ldrb	r3, [r3, r2]
 8002840:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002844:	0d9a      	lsrs	r2, r3, #22
 8002846:	2303      	movs	r3, #3
 8002848:	4013      	ands	r3, r2
 800284a:	3301      	adds	r3, #1
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800284e:	4b37      	ldr	r3, [pc, #220]	; (800292c <HAL_RCC_GetSysClockFreq+0x138>)
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	2380      	movs	r3, #128	; 0x80
 8002854:	025b      	lsls	r3, r3, #9
 8002856:	4013      	ands	r3, r2
 8002858:	d01a      	beq.n	8002890 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800285a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285c:	61bb      	str	r3, [r7, #24]
 800285e:	2300      	movs	r3, #0
 8002860:	61fb      	str	r3, [r7, #28]
 8002862:	4a35      	ldr	r2, [pc, #212]	; (8002938 <HAL_RCC_GetSysClockFreq+0x144>)
 8002864:	2300      	movs	r3, #0
 8002866:	69b8      	ldr	r0, [r7, #24]
 8002868:	69f9      	ldr	r1, [r7, #28]
 800286a:	f7fd fcf9 	bl	8000260 <__aeabi_lmul>
 800286e:	0002      	movs	r2, r0
 8002870:	000b      	movs	r3, r1
 8002872:	0010      	movs	r0, r2
 8002874:	0019      	movs	r1, r3
 8002876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002878:	613b      	str	r3, [r7, #16]
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f7fd fccd 	bl	8000220 <__aeabi_uldivmod>
 8002886:	0002      	movs	r2, r0
 8002888:	000b      	movs	r3, r1
 800288a:	0013      	movs	r3, r2
 800288c:	637b      	str	r3, [r7, #52]	; 0x34
 800288e:	e037      	b.n	8002900 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002890:	4b26      	ldr	r3, [pc, #152]	; (800292c <HAL_RCC_GetSysClockFreq+0x138>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2210      	movs	r2, #16
 8002896:	4013      	ands	r3, r2
 8002898:	d01a      	beq.n	80028d0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800289a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4a23      	ldr	r2, [pc, #140]	; (8002930 <HAL_RCC_GetSysClockFreq+0x13c>)
 80028a4:	2300      	movs	r3, #0
 80028a6:	68b8      	ldr	r0, [r7, #8]
 80028a8:	68f9      	ldr	r1, [r7, #12]
 80028aa:	f7fd fcd9 	bl	8000260 <__aeabi_lmul>
 80028ae:	0002      	movs	r2, r0
 80028b0:	000b      	movs	r3, r1
 80028b2:	0010      	movs	r0, r2
 80028b4:	0019      	movs	r1, r3
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	603b      	str	r3, [r7, #0]
 80028ba:	2300      	movs	r3, #0
 80028bc:	607b      	str	r3, [r7, #4]
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f7fd fcad 	bl	8000220 <__aeabi_uldivmod>
 80028c6:	0002      	movs	r2, r0
 80028c8:	000b      	movs	r3, r1
 80028ca:	0013      	movs	r3, r2
 80028cc:	637b      	str	r3, [r7, #52]	; 0x34
 80028ce:	e017      	b.n	8002900 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80028d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d2:	0018      	movs	r0, r3
 80028d4:	2300      	movs	r3, #0
 80028d6:	0019      	movs	r1, r3
 80028d8:	4a16      	ldr	r2, [pc, #88]	; (8002934 <HAL_RCC_GetSysClockFreq+0x140>)
 80028da:	2300      	movs	r3, #0
 80028dc:	f7fd fcc0 	bl	8000260 <__aeabi_lmul>
 80028e0:	0002      	movs	r2, r0
 80028e2:	000b      	movs	r3, r1
 80028e4:	0010      	movs	r0, r2
 80028e6:	0019      	movs	r1, r3
 80028e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ea:	001c      	movs	r4, r3
 80028ec:	2300      	movs	r3, #0
 80028ee:	001d      	movs	r5, r3
 80028f0:	0022      	movs	r2, r4
 80028f2:	002b      	movs	r3, r5
 80028f4:	f7fd fc94 	bl	8000220 <__aeabi_uldivmod>
 80028f8:	0002      	movs	r2, r0
 80028fa:	000b      	movs	r3, r1
 80028fc:	0013      	movs	r3, r2
 80028fe:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002902:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002904:	e00d      	b.n	8002922 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002906:	4b09      	ldr	r3, [pc, #36]	; (800292c <HAL_RCC_GetSysClockFreq+0x138>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	0b5b      	lsrs	r3, r3, #13
 800290c:	2207      	movs	r2, #7
 800290e:	4013      	ands	r3, r2
 8002910:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002912:	6a3b      	ldr	r3, [r7, #32]
 8002914:	3301      	adds	r3, #1
 8002916:	2280      	movs	r2, #128	; 0x80
 8002918:	0212      	lsls	r2, r2, #8
 800291a:	409a      	lsls	r2, r3
 800291c:	0013      	movs	r3, r2
 800291e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002920:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002924:	0018      	movs	r0, r3
 8002926:	46bd      	mov	sp, r7
 8002928:	b00e      	add	sp, #56	; 0x38
 800292a:	bdb0      	pop	{r4, r5, r7, pc}
 800292c:	40021000 	.word	0x40021000
 8002930:	003d0900 	.word	0x003d0900
 8002934:	00f42400 	.word	0x00f42400
 8002938:	007a1200 	.word	0x007a1200
 800293c:	08004a48 	.word	0x08004a48

08002940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002944:	4b02      	ldr	r3, [pc, #8]	; (8002950 <HAL_RCC_GetHCLKFreq+0x10>)
 8002946:	681b      	ldr	r3, [r3, #0]
}
 8002948:	0018      	movs	r0, r3
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	20000018 	.word	0x20000018

08002954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002958:	f7ff fff2 	bl	8002940 <HAL_RCC_GetHCLKFreq>
 800295c:	0001      	movs	r1, r0
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	0a1b      	lsrs	r3, r3, #8
 8002964:	2207      	movs	r2, #7
 8002966:	4013      	ands	r3, r2
 8002968:	4a04      	ldr	r2, [pc, #16]	; (800297c <HAL_RCC_GetPCLK1Freq+0x28>)
 800296a:	5cd3      	ldrb	r3, [r2, r3]
 800296c:	40d9      	lsrs	r1, r3
 800296e:	000b      	movs	r3, r1
}
 8002970:	0018      	movs	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	46c0      	nop			; (mov r8, r8)
 8002978:	40021000 	.word	0x40021000
 800297c:	08004a40 	.word	0x08004a40

08002980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002984:	f7ff ffdc 	bl	8002940 <HAL_RCC_GetHCLKFreq>
 8002988:	0001      	movs	r1, r0
 800298a:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	0adb      	lsrs	r3, r3, #11
 8002990:	2207      	movs	r2, #7
 8002992:	4013      	ands	r3, r2
 8002994:	4a04      	ldr	r2, [pc, #16]	; (80029a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002996:	5cd3      	ldrb	r3, [r2, r3]
 8002998:	40d9      	lsrs	r1, r3
 800299a:	000b      	movs	r3, r1
}
 800299c:	0018      	movs	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	46c0      	nop			; (mov r8, r8)
 80029a4:	40021000 	.word	0x40021000
 80029a8:	08004a40 	.word	0x08004a40

080029ac <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80029b4:	2017      	movs	r0, #23
 80029b6:	183b      	adds	r3, r7, r0
 80029b8:	2200      	movs	r2, #0
 80029ba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2220      	movs	r2, #32
 80029c2:	4013      	ands	r3, r2
 80029c4:	d100      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80029c6:	e0c7      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029c8:	4b84      	ldr	r3, [pc, #528]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029cc:	2380      	movs	r3, #128	; 0x80
 80029ce:	055b      	lsls	r3, r3, #21
 80029d0:	4013      	ands	r3, r2
 80029d2:	d109      	bne.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d4:	4b81      	ldr	r3, [pc, #516]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029d8:	4b80      	ldr	r3, [pc, #512]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80029da:	2180      	movs	r1, #128	; 0x80
 80029dc:	0549      	lsls	r1, r1, #21
 80029de:	430a      	orrs	r2, r1
 80029e0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80029e2:	183b      	adds	r3, r7, r0
 80029e4:	2201      	movs	r2, #1
 80029e6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e8:	4b7d      	ldr	r3, [pc, #500]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	2380      	movs	r3, #128	; 0x80
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	4013      	ands	r3, r2
 80029f2:	d11a      	bne.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029f4:	4b7a      	ldr	r3, [pc, #488]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	4b79      	ldr	r3, [pc, #484]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80029fa:	2180      	movs	r1, #128	; 0x80
 80029fc:	0049      	lsls	r1, r1, #1
 80029fe:	430a      	orrs	r2, r1
 8002a00:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a02:	f7fe fded 	bl	80015e0 <HAL_GetTick>
 8002a06:	0003      	movs	r3, r0
 8002a08:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a0a:	e008      	b.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a0c:	f7fe fde8 	bl	80015e0 <HAL_GetTick>
 8002a10:	0002      	movs	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b64      	cmp	r3, #100	; 0x64
 8002a18:	d901      	bls.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e0d9      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a1e:	4b70      	ldr	r3, [pc, #448]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	2380      	movs	r3, #128	; 0x80
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	4013      	ands	r3, r2
 8002a28:	d0f0      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002a2a:	4b6c      	ldr	r3, [pc, #432]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	23c0      	movs	r3, #192	; 0xc0
 8002a30:	039b      	lsls	r3, r3, #14
 8002a32:	4013      	ands	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	23c0      	movs	r3, #192	; 0xc0
 8002a3c:	039b      	lsls	r3, r3, #14
 8002a3e:	4013      	ands	r3, r2
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d013      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	23c0      	movs	r3, #192	; 0xc0
 8002a4c:	029b      	lsls	r3, r3, #10
 8002a4e:	401a      	ands	r2, r3
 8002a50:	23c0      	movs	r3, #192	; 0xc0
 8002a52:	029b      	lsls	r3, r3, #10
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d10a      	bne.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002a58:	4b60      	ldr	r3, [pc, #384]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	029b      	lsls	r3, r3, #10
 8002a60:	401a      	ands	r2, r3
 8002a62:	2380      	movs	r3, #128	; 0x80
 8002a64:	029b      	lsls	r3, r3, #10
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d101      	bne.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e0b1      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002a6e:	4b5b      	ldr	r3, [pc, #364]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a72:	23c0      	movs	r3, #192	; 0xc0
 8002a74:	029b      	lsls	r3, r3, #10
 8002a76:	4013      	ands	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d03b      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	23c0      	movs	r3, #192	; 0xc0
 8002a86:	029b      	lsls	r3, r3, #10
 8002a88:	4013      	ands	r3, r2
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d033      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2220      	movs	r2, #32
 8002a96:	4013      	ands	r3, r2
 8002a98:	d02e      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002a9a:	4b50      	ldr	r3, [pc, #320]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002a9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a9e:	4a51      	ldr	r2, [pc, #324]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002aa4:	4b4d      	ldr	r3, [pc, #308]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002aa6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002aa8:	4b4c      	ldr	r3, [pc, #304]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002aaa:	2180      	movs	r1, #128	; 0x80
 8002aac:	0309      	lsls	r1, r1, #12
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ab2:	4b4a      	ldr	r3, [pc, #296]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ab4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ab6:	4b49      	ldr	r3, [pc, #292]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ab8:	494b      	ldr	r1, [pc, #300]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002aba:	400a      	ands	r2, r1
 8002abc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002abe:	4b47      	ldr	r3, [pc, #284]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	2380      	movs	r3, #128	; 0x80
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	4013      	ands	r3, r2
 8002acc:	d014      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ace:	f7fe fd87 	bl	80015e0 <HAL_GetTick>
 8002ad2:	0003      	movs	r3, r0
 8002ad4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ad6:	e009      	b.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ad8:	f7fe fd82 	bl	80015e0 <HAL_GetTick>
 8002adc:	0002      	movs	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	4a42      	ldr	r2, [pc, #264]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d901      	bls.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e072      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002aec:	4b3b      	ldr	r3, [pc, #236]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002aee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002af0:	2380      	movs	r3, #128	; 0x80
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4013      	ands	r3, r2
 8002af6:	d0ef      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2220      	movs	r2, #32
 8002afe:	4013      	ands	r3, r2
 8002b00:	d01f      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	23c0      	movs	r3, #192	; 0xc0
 8002b08:	029b      	lsls	r3, r3, #10
 8002b0a:	401a      	ands	r2, r3
 8002b0c:	23c0      	movs	r3, #192	; 0xc0
 8002b0e:	029b      	lsls	r3, r3, #10
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d10c      	bne.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002b14:	4b31      	ldr	r3, [pc, #196]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a35      	ldr	r2, [pc, #212]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	0019      	movs	r1, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685a      	ldr	r2, [r3, #4]
 8002b22:	23c0      	movs	r3, #192	; 0xc0
 8002b24:	039b      	lsls	r3, r3, #14
 8002b26:	401a      	ands	r2, r3
 8002b28:	4b2c      	ldr	r3, [pc, #176]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	4b2b      	ldr	r3, [pc, #172]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b30:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	23c0      	movs	r3, #192	; 0xc0
 8002b38:	029b      	lsls	r3, r3, #10
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	4b27      	ldr	r3, [pc, #156]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b42:	2317      	movs	r3, #23
 8002b44:	18fb      	adds	r3, r7, r3
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d105      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b4c:	4b23      	ldr	r3, [pc, #140]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b50:	4b22      	ldr	r3, [pc, #136]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b52:	4928      	ldr	r1, [pc, #160]	; (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002b54:	400a      	ands	r2, r1
 8002b56:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d009      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b62:	4b1e      	ldr	r3, [pc, #120]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b66:	220c      	movs	r2, #12
 8002b68:	4393      	bics	r3, r2
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	4b1a      	ldr	r3, [pc, #104]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b72:	430a      	orrs	r2, r1
 8002b74:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2204      	movs	r2, #4
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d009      	beq.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b80:	4b16      	ldr	r3, [pc, #88]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b84:	4a1c      	ldr	r2, [pc, #112]	; (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	0019      	movs	r1, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	4b13      	ldr	r3, [pc, #76]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b90:	430a      	orrs	r2, r1
 8002b92:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2208      	movs	r2, #8
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d009      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b9e:	4b0f      	ldr	r3, [pc, #60]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba2:	4a16      	ldr	r2, [pc, #88]	; (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	691a      	ldr	r2, [r3, #16]
 8002bac:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2280      	movs	r2, #128	; 0x80
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d009      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002bbc:	4b07      	ldr	r3, [pc, #28]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc0:	4a0f      	ldr	r2, [pc, #60]	; (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	0019      	movs	r1, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	695a      	ldr	r2, [r3, #20]
 8002bca:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b006      	add	sp, #24
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40007000 	.word	0x40007000
 8002be4:	fffcffff 	.word	0xfffcffff
 8002be8:	fff7ffff 	.word	0xfff7ffff
 8002bec:	00001388 	.word	0x00001388
 8002bf0:	ffcfffff 	.word	0xffcfffff
 8002bf4:	efffffff 	.word	0xefffffff
 8002bf8:	fffff3ff 	.word	0xfffff3ff
 8002bfc:	ffffcfff 	.word	0xffffcfff
 8002c00:	fff3ffff 	.word	0xfff3ffff

08002c04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e07b      	b.n	8002d0e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d109      	bne.n	8002c32 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	2382      	movs	r3, #130	; 0x82
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d009      	beq.n	8002c3e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	61da      	str	r2, [r3, #28]
 8002c30:	e005      	b.n	8002c3e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2251      	movs	r2, #81	; 0x51
 8002c48:	5c9b      	ldrb	r3, [r3, r2]
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d107      	bne.n	8002c60 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2250      	movs	r2, #80	; 0x50
 8002c54:	2100      	movs	r1, #0
 8002c56:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f7fe faee 	bl	800123c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2251      	movs	r2, #81	; 0x51
 8002c64:	2102      	movs	r1, #2
 8002c66:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2140      	movs	r1, #64	; 0x40
 8002c74:	438a      	bics	r2, r1
 8002c76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	2382      	movs	r3, #130	; 0x82
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	401a      	ands	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6899      	ldr	r1, [r3, #8]
 8002c86:	2384      	movs	r3, #132	; 0x84
 8002c88:	021b      	lsls	r3, r3, #8
 8002c8a:	400b      	ands	r3, r1
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	68d9      	ldr	r1, [r3, #12]
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	400b      	ands	r3, r1
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	2102      	movs	r1, #2
 8002ca0:	400b      	ands	r3, r1
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	2101      	movs	r1, #1
 8002caa:	400b      	ands	r3, r1
 8002cac:	431a      	orrs	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6999      	ldr	r1, [r3, #24]
 8002cb2:	2380      	movs	r3, #128	; 0x80
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	400b      	ands	r3, r1
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	2138      	movs	r1, #56	; 0x38
 8002cc0:	400b      	ands	r3, r1
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	2180      	movs	r1, #128	; 0x80
 8002cca:	400b      	ands	r3, r1
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	0011      	movs	r1, r2
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cd4:	2380      	movs	r3, #128	; 0x80
 8002cd6:	019b      	lsls	r3, r3, #6
 8002cd8:	401a      	ands	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	0c1b      	lsrs	r3, r3, #16
 8002ce8:	2204      	movs	r2, #4
 8002cea:	4013      	ands	r3, r2
 8002cec:	0019      	movs	r1, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	2210      	movs	r2, #16
 8002cf4:	401a      	ands	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2251      	movs	r2, #81	; 0x51
 8002d08:	2101      	movs	r1, #1
 8002d0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b002      	add	sp, #8
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b088      	sub	sp, #32
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	60f8      	str	r0, [r7, #12]
 8002d1e:	60b9      	str	r1, [r7, #8]
 8002d20:	603b      	str	r3, [r7, #0]
 8002d22:	1dbb      	adds	r3, r7, #6
 8002d24:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d26:	231f      	movs	r3, #31
 8002d28:	18fb      	adds	r3, r7, r3
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2250      	movs	r2, #80	; 0x50
 8002d32:	5c9b      	ldrb	r3, [r3, r2]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_SPI_Transmit+0x26>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e145      	b.n	8002fc8 <HAL_SPI_Transmit+0x2b2>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2250      	movs	r2, #80	; 0x50
 8002d40:	2101      	movs	r1, #1
 8002d42:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d44:	f7fe fc4c 	bl	80015e0 <HAL_GetTick>
 8002d48:	0003      	movs	r3, r0
 8002d4a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002d4c:	2316      	movs	r3, #22
 8002d4e:	18fb      	adds	r3, r7, r3
 8002d50:	1dba      	adds	r2, r7, #6
 8002d52:	8812      	ldrh	r2, [r2, #0]
 8002d54:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2251      	movs	r2, #81	; 0x51
 8002d5a:	5c9b      	ldrb	r3, [r3, r2]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d004      	beq.n	8002d6c <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002d62:	231f      	movs	r3, #31
 8002d64:	18fb      	adds	r3, r7, r3
 8002d66:	2202      	movs	r2, #2
 8002d68:	701a      	strb	r2, [r3, #0]
    goto error;
 8002d6a:	e126      	b.n	8002fba <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_SPI_Transmit+0x64>
 8002d72:	1dbb      	adds	r3, r7, #6
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d104      	bne.n	8002d84 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002d7a:	231f      	movs	r3, #31
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	2201      	movs	r2, #1
 8002d80:	701a      	strb	r2, [r3, #0]
    goto error;
 8002d82:	e11a      	b.n	8002fba <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2251      	movs	r2, #81	; 0x51
 8002d88:	2103      	movs	r1, #3
 8002d8a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	68ba      	ldr	r2, [r7, #8]
 8002d96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	1dba      	adds	r2, r7, #6
 8002d9c:	8812      	ldrh	r2, [r2, #0]
 8002d9e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1dba      	adds	r2, r7, #6
 8002da4:	8812      	ldrh	r2, [r2, #0]
 8002da6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	2380      	movs	r3, #128	; 0x80
 8002dcc:	021b      	lsls	r3, r3, #8
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d110      	bne.n	8002df4 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2140      	movs	r1, #64	; 0x40
 8002dde:	438a      	bics	r2, r1
 8002de0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2180      	movs	r1, #128	; 0x80
 8002dee:	01c9      	lsls	r1, r1, #7
 8002df0:	430a      	orrs	r2, r1
 8002df2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2240      	movs	r2, #64	; 0x40
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b40      	cmp	r3, #64	; 0x40
 8002e00:	d007      	beq.n	8002e12 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2140      	movs	r1, #64	; 0x40
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	68da      	ldr	r2, [r3, #12]
 8002e16:	2380      	movs	r3, #128	; 0x80
 8002e18:	011b      	lsls	r3, r3, #4
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d152      	bne.n	8002ec4 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d004      	beq.n	8002e30 <HAL_SPI_Transmit+0x11a>
 8002e26:	2316      	movs	r3, #22
 8002e28:	18fb      	adds	r3, r7, r3
 8002e2a:	881b      	ldrh	r3, [r3, #0]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d143      	bne.n	8002eb8 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e34:	881a      	ldrh	r2, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e40:	1c9a      	adds	r2, r3, #2
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e54:	e030      	b.n	8002eb8 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d112      	bne.n	8002e8a <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e68:	881a      	ldrh	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e74:	1c9a      	adds	r2, r3, #2
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e88:	e016      	b.n	8002eb8 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e8a:	f7fe fba9 	bl	80015e0 <HAL_GetTick>
 8002e8e:	0002      	movs	r2, r0
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d802      	bhi.n	8002ea0 <HAL_SPI_Transmit+0x18a>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	d102      	bne.n	8002ea6 <HAL_SPI_Transmit+0x190>
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d108      	bne.n	8002eb8 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8002ea6:	231f      	movs	r3, #31
 8002ea8:	18fb      	adds	r3, r7, r3
 8002eaa:	2203      	movs	r2, #3
 8002eac:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2251      	movs	r2, #81	; 0x51
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	5499      	strb	r1, [r3, r2]
          goto error;
 8002eb6:	e080      	b.n	8002fba <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1c9      	bne.n	8002e56 <HAL_SPI_Transmit+0x140>
 8002ec2:	e053      	b.n	8002f6c <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d004      	beq.n	8002ed6 <HAL_SPI_Transmit+0x1c0>
 8002ecc:	2316      	movs	r3, #22
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	881b      	ldrh	r3, [r3, #0]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d145      	bne.n	8002f62 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	330c      	adds	r3, #12
 8002ee0:	7812      	ldrb	r2, [r2, #0]
 8002ee2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee8:	1c5a      	adds	r2, r3, #1
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002efc:	e031      	b.n	8002f62 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2202      	movs	r2, #2
 8002f06:	4013      	ands	r3, r2
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d113      	bne.n	8002f34 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	330c      	adds	r3, #12
 8002f16:	7812      	ldrb	r2, [r2, #0]
 8002f18:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f32:	e016      	b.n	8002f62 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f34:	f7fe fb54 	bl	80015e0 <HAL_GetTick>
 8002f38:	0002      	movs	r2, r0
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d802      	bhi.n	8002f4a <HAL_SPI_Transmit+0x234>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	3301      	adds	r3, #1
 8002f48:	d102      	bne.n	8002f50 <HAL_SPI_Transmit+0x23a>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d108      	bne.n	8002f62 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8002f50:	231f      	movs	r3, #31
 8002f52:	18fb      	adds	r3, r7, r3
 8002f54:	2203      	movs	r2, #3
 8002f56:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2251      	movs	r2, #81	; 0x51
 8002f5c:	2101      	movs	r1, #1
 8002f5e:	5499      	strb	r1, [r3, r2]
          goto error;
 8002f60:	e02b      	b.n	8002fba <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1c8      	bne.n	8002efe <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	6839      	ldr	r1, [r7, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	0018      	movs	r0, r3
 8002f74:	f000 fc1e 	bl	80037b4 <SPI_EndRxTxTransaction>
 8002f78:	1e03      	subs	r3, r0, #0
 8002f7a:	d002      	beq.n	8002f82 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2220      	movs	r2, #32
 8002f80:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10a      	bne.n	8002fa0 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d004      	beq.n	8002fb2 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8002fa8:	231f      	movs	r3, #31
 8002faa:	18fb      	adds	r3, r7, r3
 8002fac:	2201      	movs	r2, #1
 8002fae:	701a      	strb	r2, [r3, #0]
 8002fb0:	e003      	b.n	8002fba <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2251      	movs	r2, #81	; 0x51
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2250      	movs	r2, #80	; 0x50
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002fc2:	231f      	movs	r3, #31
 8002fc4:	18fb      	adds	r3, r7, r3
 8002fc6:	781b      	ldrb	r3, [r3, #0]
}
 8002fc8:	0018      	movs	r0, r3
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	b008      	add	sp, #32
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fd0:	b590      	push	{r4, r7, lr}
 8002fd2:	b089      	sub	sp, #36	; 0x24
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	1dbb      	adds	r3, r7, #6
 8002fde:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002fe0:	2117      	movs	r1, #23
 8002fe2:	187b      	adds	r3, r7, r1
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2251      	movs	r2, #81	; 0x51
 8002fec:	5c9b      	ldrb	r3, [r3, r2]
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d003      	beq.n	8002ffc <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8002ff4:	187b      	adds	r3, r7, r1
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	701a      	strb	r2, [r3, #0]
    goto error;
 8002ffa:	e109      	b.n	8003210 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	2382      	movs	r3, #130	; 0x82
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	429a      	cmp	r2, r3
 8003006:	d113      	bne.n	8003030 <HAL_SPI_Receive+0x60>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10f      	bne.n	8003030 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2251      	movs	r2, #81	; 0x51
 8003014:	2104      	movs	r1, #4
 8003016:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003018:	1dbb      	adds	r3, r7, #6
 800301a:	881c      	ldrh	r4, [r3, #0]
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	68b9      	ldr	r1, [r7, #8]
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	0023      	movs	r3, r4
 8003028:	f000 f900 	bl	800322c <HAL_SPI_TransmitReceive>
 800302c:	0003      	movs	r3, r0
 800302e:	e0f6      	b.n	800321e <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2250      	movs	r2, #80	; 0x50
 8003034:	5c9b      	ldrb	r3, [r3, r2]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_SPI_Receive+0x6e>
 800303a:	2302      	movs	r3, #2
 800303c:	e0ef      	b.n	800321e <HAL_SPI_Receive+0x24e>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2250      	movs	r2, #80	; 0x50
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003046:	f7fe facb 	bl	80015e0 <HAL_GetTick>
 800304a:	0003      	movs	r3, r0
 800304c:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d003      	beq.n	800305c <HAL_SPI_Receive+0x8c>
 8003054:	1dbb      	adds	r3, r7, #6
 8003056:	881b      	ldrh	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d104      	bne.n	8003066 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800305c:	2317      	movs	r3, #23
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	2201      	movs	r2, #1
 8003062:	701a      	strb	r2, [r3, #0]
    goto error;
 8003064:	e0d4      	b.n	8003210 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2251      	movs	r2, #81	; 0x51
 800306a:	2104      	movs	r1, #4
 800306c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	1dba      	adds	r2, r7, #6
 800307e:	8812      	ldrh	r2, [r2, #0]
 8003080:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	1dba      	adds	r2, r7, #6
 8003086:	8812      	ldrh	r2, [r2, #0]
 8003088:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	2380      	movs	r3, #128	; 0x80
 80030ae:	021b      	lsls	r3, r3, #8
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d10f      	bne.n	80030d4 <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2140      	movs	r1, #64	; 0x40
 80030c0:	438a      	bics	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4956      	ldr	r1, [pc, #344]	; (8003228 <HAL_SPI_Receive+0x258>)
 80030d0:	400a      	ands	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2240      	movs	r2, #64	; 0x40
 80030dc:	4013      	ands	r3, r2
 80030de:	2b40      	cmp	r3, #64	; 0x40
 80030e0:	d007      	beq.n	80030f2 <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2140      	movs	r1, #64	; 0x40
 80030ee:	430a      	orrs	r2, r1
 80030f0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d000      	beq.n	80030fc <HAL_SPI_Receive+0x12c>
 80030fa:	e06c      	b.n	80031d6 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80030fc:	e033      	b.n	8003166 <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	2201      	movs	r2, #1
 8003106:	4013      	ands	r3, r2
 8003108:	2b01      	cmp	r3, #1
 800310a:	d115      	bne.n	8003138 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	330c      	adds	r3, #12
 8003112:	001a      	movs	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003118:	7812      	ldrb	r2, [r2, #0]
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003136:	e016      	b.n	8003166 <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003138:	f7fe fa52 	bl	80015e0 <HAL_GetTick>
 800313c:	0002      	movs	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d802      	bhi.n	800314e <HAL_SPI_Receive+0x17e>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	3301      	adds	r3, #1
 800314c:	d102      	bne.n	8003154 <HAL_SPI_Receive+0x184>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d108      	bne.n	8003166 <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8003154:	2317      	movs	r3, #23
 8003156:	18fb      	adds	r3, r7, r3
 8003158:	2203      	movs	r2, #3
 800315a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2251      	movs	r2, #81	; 0x51
 8003160:	2101      	movs	r1, #1
 8003162:	5499      	strb	r1, [r3, r2]
          goto error;
 8003164:	e054      	b.n	8003210 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800316a:	b29b      	uxth	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1c6      	bne.n	80030fe <HAL_SPI_Receive+0x12e>
 8003170:	e036      	b.n	80031e0 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	2201      	movs	r2, #1
 800317a:	4013      	ands	r3, r2
 800317c:	2b01      	cmp	r3, #1
 800317e:	d113      	bne.n	80031a8 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318a:	b292      	uxth	r2, r2
 800318c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003192:	1c9a      	adds	r2, r3, #2
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800319c:	b29b      	uxth	r3, r3
 800319e:	3b01      	subs	r3, #1
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80031a6:	e016      	b.n	80031d6 <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031a8:	f7fe fa1a 	bl	80015e0 <HAL_GetTick>
 80031ac:	0002      	movs	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d802      	bhi.n	80031be <HAL_SPI_Receive+0x1ee>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	3301      	adds	r3, #1
 80031bc:	d102      	bne.n	80031c4 <HAL_SPI_Receive+0x1f4>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d108      	bne.n	80031d6 <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 80031c4:	2317      	movs	r3, #23
 80031c6:	18fb      	adds	r3, r7, r3
 80031c8:	2203      	movs	r2, #3
 80031ca:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2251      	movs	r2, #81	; 0x51
 80031d0:	2101      	movs	r1, #1
 80031d2:	5499      	strb	r1, [r3, r2]
          goto error;
 80031d4:	e01c      	b.n	8003210 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031da:	b29b      	uxth	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1c8      	bne.n	8003172 <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	6839      	ldr	r1, [r7, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	0018      	movs	r0, r3
 80031e8:	f000 fa7a 	bl	80036e0 <SPI_EndRxTransaction>
 80031ec:	1e03      	subs	r3, r0, #0
 80031ee:	d002      	beq.n	80031f6 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2220      	movs	r2, #32
 80031f4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d004      	beq.n	8003208 <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 80031fe:	2317      	movs	r3, #23
 8003200:	18fb      	adds	r3, r7, r3
 8003202:	2201      	movs	r2, #1
 8003204:	701a      	strb	r2, [r3, #0]
 8003206:	e003      	b.n	8003210 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2251      	movs	r2, #81	; 0x51
 800320c:	2101      	movs	r1, #1
 800320e:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2250      	movs	r2, #80	; 0x50
 8003214:	2100      	movs	r1, #0
 8003216:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003218:	2317      	movs	r3, #23
 800321a:	18fb      	adds	r3, r7, r3
 800321c:	781b      	ldrb	r3, [r3, #0]
}
 800321e:	0018      	movs	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	b007      	add	sp, #28
 8003224:	bd90      	pop	{r4, r7, pc}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	ffffbfff 	.word	0xffffbfff

0800322c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b08c      	sub	sp, #48	; 0x30
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	001a      	movs	r2, r3
 800323a:	1cbb      	adds	r3, r7, #2
 800323c:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800323e:	2301      	movs	r3, #1
 8003240:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003242:	232b      	movs	r3, #43	; 0x2b
 8003244:	18fb      	adds	r3, r7, r3
 8003246:	2200      	movs	r2, #0
 8003248:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2250      	movs	r2, #80	; 0x50
 800324e:	5c9b      	ldrb	r3, [r3, r2]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d101      	bne.n	8003258 <HAL_SPI_TransmitReceive+0x2c>
 8003254:	2302      	movs	r3, #2
 8003256:	e1b0      	b.n	80035ba <HAL_SPI_TransmitReceive+0x38e>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2250      	movs	r2, #80	; 0x50
 800325c:	2101      	movs	r1, #1
 800325e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003260:	f7fe f9be 	bl	80015e0 <HAL_GetTick>
 8003264:	0003      	movs	r3, r0
 8003266:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003268:	2023      	movs	r0, #35	; 0x23
 800326a:	183b      	adds	r3, r7, r0
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	2151      	movs	r1, #81	; 0x51
 8003270:	5c52      	ldrb	r2, [r2, r1]
 8003272:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800327a:	231a      	movs	r3, #26
 800327c:	18fb      	adds	r3, r7, r3
 800327e:	1cba      	adds	r2, r7, #2
 8003280:	8812      	ldrh	r2, [r2, #0]
 8003282:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003284:	183b      	adds	r3, r7, r0
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d011      	beq.n	80032b0 <HAL_SPI_TransmitReceive+0x84>
 800328c:	69fa      	ldr	r2, [r7, #28]
 800328e:	2382      	movs	r3, #130	; 0x82
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	429a      	cmp	r2, r3
 8003294:	d107      	bne.n	80032a6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d103      	bne.n	80032a6 <HAL_SPI_TransmitReceive+0x7a>
 800329e:	183b      	adds	r3, r7, r0
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	d004      	beq.n	80032b0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80032a6:	232b      	movs	r3, #43	; 0x2b
 80032a8:	18fb      	adds	r3, r7, r3
 80032aa:	2202      	movs	r2, #2
 80032ac:	701a      	strb	r2, [r3, #0]
    goto error;
 80032ae:	e17d      	b.n	80035ac <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d006      	beq.n	80032c4 <HAL_SPI_TransmitReceive+0x98>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d003      	beq.n	80032c4 <HAL_SPI_TransmitReceive+0x98>
 80032bc:	1cbb      	adds	r3, r7, #2
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d104      	bne.n	80032ce <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80032c4:	232b      	movs	r3, #43	; 0x2b
 80032c6:	18fb      	adds	r3, r7, r3
 80032c8:	2201      	movs	r2, #1
 80032ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80032cc:	e16e      	b.n	80035ac <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2251      	movs	r2, #81	; 0x51
 80032d2:	5c9b      	ldrb	r3, [r3, r2]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	d003      	beq.n	80032e2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2251      	movs	r2, #81	; 0x51
 80032de:	2105      	movs	r1, #5
 80032e0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1cba      	adds	r2, r7, #2
 80032f2:	8812      	ldrh	r2, [r2, #0]
 80032f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1cba      	adds	r2, r7, #2
 80032fa:	8812      	ldrh	r2, [r2, #0]
 80032fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	68ba      	ldr	r2, [r7, #8]
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1cba      	adds	r2, r7, #2
 8003308:	8812      	ldrh	r2, [r2, #0]
 800330a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	1cba      	adds	r2, r7, #2
 8003310:	8812      	ldrh	r2, [r2, #0]
 8003312:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2240      	movs	r2, #64	; 0x40
 8003328:	4013      	ands	r3, r2
 800332a:	2b40      	cmp	r3, #64	; 0x40
 800332c:	d007      	beq.n	800333e <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2140      	movs	r1, #64	; 0x40
 800333a:	430a      	orrs	r2, r1
 800333c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	2380      	movs	r3, #128	; 0x80
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	429a      	cmp	r2, r3
 8003348:	d000      	beq.n	800334c <HAL_SPI_TransmitReceive+0x120>
 800334a:	e07f      	b.n	800344c <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d005      	beq.n	8003360 <HAL_SPI_TransmitReceive+0x134>
 8003354:	231a      	movs	r3, #26
 8003356:	18fb      	adds	r3, r7, r3
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d000      	beq.n	8003360 <HAL_SPI_TransmitReceive+0x134>
 800335e:	e06a      	b.n	8003436 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003364:	881a      	ldrh	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003370:	1c9a      	adds	r2, r3, #2
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800337a:	b29b      	uxth	r3, r3
 800337c:	3b01      	subs	r3, #1
 800337e:	b29a      	uxth	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003384:	e057      	b.n	8003436 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2202      	movs	r2, #2
 800338e:	4013      	ands	r3, r2
 8003390:	2b02      	cmp	r3, #2
 8003392:	d11b      	bne.n	80033cc <HAL_SPI_TransmitReceive+0x1a0>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003398:	b29b      	uxth	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d016      	beq.n	80033cc <HAL_SPI_TransmitReceive+0x1a0>
 800339e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d113      	bne.n	80033cc <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a8:	881a      	ldrh	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b4:	1c9a      	adds	r2, r3, #2
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033be:	b29b      	uxth	r3, r3
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	2201      	movs	r2, #1
 80033d4:	4013      	ands	r3, r2
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d119      	bne.n	800340e <HAL_SPI_TransmitReceive+0x1e2>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033de:	b29b      	uxth	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d014      	beq.n	800340e <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ee:	b292      	uxth	r2, r2
 80033f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f6:	1c9a      	adds	r2, r3, #2
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003400:	b29b      	uxth	r3, r3
 8003402:	3b01      	subs	r3, #1
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800340a:	2301      	movs	r3, #1
 800340c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800340e:	f7fe f8e7 	bl	80015e0 <HAL_GetTick>
 8003412:	0002      	movs	r2, r0
 8003414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800341a:	429a      	cmp	r2, r3
 800341c:	d80b      	bhi.n	8003436 <HAL_SPI_TransmitReceive+0x20a>
 800341e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003420:	3301      	adds	r3, #1
 8003422:	d008      	beq.n	8003436 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8003424:	232b      	movs	r3, #43	; 0x2b
 8003426:	18fb      	adds	r3, r7, r3
 8003428:	2203      	movs	r2, #3
 800342a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2251      	movs	r2, #81	; 0x51
 8003430:	2101      	movs	r1, #1
 8003432:	5499      	strb	r1, [r3, r2]
        goto error;
 8003434:	e0ba      	b.n	80035ac <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800343a:	b29b      	uxth	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1a2      	bne.n	8003386 <HAL_SPI_TransmitReceive+0x15a>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d19d      	bne.n	8003386 <HAL_SPI_TransmitReceive+0x15a>
 800344a:	e083      	b.n	8003554 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <HAL_SPI_TransmitReceive+0x234>
 8003454:	231a      	movs	r3, #26
 8003456:	18fb      	adds	r3, r7, r3
 8003458:	881b      	ldrh	r3, [r3, #0]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d000      	beq.n	8003460 <HAL_SPI_TransmitReceive+0x234>
 800345e:	e06f      	b.n	8003540 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	330c      	adds	r3, #12
 800346a:	7812      	ldrb	r2, [r2, #0]
 800346c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003472:	1c5a      	adds	r2, r3, #1
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800347c:	b29b      	uxth	r3, r3
 800347e:	3b01      	subs	r3, #1
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003486:	e05b      	b.n	8003540 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	2202      	movs	r2, #2
 8003490:	4013      	ands	r3, r2
 8003492:	2b02      	cmp	r3, #2
 8003494:	d11c      	bne.n	80034d0 <HAL_SPI_TransmitReceive+0x2a4>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800349a:	b29b      	uxth	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	d017      	beq.n	80034d0 <HAL_SPI_TransmitReceive+0x2a4>
 80034a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d114      	bne.n	80034d0 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	330c      	adds	r3, #12
 80034b0:	7812      	ldrb	r2, [r2, #0]
 80034b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b8:	1c5a      	adds	r2, r3, #1
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2201      	movs	r2, #1
 80034d8:	4013      	ands	r3, r2
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d119      	bne.n	8003512 <HAL_SPI_TransmitReceive+0x2e6>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d014      	beq.n	8003512 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f2:	b2d2      	uxtb	r2, r2
 80034f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fa:	1c5a      	adds	r2, r3, #1
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003504:	b29b      	uxth	r3, r3
 8003506:	3b01      	subs	r3, #1
 8003508:	b29a      	uxth	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800350e:	2301      	movs	r3, #1
 8003510:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003512:	f7fe f865 	bl	80015e0 <HAL_GetTick>
 8003516:	0002      	movs	r2, r0
 8003518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800351e:	429a      	cmp	r2, r3
 8003520:	d802      	bhi.n	8003528 <HAL_SPI_TransmitReceive+0x2fc>
 8003522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003524:	3301      	adds	r3, #1
 8003526:	d102      	bne.n	800352e <HAL_SPI_TransmitReceive+0x302>
 8003528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800352a:	2b00      	cmp	r3, #0
 800352c:	d108      	bne.n	8003540 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 800352e:	232b      	movs	r3, #43	; 0x2b
 8003530:	18fb      	adds	r3, r7, r3
 8003532:	2203      	movs	r2, #3
 8003534:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2251      	movs	r2, #81	; 0x51
 800353a:	2101      	movs	r1, #1
 800353c:	5499      	strb	r1, [r3, r2]
        goto error;
 800353e:	e035      	b.n	80035ac <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003544:	b29b      	uxth	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d19e      	bne.n	8003488 <HAL_SPI_TransmitReceive+0x25c>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d199      	bne.n	8003488 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003554:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003556:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	0018      	movs	r0, r3
 800355c:	f000 f92a 	bl	80037b4 <SPI_EndRxTxTransaction>
 8003560:	1e03      	subs	r3, r0, #0
 8003562:	d007      	beq.n	8003574 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8003564:	232b      	movs	r3, #43	; 0x2b
 8003566:	18fb      	adds	r3, r7, r3
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003572:	e01b      	b.n	80035ac <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10a      	bne.n	8003592 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800357c:	2300      	movs	r3, #0
 800357e:	617b      	str	r3, [r7, #20]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	617b      	str	r3, [r7, #20]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	617b      	str	r3, [r7, #20]
 8003590:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003596:	2b00      	cmp	r3, #0
 8003598:	d004      	beq.n	80035a4 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 800359a:	232b      	movs	r3, #43	; 0x2b
 800359c:	18fb      	adds	r3, r7, r3
 800359e:	2201      	movs	r2, #1
 80035a0:	701a      	strb	r2, [r3, #0]
 80035a2:	e003      	b.n	80035ac <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2251      	movs	r2, #81	; 0x51
 80035a8:	2101      	movs	r1, #1
 80035aa:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2250      	movs	r2, #80	; 0x50
 80035b0:	2100      	movs	r1, #0
 80035b2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80035b4:	232b      	movs	r3, #43	; 0x2b
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	781b      	ldrb	r3, [r3, #0]
}
 80035ba:	0018      	movs	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	b00c      	add	sp, #48	; 0x30
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	603b      	str	r3, [r7, #0]
 80035d0:	1dfb      	adds	r3, r7, #7
 80035d2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035d4:	f7fe f804 	bl	80015e0 <HAL_GetTick>
 80035d8:	0002      	movs	r2, r0
 80035da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035dc:	1a9b      	subs	r3, r3, r2
 80035de:	683a      	ldr	r2, [r7, #0]
 80035e0:	18d3      	adds	r3, r2, r3
 80035e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035e4:	f7fd fffc 	bl	80015e0 <HAL_GetTick>
 80035e8:	0003      	movs	r3, r0
 80035ea:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035ec:	4b3a      	ldr	r3, [pc, #232]	; (80036d8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	015b      	lsls	r3, r3, #5
 80035f2:	0d1b      	lsrs	r3, r3, #20
 80035f4:	69fa      	ldr	r2, [r7, #28]
 80035f6:	4353      	muls	r3, r2
 80035f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035fa:	e058      	b.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	3301      	adds	r3, #1
 8003600:	d055      	beq.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003602:	f7fd ffed 	bl	80015e0 <HAL_GetTick>
 8003606:	0002      	movs	r2, r0
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	69fa      	ldr	r2, [r7, #28]
 800360e:	429a      	cmp	r2, r3
 8003610:	d902      	bls.n	8003618 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d142      	bne.n	800369e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	21e0      	movs	r1, #224	; 0xe0
 8003624:	438a      	bics	r2, r1
 8003626:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	2382      	movs	r3, #130	; 0x82
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	429a      	cmp	r2, r3
 8003632:	d113      	bne.n	800365c <SPI_WaitFlagStateUntilTimeout+0x98>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	2380      	movs	r3, #128	; 0x80
 800363a:	021b      	lsls	r3, r3, #8
 800363c:	429a      	cmp	r2, r3
 800363e:	d005      	beq.n	800364c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	2380      	movs	r3, #128	; 0x80
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	429a      	cmp	r2, r3
 800364a:	d107      	bne.n	800365c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2140      	movs	r1, #64	; 0x40
 8003658:	438a      	bics	r2, r1
 800365a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003660:	2380      	movs	r3, #128	; 0x80
 8003662:	019b      	lsls	r3, r3, #6
 8003664:	429a      	cmp	r2, r3
 8003666:	d110      	bne.n	800368a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	491a      	ldr	r1, [pc, #104]	; (80036dc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003674:	400a      	ands	r2, r1
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2180      	movs	r1, #128	; 0x80
 8003684:	0189      	lsls	r1, r1, #6
 8003686:	430a      	orrs	r2, r1
 8003688:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2251      	movs	r2, #81	; 0x51
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2250      	movs	r2, #80	; 0x50
 8003696:	2100      	movs	r1, #0
 8003698:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e017      	b.n	80036ce <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	4013      	ands	r3, r2
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	425a      	negs	r2, r3
 80036be:	4153      	adcs	r3, r2
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	001a      	movs	r2, r3
 80036c4:	1dfb      	adds	r3, r7, #7
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d197      	bne.n	80035fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	0018      	movs	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	b008      	add	sp, #32
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	20000018 	.word	0x20000018
 80036dc:	ffffdfff 	.word	0xffffdfff

080036e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	2382      	movs	r3, #130	; 0x82
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d113      	bne.n	8003720 <SPI_EndRxTransaction+0x40>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	021b      	lsls	r3, r3, #8
 8003700:	429a      	cmp	r2, r3
 8003702:	d005      	beq.n	8003710 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	689a      	ldr	r2, [r3, #8]
 8003708:	2380      	movs	r3, #128	; 0x80
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	429a      	cmp	r2, r3
 800370e:	d107      	bne.n	8003720 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2140      	movs	r1, #64	; 0x40
 800371c:	438a      	bics	r2, r1
 800371e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	2382      	movs	r3, #130	; 0x82
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	429a      	cmp	r2, r3
 800372a:	d12b      	bne.n	8003784 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	2380      	movs	r3, #128	; 0x80
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	429a      	cmp	r2, r3
 8003736:	d012      	beq.n	800375e <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003738:	68ba      	ldr	r2, [r7, #8]
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	0013      	movs	r3, r2
 8003742:	2200      	movs	r2, #0
 8003744:	2180      	movs	r1, #128	; 0x80
 8003746:	f7ff ff3d 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 800374a:	1e03      	subs	r3, r0, #0
 800374c:	d02d      	beq.n	80037aa <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003752:	2220      	movs	r2, #32
 8003754:	431a      	orrs	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e026      	b.n	80037ac <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	9300      	str	r3, [sp, #0]
 8003766:	0013      	movs	r3, r2
 8003768:	2200      	movs	r2, #0
 800376a:	2101      	movs	r1, #1
 800376c:	f7ff ff2a 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 8003770:	1e03      	subs	r3, r0, #0
 8003772:	d01a      	beq.n	80037aa <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003778:	2220      	movs	r2, #32
 800377a:	431a      	orrs	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e013      	b.n	80037ac <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	0013      	movs	r3, r2
 800378e:	2200      	movs	r2, #0
 8003790:	2101      	movs	r1, #1
 8003792:	f7ff ff17 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 8003796:	1e03      	subs	r3, r0, #0
 8003798:	d007      	beq.n	80037aa <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800379e:	2220      	movs	r2, #32
 80037a0:	431a      	orrs	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e000      	b.n	80037ac <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	0018      	movs	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b004      	add	sp, #16
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b088      	sub	sp, #32
 80037b8:	af02      	add	r7, sp, #8
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80037c0:	4b1d      	ldr	r3, [pc, #116]	; (8003838 <SPI_EndRxTxTransaction+0x84>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	491d      	ldr	r1, [pc, #116]	; (800383c <SPI_EndRxTxTransaction+0x88>)
 80037c6:	0018      	movs	r0, r3
 80037c8:	f7fc fc9e 	bl	8000108 <__udivsi3>
 80037cc:	0003      	movs	r3, r0
 80037ce:	001a      	movs	r2, r3
 80037d0:	0013      	movs	r3, r2
 80037d2:	015b      	lsls	r3, r3, #5
 80037d4:	1a9b      	subs	r3, r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	189b      	adds	r3, r3, r2
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	2382      	movs	r3, #130	; 0x82
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d112      	bne.n	8003810 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	0013      	movs	r3, r2
 80037f4:	2200      	movs	r2, #0
 80037f6:	2180      	movs	r1, #128	; 0x80
 80037f8:	f7ff fee4 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 80037fc:	1e03      	subs	r3, r0, #0
 80037fe:	d016      	beq.n	800382e <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003804:	2220      	movs	r2, #32
 8003806:	431a      	orrs	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e00f      	b.n	8003830 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	3b01      	subs	r3, #1
 800381a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2280      	movs	r2, #128	; 0x80
 8003824:	4013      	ands	r3, r2
 8003826:	2b80      	cmp	r3, #128	; 0x80
 8003828:	d0f2      	beq.n	8003810 <SPI_EndRxTxTransaction+0x5c>
 800382a:	e000      	b.n	800382e <SPI_EndRxTxTransaction+0x7a>
        break;
 800382c:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	0018      	movs	r0, r3
 8003832:	46bd      	mov	sp, r7
 8003834:	b006      	add	sp, #24
 8003836:	bd80      	pop	{r7, pc}
 8003838:	20000018 	.word	0x20000018
 800383c:	016e3600 	.word	0x016e3600

08003840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e044      	b.n	80038dc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003856:	2b00      	cmp	r3, #0
 8003858:	d107      	bne.n	800386a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2278      	movs	r2, #120	; 0x78
 800385e:	2100      	movs	r1, #0
 8003860:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	0018      	movs	r0, r3
 8003866:	f7fd fd2d 	bl	80012c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2224      	movs	r2, #36	; 0x24
 800386e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2101      	movs	r1, #1
 800387c:	438a      	bics	r2, r1
 800387e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	0018      	movs	r0, r3
 8003884:	f000 fbce 	bl	8004024 <UART_SetConfig>
 8003888:	0003      	movs	r3, r0
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e024      	b.n	80038dc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	0018      	movs	r0, r3
 800389e:	f000 fe0b 	bl	80044b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	685a      	ldr	r2, [r3, #4]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	490d      	ldr	r1, [pc, #52]	; (80038e4 <HAL_UART_Init+0xa4>)
 80038ae:	400a      	ands	r2, r1
 80038b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	212a      	movs	r1, #42	; 0x2a
 80038be:	438a      	bics	r2, r1
 80038c0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2101      	movs	r1, #1
 80038ce:	430a      	orrs	r2, r1
 80038d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	0018      	movs	r0, r3
 80038d6:	f000 fea3 	bl	8004620 <UART_CheckIdleState>
 80038da:	0003      	movs	r3, r0
}
 80038dc:	0018      	movs	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	b002      	add	sp, #8
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	ffffb7ff 	.word	0xffffb7ff

080038e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08a      	sub	sp, #40	; 0x28
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	1dbb      	adds	r3, r7, #6
 80038f6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038fc:	2b20      	cmp	r3, #32
 80038fe:	d000      	beq.n	8003902 <HAL_UART_Transmit+0x1a>
 8003900:	e08c      	b.n	8003a1c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_UART_Transmit+0x28>
 8003908:	1dbb      	adds	r3, r7, #6
 800390a:	881b      	ldrh	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e084      	b.n	8003a1e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	689a      	ldr	r2, [r3, #8]
 8003918:	2380      	movs	r3, #128	; 0x80
 800391a:	015b      	lsls	r3, r3, #5
 800391c:	429a      	cmp	r2, r3
 800391e:	d109      	bne.n	8003934 <HAL_UART_Transmit+0x4c>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d105      	bne.n	8003934 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	2201      	movs	r2, #1
 800392c:	4013      	ands	r3, r2
 800392e:	d001      	beq.n	8003934 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e074      	b.n	8003a1e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2284      	movs	r2, #132	; 0x84
 8003938:	2100      	movs	r1, #0
 800393a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2221      	movs	r2, #33	; 0x21
 8003940:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003942:	f7fd fe4d 	bl	80015e0 <HAL_GetTick>
 8003946:	0003      	movs	r3, r0
 8003948:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	1dba      	adds	r2, r7, #6
 800394e:	2150      	movs	r1, #80	; 0x50
 8003950:	8812      	ldrh	r2, [r2, #0]
 8003952:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	1dba      	adds	r2, r7, #6
 8003958:	2152      	movs	r1, #82	; 0x52
 800395a:	8812      	ldrh	r2, [r2, #0]
 800395c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	689a      	ldr	r2, [r3, #8]
 8003962:	2380      	movs	r3, #128	; 0x80
 8003964:	015b      	lsls	r3, r3, #5
 8003966:	429a      	cmp	r2, r3
 8003968:	d108      	bne.n	800397c <HAL_UART_Transmit+0x94>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d104      	bne.n	800397c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003972:	2300      	movs	r3, #0
 8003974:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	e003      	b.n	8003984 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003980:	2300      	movs	r3, #0
 8003982:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003984:	e02f      	b.n	80039e6 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	0013      	movs	r3, r2
 8003990:	2200      	movs	r2, #0
 8003992:	2180      	movs	r1, #128	; 0x80
 8003994:	f000 feec 	bl	8004770 <UART_WaitOnFlagUntilTimeout>
 8003998:	1e03      	subs	r3, r0, #0
 800399a:	d004      	beq.n	80039a6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e03b      	b.n	8003a1e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10b      	bne.n	80039c4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	881b      	ldrh	r3, [r3, #0]
 80039b0:	001a      	movs	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	05d2      	lsls	r2, r2, #23
 80039b8:	0dd2      	lsrs	r2, r2, #23
 80039ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	3302      	adds	r3, #2
 80039c0:	61bb      	str	r3, [r7, #24]
 80039c2:	e007      	b.n	80039d4 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	781a      	ldrb	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3301      	adds	r3, #1
 80039d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2252      	movs	r2, #82	; 0x52
 80039d8:	5a9b      	ldrh	r3, [r3, r2]
 80039da:	b29b      	uxth	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	b299      	uxth	r1, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2252      	movs	r2, #82	; 0x52
 80039e4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2252      	movs	r2, #82	; 0x52
 80039ea:	5a9b      	ldrh	r3, [r3, r2]
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1c9      	bne.n	8003986 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	0013      	movs	r3, r2
 80039fc:	2200      	movs	r2, #0
 80039fe:	2140      	movs	r1, #64	; 0x40
 8003a00:	f000 feb6 	bl	8004770 <UART_WaitOnFlagUntilTimeout>
 8003a04:	1e03      	subs	r3, r0, #0
 8003a06:	d004      	beq.n	8003a12 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e005      	b.n	8003a1e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2220      	movs	r2, #32
 8003a16:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	e000      	b.n	8003a1e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003a1c:	2302      	movs	r3, #2
  }
}
 8003a1e:	0018      	movs	r0, r3
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b008      	add	sp, #32
 8003a24:	bd80      	pop	{r7, pc}
	...

08003a28 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a28:	b590      	push	{r4, r7, lr}
 8003a2a:	b0ab      	sub	sp, #172	; 0xac
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	22a4      	movs	r2, #164	; 0xa4
 8003a38:	18b9      	adds	r1, r7, r2
 8003a3a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	20a0      	movs	r0, #160	; 0xa0
 8003a44:	1839      	adds	r1, r7, r0
 8003a46:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	219c      	movs	r1, #156	; 0x9c
 8003a50:	1879      	adds	r1, r7, r1
 8003a52:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a54:	0011      	movs	r1, r2
 8003a56:	18bb      	adds	r3, r7, r2
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a99      	ldr	r2, [pc, #612]	; (8003cc0 <HAL_UART_IRQHandler+0x298>)
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	2298      	movs	r2, #152	; 0x98
 8003a60:	18bc      	adds	r4, r7, r2
 8003a62:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003a64:	18bb      	adds	r3, r7, r2
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d114      	bne.n	8003a96 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a6c:	187b      	adds	r3, r7, r1
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2220      	movs	r2, #32
 8003a72:	4013      	ands	r3, r2
 8003a74:	d00f      	beq.n	8003a96 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a76:	183b      	adds	r3, r7, r0
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2220      	movs	r2, #32
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d00a      	beq.n	8003a96 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d100      	bne.n	8003a8a <HAL_UART_IRQHandler+0x62>
 8003a88:	e2a0      	b.n	8003fcc <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	0010      	movs	r0, r2
 8003a92:	4798      	blx	r3
      }
      return;
 8003a94:	e29a      	b.n	8003fcc <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003a96:	2398      	movs	r3, #152	; 0x98
 8003a98:	18fb      	adds	r3, r7, r3
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d100      	bne.n	8003aa2 <HAL_UART_IRQHandler+0x7a>
 8003aa0:	e114      	b.n	8003ccc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003aa2:	239c      	movs	r3, #156	; 0x9c
 8003aa4:	18fb      	adds	r3, r7, r3
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4013      	ands	r3, r2
 8003aac:	d106      	bne.n	8003abc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003aae:	23a0      	movs	r3, #160	; 0xa0
 8003ab0:	18fb      	adds	r3, r7, r3
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a83      	ldr	r2, [pc, #524]	; (8003cc4 <HAL_UART_IRQHandler+0x29c>)
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d100      	bne.n	8003abc <HAL_UART_IRQHandler+0x94>
 8003aba:	e107      	b.n	8003ccc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003abc:	23a4      	movs	r3, #164	; 0xa4
 8003abe:	18fb      	adds	r3, r7, r3
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	d012      	beq.n	8003aee <HAL_UART_IRQHandler+0xc6>
 8003ac8:	23a0      	movs	r3, #160	; 0xa0
 8003aca:	18fb      	adds	r3, r7, r3
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	2380      	movs	r3, #128	; 0x80
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d00b      	beq.n	8003aee <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2201      	movs	r2, #1
 8003adc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2284      	movs	r2, #132	; 0x84
 8003ae2:	589b      	ldr	r3, [r3, r2]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2184      	movs	r1, #132	; 0x84
 8003aec:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003aee:	23a4      	movs	r3, #164	; 0xa4
 8003af0:	18fb      	adds	r3, r7, r3
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2202      	movs	r2, #2
 8003af6:	4013      	ands	r3, r2
 8003af8:	d011      	beq.n	8003b1e <HAL_UART_IRQHandler+0xf6>
 8003afa:	239c      	movs	r3, #156	; 0x9c
 8003afc:	18fb      	adds	r3, r7, r3
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2201      	movs	r2, #1
 8003b02:	4013      	ands	r3, r2
 8003b04:	d00b      	beq.n	8003b1e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2284      	movs	r2, #132	; 0x84
 8003b12:	589b      	ldr	r3, [r3, r2]
 8003b14:	2204      	movs	r2, #4
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2184      	movs	r1, #132	; 0x84
 8003b1c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b1e:	23a4      	movs	r3, #164	; 0xa4
 8003b20:	18fb      	adds	r3, r7, r3
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2204      	movs	r2, #4
 8003b26:	4013      	ands	r3, r2
 8003b28:	d011      	beq.n	8003b4e <HAL_UART_IRQHandler+0x126>
 8003b2a:	239c      	movs	r3, #156	; 0x9c
 8003b2c:	18fb      	adds	r3, r7, r3
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2201      	movs	r2, #1
 8003b32:	4013      	ands	r3, r2
 8003b34:	d00b      	beq.n	8003b4e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2284      	movs	r2, #132	; 0x84
 8003b42:	589b      	ldr	r3, [r3, r2]
 8003b44:	2202      	movs	r2, #2
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2184      	movs	r1, #132	; 0x84
 8003b4c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b4e:	23a4      	movs	r3, #164	; 0xa4
 8003b50:	18fb      	adds	r3, r7, r3
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2208      	movs	r2, #8
 8003b56:	4013      	ands	r3, r2
 8003b58:	d017      	beq.n	8003b8a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b5a:	23a0      	movs	r3, #160	; 0xa0
 8003b5c:	18fb      	adds	r3, r7, r3
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2220      	movs	r2, #32
 8003b62:	4013      	ands	r3, r2
 8003b64:	d105      	bne.n	8003b72 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b66:	239c      	movs	r3, #156	; 0x9c
 8003b68:	18fb      	adds	r3, r7, r3
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b70:	d00b      	beq.n	8003b8a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2208      	movs	r2, #8
 8003b78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2284      	movs	r2, #132	; 0x84
 8003b7e:	589b      	ldr	r3, [r3, r2]
 8003b80:	2208      	movs	r2, #8
 8003b82:	431a      	orrs	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2184      	movs	r1, #132	; 0x84
 8003b88:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b8a:	23a4      	movs	r3, #164	; 0xa4
 8003b8c:	18fb      	adds	r3, r7, r3
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	2380      	movs	r3, #128	; 0x80
 8003b92:	011b      	lsls	r3, r3, #4
 8003b94:	4013      	ands	r3, r2
 8003b96:	d013      	beq.n	8003bc0 <HAL_UART_IRQHandler+0x198>
 8003b98:	23a0      	movs	r3, #160	; 0xa0
 8003b9a:	18fb      	adds	r3, r7, r3
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	2380      	movs	r3, #128	; 0x80
 8003ba0:	04db      	lsls	r3, r3, #19
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d00c      	beq.n	8003bc0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2280      	movs	r2, #128	; 0x80
 8003bac:	0112      	lsls	r2, r2, #4
 8003bae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2284      	movs	r2, #132	; 0x84
 8003bb4:	589b      	ldr	r3, [r3, r2]
 8003bb6:	2220      	movs	r2, #32
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2184      	movs	r1, #132	; 0x84
 8003bbe:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2284      	movs	r2, #132	; 0x84
 8003bc4:	589b      	ldr	r3, [r3, r2]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d100      	bne.n	8003bcc <HAL_UART_IRQHandler+0x1a4>
 8003bca:	e201      	b.n	8003fd0 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bcc:	23a4      	movs	r3, #164	; 0xa4
 8003bce:	18fb      	adds	r3, r7, r3
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	d00e      	beq.n	8003bf6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bd8:	23a0      	movs	r3, #160	; 0xa0
 8003bda:	18fb      	adds	r3, r7, r3
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2220      	movs	r2, #32
 8003be0:	4013      	ands	r3, r2
 8003be2:	d008      	beq.n	8003bf6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d004      	beq.n	8003bf6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	0010      	movs	r0, r2
 8003bf4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2284      	movs	r2, #132	; 0x84
 8003bfa:	589b      	ldr	r3, [r3, r2]
 8003bfc:	2194      	movs	r1, #148	; 0x94
 8003bfe:	187a      	adds	r2, r7, r1
 8003c00:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2240      	movs	r2, #64	; 0x40
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	2b40      	cmp	r3, #64	; 0x40
 8003c0e:	d004      	beq.n	8003c1a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003c10:	187b      	adds	r3, r7, r1
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2228      	movs	r2, #40	; 0x28
 8003c16:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c18:	d047      	beq.n	8003caa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f000 fe11 	bl	8004844 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2240      	movs	r2, #64	; 0x40
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b40      	cmp	r3, #64	; 0x40
 8003c2e:	d137      	bne.n	8003ca0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c30:	f3ef 8310 	mrs	r3, PRIMASK
 8003c34:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003c36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c38:	2090      	movs	r0, #144	; 0x90
 8003c3a:	183a      	adds	r2, r7, r0
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	2301      	movs	r3, #1
 8003c40:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c44:	f383 8810 	msr	PRIMASK, r3
}
 8003c48:	46c0      	nop			; (mov r8, r8)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689a      	ldr	r2, [r3, #8]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2140      	movs	r1, #64	; 0x40
 8003c56:	438a      	bics	r2, r1
 8003c58:	609a      	str	r2, [r3, #8]
 8003c5a:	183b      	adds	r3, r7, r0
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c62:	f383 8810 	msr	PRIMASK, r3
}
 8003c66:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d012      	beq.n	8003c96 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c74:	4a14      	ldr	r2, [pc, #80]	; (8003cc8 <HAL_UART_IRQHandler+0x2a0>)
 8003c76:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	f7fd fe73 	bl	8001968 <HAL_DMA_Abort_IT>
 8003c82:	1e03      	subs	r3, r0, #0
 8003c84:	d01a      	beq.n	8003cbc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c90:	0018      	movs	r0, r3
 8003c92:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c94:	e012      	b.n	8003cbc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	0018      	movs	r0, r3
 8003c9a:	f000 f9af 	bl	8003ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9e:	e00d      	b.n	8003cbc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f000 f9aa 	bl	8003ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca8:	e008      	b.n	8003cbc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	0018      	movs	r0, r3
 8003cae:	f000 f9a5 	bl	8003ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2284      	movs	r2, #132	; 0x84
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003cba:	e189      	b.n	8003fd0 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cbc:	46c0      	nop			; (mov r8, r8)
    return;
 8003cbe:	e187      	b.n	8003fd0 <HAL_UART_IRQHandler+0x5a8>
 8003cc0:	0000080f 	.word	0x0000080f
 8003cc4:	04000120 	.word	0x04000120
 8003cc8:	0800490d 	.word	0x0800490d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d000      	beq.n	8003cd6 <HAL_UART_IRQHandler+0x2ae>
 8003cd4:	e13b      	b.n	8003f4e <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003cd6:	23a4      	movs	r3, #164	; 0xa4
 8003cd8:	18fb      	adds	r3, r7, r3
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2210      	movs	r2, #16
 8003cde:	4013      	ands	r3, r2
 8003ce0:	d100      	bne.n	8003ce4 <HAL_UART_IRQHandler+0x2bc>
 8003ce2:	e134      	b.n	8003f4e <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003ce4:	23a0      	movs	r3, #160	; 0xa0
 8003ce6:	18fb      	adds	r3, r7, r3
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2210      	movs	r2, #16
 8003cec:	4013      	ands	r3, r2
 8003cee:	d100      	bne.n	8003cf2 <HAL_UART_IRQHandler+0x2ca>
 8003cf0:	e12d      	b.n	8003f4e <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2210      	movs	r2, #16
 8003cf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2240      	movs	r2, #64	; 0x40
 8003d02:	4013      	ands	r3, r2
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d000      	beq.n	8003d0a <HAL_UART_IRQHandler+0x2e2>
 8003d08:	e0a1      	b.n	8003e4e <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	217e      	movs	r1, #126	; 0x7e
 8003d14:	187b      	adds	r3, r7, r1
 8003d16:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003d18:	187b      	adds	r3, r7, r1
 8003d1a:	881b      	ldrh	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d100      	bne.n	8003d22 <HAL_UART_IRQHandler+0x2fa>
 8003d20:	e158      	b.n	8003fd4 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2258      	movs	r2, #88	; 0x58
 8003d26:	5a9b      	ldrh	r3, [r3, r2]
 8003d28:	187a      	adds	r2, r7, r1
 8003d2a:	8812      	ldrh	r2, [r2, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d300      	bcc.n	8003d32 <HAL_UART_IRQHandler+0x30a>
 8003d30:	e150      	b.n	8003fd4 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	187a      	adds	r2, r7, r1
 8003d36:	215a      	movs	r1, #90	; 0x5a
 8003d38:	8812      	ldrh	r2, [r2, #0]
 8003d3a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2220      	movs	r2, #32
 8003d46:	4013      	ands	r3, r2
 8003d48:	d16f      	bne.n	8003e2a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d4e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d52:	67bb      	str	r3, [r7, #120]	; 0x78
 8003d54:	2301      	movs	r3, #1
 8003d56:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d5a:	f383 8810 	msr	PRIMASK, r3
}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	499e      	ldr	r1, [pc, #632]	; (8003fe4 <HAL_UART_IRQHandler+0x5bc>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d72:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d76:	f383 8810 	msr	PRIMASK, r3
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d7c:	f3ef 8310 	mrs	r3, PRIMASK
 8003d80:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d84:	677b      	str	r3, [r7, #116]	; 0x74
 8003d86:	2301      	movs	r3, #1
 8003d88:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d8c:	f383 8810 	msr	PRIMASK, r3
}
 8003d90:	46c0      	nop			; (mov r8, r8)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	438a      	bics	r2, r1
 8003da0:	609a      	str	r2, [r3, #8]
 8003da2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003da4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003da8:	f383 8810 	msr	PRIMASK, r3
}
 8003dac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dae:	f3ef 8310 	mrs	r3, PRIMASK
 8003db2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003db4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003db6:	673b      	str	r3, [r7, #112]	; 0x70
 8003db8:	2301      	movs	r3, #1
 8003dba:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dbe:	f383 8810 	msr	PRIMASK, r3
}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2140      	movs	r1, #64	; 0x40
 8003dd0:	438a      	bics	r2, r1
 8003dd2:	609a      	str	r2, [r3, #8]
 8003dd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003dd6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dda:	f383 8810 	msr	PRIMASK, r3
}
 8003dde:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2280      	movs	r2, #128	; 0x80
 8003de4:	2120      	movs	r1, #32
 8003de6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dee:	f3ef 8310 	mrs	r3, PRIMASK
 8003df2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003df4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003df8:	2301      	movs	r3, #1
 8003dfa:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dfc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003dfe:	f383 8810 	msr	PRIMASK, r3
}
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2110      	movs	r1, #16
 8003e10:	438a      	bics	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e16:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e1a:	f383 8810 	msr	PRIMASK, r3
}
 8003e1e:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e24:	0018      	movs	r0, r3
 8003e26:	f7fd fd5f 	bl	80018e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2258      	movs	r2, #88	; 0x58
 8003e34:	5a9a      	ldrh	r2, [r3, r2]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	215a      	movs	r1, #90	; 0x5a
 8003e3a:	5a5b      	ldrh	r3, [r3, r1]
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	0011      	movs	r1, r2
 8003e46:	0018      	movs	r0, r3
 8003e48:	f000 f8e0 	bl	800400c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e4c:	e0c2      	b.n	8003fd4 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2258      	movs	r2, #88	; 0x58
 8003e52:	5a99      	ldrh	r1, [r3, r2]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	225a      	movs	r2, #90	; 0x5a
 8003e58:	5a9b      	ldrh	r3, [r3, r2]
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	208e      	movs	r0, #142	; 0x8e
 8003e5e:	183b      	adds	r3, r7, r0
 8003e60:	1a8a      	subs	r2, r1, r2
 8003e62:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	225a      	movs	r2, #90	; 0x5a
 8003e68:	5a9b      	ldrh	r3, [r3, r2]
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d100      	bne.n	8003e72 <HAL_UART_IRQHandler+0x44a>
 8003e70:	e0b2      	b.n	8003fd8 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8003e72:	183b      	adds	r3, r7, r0
 8003e74:	881b      	ldrh	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d100      	bne.n	8003e7c <HAL_UART_IRQHandler+0x454>
 8003e7a:	e0ad      	b.n	8003fd8 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e80:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e82:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e84:	2488      	movs	r4, #136	; 0x88
 8003e86:	193a      	adds	r2, r7, r4
 8003e88:	6013      	str	r3, [r2, #0]
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	f383 8810 	msr	PRIMASK, r3
}
 8003e94:	46c0      	nop			; (mov r8, r8)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4951      	ldr	r1, [pc, #324]	; (8003fe8 <HAL_UART_IRQHandler+0x5c0>)
 8003ea2:	400a      	ands	r2, r1
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	193b      	adds	r3, r7, r4
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	f383 8810 	msr	PRIMASK, r3
}
 8003eb2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eb4:	f3ef 8310 	mrs	r3, PRIMASK
 8003eb8:	61bb      	str	r3, [r7, #24]
  return(result);
 8003eba:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ebc:	2484      	movs	r4, #132	; 0x84
 8003ebe:	193a      	adds	r2, r7, r4
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	f383 8810 	msr	PRIMASK, r3
}
 8003ecc:	46c0      	nop			; (mov r8, r8)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2101      	movs	r1, #1
 8003eda:	438a      	bics	r2, r1
 8003edc:	609a      	str	r2, [r3, #8]
 8003ede:	193b      	adds	r3, r7, r4
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	f383 8810 	msr	PRIMASK, r3
}
 8003eea:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2280      	movs	r2, #128	; 0x80
 8003ef0:	2120      	movs	r1, #32
 8003ef2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f00:	f3ef 8310 	mrs	r3, PRIMASK
 8003f04:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f08:	2480      	movs	r4, #128	; 0x80
 8003f0a:	193a      	adds	r2, r7, r4
 8003f0c:	6013      	str	r3, [r2, #0]
 8003f0e:	2301      	movs	r3, #1
 8003f10:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f14:	f383 8810 	msr	PRIMASK, r3
}
 8003f18:	46c0      	nop			; (mov r8, r8)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2110      	movs	r1, #16
 8003f26:	438a      	bics	r2, r1
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	193b      	adds	r3, r7, r4
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f32:	f383 8810 	msr	PRIMASK, r3
}
 8003f36:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f3e:	183b      	adds	r3, r7, r0
 8003f40:	881a      	ldrh	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	0011      	movs	r1, r2
 8003f46:	0018      	movs	r0, r3
 8003f48:	f000 f860 	bl	800400c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f4c:	e044      	b.n	8003fd8 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f4e:	23a4      	movs	r3, #164	; 0xa4
 8003f50:	18fb      	adds	r3, r7, r3
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	035b      	lsls	r3, r3, #13
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d010      	beq.n	8003f7e <HAL_UART_IRQHandler+0x556>
 8003f5c:	239c      	movs	r3, #156	; 0x9c
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	2380      	movs	r3, #128	; 0x80
 8003f64:	03db      	lsls	r3, r3, #15
 8003f66:	4013      	ands	r3, r2
 8003f68:	d009      	beq.n	8003f7e <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2280      	movs	r2, #128	; 0x80
 8003f70:	0352      	lsls	r2, r2, #13
 8003f72:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	0018      	movs	r0, r3
 8003f78:	f000 fd0a 	bl	8004990 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f7c:	e02f      	b.n	8003fde <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f7e:	23a4      	movs	r3, #164	; 0xa4
 8003f80:	18fb      	adds	r3, r7, r3
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2280      	movs	r2, #128	; 0x80
 8003f86:	4013      	ands	r3, r2
 8003f88:	d00f      	beq.n	8003faa <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f8a:	23a0      	movs	r3, #160	; 0xa0
 8003f8c:	18fb      	adds	r3, r7, r3
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2280      	movs	r2, #128	; 0x80
 8003f92:	4013      	ands	r3, r2
 8003f94:	d009      	beq.n	8003faa <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d01e      	beq.n	8003fdc <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	0010      	movs	r0, r2
 8003fa6:	4798      	blx	r3
    }
    return;
 8003fa8:	e018      	b.n	8003fdc <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003faa:	23a4      	movs	r3, #164	; 0xa4
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2240      	movs	r2, #64	; 0x40
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d013      	beq.n	8003fde <HAL_UART_IRQHandler+0x5b6>
 8003fb6:	23a0      	movs	r3, #160	; 0xa0
 8003fb8:	18fb      	adds	r3, r7, r3
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2240      	movs	r2, #64	; 0x40
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d00d      	beq.n	8003fde <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f000 fcb8 	bl	800493a <UART_EndTransmit_IT>
    return;
 8003fca:	e008      	b.n	8003fde <HAL_UART_IRQHandler+0x5b6>
      return;
 8003fcc:	46c0      	nop			; (mov r8, r8)
 8003fce:	e006      	b.n	8003fde <HAL_UART_IRQHandler+0x5b6>
    return;
 8003fd0:	46c0      	nop			; (mov r8, r8)
 8003fd2:	e004      	b.n	8003fde <HAL_UART_IRQHandler+0x5b6>
      return;
 8003fd4:	46c0      	nop			; (mov r8, r8)
 8003fd6:	e002      	b.n	8003fde <HAL_UART_IRQHandler+0x5b6>
      return;
 8003fd8:	46c0      	nop			; (mov r8, r8)
 8003fda:	e000      	b.n	8003fde <HAL_UART_IRQHandler+0x5b6>
    return;
 8003fdc:	46c0      	nop			; (mov r8, r8)
  }

}
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	b02b      	add	sp, #172	; 0xac
 8003fe2:	bd90      	pop	{r4, r7, pc}
 8003fe4:	fffffeff 	.word	0xfffffeff
 8003fe8:	fffffedf 	.word	0xfffffedf

08003fec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ff4:	46c0      	nop			; (mov r8, r8)
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	b002      	add	sp, #8
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004004:	46c0      	nop			; (mov r8, r8)
 8004006:	46bd      	mov	sp, r7
 8004008:	b002      	add	sp, #8
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	000a      	movs	r2, r1
 8004016:	1cbb      	adds	r3, r7, #2
 8004018:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800401a:	46c0      	nop			; (mov r8, r8)
 800401c:	46bd      	mov	sp, r7
 800401e:	b002      	add	sp, #8
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004024:	b5b0      	push	{r4, r5, r7, lr}
 8004026:	b08e      	sub	sp, #56	; 0x38
 8004028:	af00      	add	r7, sp, #0
 800402a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800402c:	231a      	movs	r3, #26
 800402e:	2218      	movs	r2, #24
 8004030:	189b      	adds	r3, r3, r2
 8004032:	19db      	adds	r3, r3, r7
 8004034:	2200      	movs	r2, #0
 8004036:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	689a      	ldr	r2, [r3, #8]
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	431a      	orrs	r2, r3
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	431a      	orrs	r2, r3
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	4313      	orrs	r3, r2
 800404e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4ab4      	ldr	r2, [pc, #720]	; (8004328 <UART_SetConfig+0x304>)
 8004058:	4013      	ands	r3, r2
 800405a:	0019      	movs	r1, r3
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004062:	430a      	orrs	r2, r1
 8004064:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	4aaf      	ldr	r2, [pc, #700]	; (800432c <UART_SetConfig+0x308>)
 800406e:	4013      	ands	r3, r2
 8004070:	0019      	movs	r1, r3
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4aa9      	ldr	r2, [pc, #676]	; (8004330 <UART_SetConfig+0x30c>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d004      	beq.n	8004098 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004094:	4313      	orrs	r3, r2
 8004096:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	4aa5      	ldr	r2, [pc, #660]	; (8004334 <UART_SetConfig+0x310>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	0019      	movs	r1, r3
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040aa:	430a      	orrs	r2, r1
 80040ac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4aa1      	ldr	r2, [pc, #644]	; (8004338 <UART_SetConfig+0x314>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d131      	bne.n	800411c <UART_SetConfig+0xf8>
 80040b8:	4ba0      	ldr	r3, [pc, #640]	; (800433c <UART_SetConfig+0x318>)
 80040ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040bc:	220c      	movs	r2, #12
 80040be:	4013      	ands	r3, r2
 80040c0:	2b0c      	cmp	r3, #12
 80040c2:	d01d      	beq.n	8004100 <UART_SetConfig+0xdc>
 80040c4:	d823      	bhi.n	800410e <UART_SetConfig+0xea>
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d00c      	beq.n	80040e4 <UART_SetConfig+0xc0>
 80040ca:	d820      	bhi.n	800410e <UART_SetConfig+0xea>
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d002      	beq.n	80040d6 <UART_SetConfig+0xb2>
 80040d0:	2b04      	cmp	r3, #4
 80040d2:	d00e      	beq.n	80040f2 <UART_SetConfig+0xce>
 80040d4:	e01b      	b.n	800410e <UART_SetConfig+0xea>
 80040d6:	231b      	movs	r3, #27
 80040d8:	2218      	movs	r2, #24
 80040da:	189b      	adds	r3, r3, r2
 80040dc:	19db      	adds	r3, r3, r7
 80040de:	2200      	movs	r2, #0
 80040e0:	701a      	strb	r2, [r3, #0]
 80040e2:	e065      	b.n	80041b0 <UART_SetConfig+0x18c>
 80040e4:	231b      	movs	r3, #27
 80040e6:	2218      	movs	r2, #24
 80040e8:	189b      	adds	r3, r3, r2
 80040ea:	19db      	adds	r3, r3, r7
 80040ec:	2202      	movs	r2, #2
 80040ee:	701a      	strb	r2, [r3, #0]
 80040f0:	e05e      	b.n	80041b0 <UART_SetConfig+0x18c>
 80040f2:	231b      	movs	r3, #27
 80040f4:	2218      	movs	r2, #24
 80040f6:	189b      	adds	r3, r3, r2
 80040f8:	19db      	adds	r3, r3, r7
 80040fa:	2204      	movs	r2, #4
 80040fc:	701a      	strb	r2, [r3, #0]
 80040fe:	e057      	b.n	80041b0 <UART_SetConfig+0x18c>
 8004100:	231b      	movs	r3, #27
 8004102:	2218      	movs	r2, #24
 8004104:	189b      	adds	r3, r3, r2
 8004106:	19db      	adds	r3, r3, r7
 8004108:	2208      	movs	r2, #8
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	e050      	b.n	80041b0 <UART_SetConfig+0x18c>
 800410e:	231b      	movs	r3, #27
 8004110:	2218      	movs	r2, #24
 8004112:	189b      	adds	r3, r3, r2
 8004114:	19db      	adds	r3, r3, r7
 8004116:	2210      	movs	r2, #16
 8004118:	701a      	strb	r2, [r3, #0]
 800411a:	e049      	b.n	80041b0 <UART_SetConfig+0x18c>
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a83      	ldr	r2, [pc, #524]	; (8004330 <UART_SetConfig+0x30c>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d13e      	bne.n	80041a4 <UART_SetConfig+0x180>
 8004126:	4b85      	ldr	r3, [pc, #532]	; (800433c <UART_SetConfig+0x318>)
 8004128:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800412a:	23c0      	movs	r3, #192	; 0xc0
 800412c:	011b      	lsls	r3, r3, #4
 800412e:	4013      	ands	r3, r2
 8004130:	22c0      	movs	r2, #192	; 0xc0
 8004132:	0112      	lsls	r2, r2, #4
 8004134:	4293      	cmp	r3, r2
 8004136:	d027      	beq.n	8004188 <UART_SetConfig+0x164>
 8004138:	22c0      	movs	r2, #192	; 0xc0
 800413a:	0112      	lsls	r2, r2, #4
 800413c:	4293      	cmp	r3, r2
 800413e:	d82a      	bhi.n	8004196 <UART_SetConfig+0x172>
 8004140:	2280      	movs	r2, #128	; 0x80
 8004142:	0112      	lsls	r2, r2, #4
 8004144:	4293      	cmp	r3, r2
 8004146:	d011      	beq.n	800416c <UART_SetConfig+0x148>
 8004148:	2280      	movs	r2, #128	; 0x80
 800414a:	0112      	lsls	r2, r2, #4
 800414c:	4293      	cmp	r3, r2
 800414e:	d822      	bhi.n	8004196 <UART_SetConfig+0x172>
 8004150:	2b00      	cmp	r3, #0
 8004152:	d004      	beq.n	800415e <UART_SetConfig+0x13a>
 8004154:	2280      	movs	r2, #128	; 0x80
 8004156:	00d2      	lsls	r2, r2, #3
 8004158:	4293      	cmp	r3, r2
 800415a:	d00e      	beq.n	800417a <UART_SetConfig+0x156>
 800415c:	e01b      	b.n	8004196 <UART_SetConfig+0x172>
 800415e:	231b      	movs	r3, #27
 8004160:	2218      	movs	r2, #24
 8004162:	189b      	adds	r3, r3, r2
 8004164:	19db      	adds	r3, r3, r7
 8004166:	2200      	movs	r2, #0
 8004168:	701a      	strb	r2, [r3, #0]
 800416a:	e021      	b.n	80041b0 <UART_SetConfig+0x18c>
 800416c:	231b      	movs	r3, #27
 800416e:	2218      	movs	r2, #24
 8004170:	189b      	adds	r3, r3, r2
 8004172:	19db      	adds	r3, r3, r7
 8004174:	2202      	movs	r2, #2
 8004176:	701a      	strb	r2, [r3, #0]
 8004178:	e01a      	b.n	80041b0 <UART_SetConfig+0x18c>
 800417a:	231b      	movs	r3, #27
 800417c:	2218      	movs	r2, #24
 800417e:	189b      	adds	r3, r3, r2
 8004180:	19db      	adds	r3, r3, r7
 8004182:	2204      	movs	r2, #4
 8004184:	701a      	strb	r2, [r3, #0]
 8004186:	e013      	b.n	80041b0 <UART_SetConfig+0x18c>
 8004188:	231b      	movs	r3, #27
 800418a:	2218      	movs	r2, #24
 800418c:	189b      	adds	r3, r3, r2
 800418e:	19db      	adds	r3, r3, r7
 8004190:	2208      	movs	r2, #8
 8004192:	701a      	strb	r2, [r3, #0]
 8004194:	e00c      	b.n	80041b0 <UART_SetConfig+0x18c>
 8004196:	231b      	movs	r3, #27
 8004198:	2218      	movs	r2, #24
 800419a:	189b      	adds	r3, r3, r2
 800419c:	19db      	adds	r3, r3, r7
 800419e:	2210      	movs	r2, #16
 80041a0:	701a      	strb	r2, [r3, #0]
 80041a2:	e005      	b.n	80041b0 <UART_SetConfig+0x18c>
 80041a4:	231b      	movs	r3, #27
 80041a6:	2218      	movs	r2, #24
 80041a8:	189b      	adds	r3, r3, r2
 80041aa:	19db      	adds	r3, r3, r7
 80041ac:	2210      	movs	r2, #16
 80041ae:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a5e      	ldr	r2, [pc, #376]	; (8004330 <UART_SetConfig+0x30c>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d000      	beq.n	80041bc <UART_SetConfig+0x198>
 80041ba:	e084      	b.n	80042c6 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041bc:	231b      	movs	r3, #27
 80041be:	2218      	movs	r2, #24
 80041c0:	189b      	adds	r3, r3, r2
 80041c2:	19db      	adds	r3, r3, r7
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d01d      	beq.n	8004206 <UART_SetConfig+0x1e2>
 80041ca:	dc20      	bgt.n	800420e <UART_SetConfig+0x1ea>
 80041cc:	2b04      	cmp	r3, #4
 80041ce:	d015      	beq.n	80041fc <UART_SetConfig+0x1d8>
 80041d0:	dc1d      	bgt.n	800420e <UART_SetConfig+0x1ea>
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <UART_SetConfig+0x1b8>
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d005      	beq.n	80041e6 <UART_SetConfig+0x1c2>
 80041da:	e018      	b.n	800420e <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041dc:	f7fe fbba 	bl	8002954 <HAL_RCC_GetPCLK1Freq>
 80041e0:	0003      	movs	r3, r0
 80041e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80041e4:	e01c      	b.n	8004220 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041e6:	4b55      	ldr	r3, [pc, #340]	; (800433c <UART_SetConfig+0x318>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2210      	movs	r2, #16
 80041ec:	4013      	ands	r3, r2
 80041ee:	d002      	beq.n	80041f6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80041f0:	4b53      	ldr	r3, [pc, #332]	; (8004340 <UART_SetConfig+0x31c>)
 80041f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80041f4:	e014      	b.n	8004220 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 80041f6:	4b53      	ldr	r3, [pc, #332]	; (8004344 <UART_SetConfig+0x320>)
 80041f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80041fa:	e011      	b.n	8004220 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041fc:	f7fe fafa 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 8004200:	0003      	movs	r3, r0
 8004202:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004204:	e00c      	b.n	8004220 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004206:	2380      	movs	r3, #128	; 0x80
 8004208:	021b      	lsls	r3, r3, #8
 800420a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800420c:	e008      	b.n	8004220 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 800420e:	2300      	movs	r3, #0
 8004210:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004212:	231a      	movs	r3, #26
 8004214:	2218      	movs	r2, #24
 8004216:	189b      	adds	r3, r3, r2
 8004218:	19db      	adds	r3, r3, r7
 800421a:	2201      	movs	r2, #1
 800421c:	701a      	strb	r2, [r3, #0]
        break;
 800421e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d100      	bne.n	8004228 <UART_SetConfig+0x204>
 8004226:	e12f      	b.n	8004488 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	0013      	movs	r3, r2
 800422e:	005b      	lsls	r3, r3, #1
 8004230:	189b      	adds	r3, r3, r2
 8004232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004234:	429a      	cmp	r2, r3
 8004236:	d305      	bcc.n	8004244 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800423e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004240:	429a      	cmp	r2, r3
 8004242:	d906      	bls.n	8004252 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8004244:	231a      	movs	r3, #26
 8004246:	2218      	movs	r2, #24
 8004248:	189b      	adds	r3, r3, r2
 800424a:	19db      	adds	r3, r3, r7
 800424c:	2201      	movs	r2, #1
 800424e:	701a      	strb	r2, [r3, #0]
 8004250:	e11a      	b.n	8004488 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004254:	613b      	str	r3, [r7, #16]
 8004256:	2300      	movs	r3, #0
 8004258:	617b      	str	r3, [r7, #20]
 800425a:	6939      	ldr	r1, [r7, #16]
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	000b      	movs	r3, r1
 8004260:	0e1b      	lsrs	r3, r3, #24
 8004262:	0010      	movs	r0, r2
 8004264:	0205      	lsls	r5, r0, #8
 8004266:	431d      	orrs	r5, r3
 8004268:	000b      	movs	r3, r1
 800426a:	021c      	lsls	r4, r3, #8
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	085b      	lsrs	r3, r3, #1
 8004272:	60bb      	str	r3, [r7, #8]
 8004274:	2300      	movs	r3, #0
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	68b8      	ldr	r0, [r7, #8]
 800427a:	68f9      	ldr	r1, [r7, #12]
 800427c:	1900      	adds	r0, r0, r4
 800427e:	4169      	adcs	r1, r5
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	603b      	str	r3, [r7, #0]
 8004286:	2300      	movs	r3, #0
 8004288:	607b      	str	r3, [r7, #4]
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f7fb ffc7 	bl	8000220 <__aeabi_uldivmod>
 8004292:	0002      	movs	r2, r0
 8004294:	000b      	movs	r3, r1
 8004296:	0013      	movs	r3, r2
 8004298:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800429a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800429c:	23c0      	movs	r3, #192	; 0xc0
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d309      	bcc.n	80042b8 <UART_SetConfig+0x294>
 80042a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042a6:	2380      	movs	r3, #128	; 0x80
 80042a8:	035b      	lsls	r3, r3, #13
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d204      	bcs.n	80042b8 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042b4:	60da      	str	r2, [r3, #12]
 80042b6:	e0e7      	b.n	8004488 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 80042b8:	231a      	movs	r3, #26
 80042ba:	2218      	movs	r2, #24
 80042bc:	189b      	adds	r3, r3, r2
 80042be:	19db      	adds	r3, r3, r7
 80042c0:	2201      	movs	r2, #1
 80042c2:	701a      	strb	r2, [r3, #0]
 80042c4:	e0e0      	b.n	8004488 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	69da      	ldr	r2, [r3, #28]
 80042ca:	2380      	movs	r3, #128	; 0x80
 80042cc:	021b      	lsls	r3, r3, #8
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d000      	beq.n	80042d4 <UART_SetConfig+0x2b0>
 80042d2:	e082      	b.n	80043da <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 80042d4:	231b      	movs	r3, #27
 80042d6:	2218      	movs	r2, #24
 80042d8:	189b      	adds	r3, r3, r2
 80042da:	19db      	adds	r3, r3, r7
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d834      	bhi.n	800434c <UART_SetConfig+0x328>
 80042e2:	009a      	lsls	r2, r3, #2
 80042e4:	4b18      	ldr	r3, [pc, #96]	; (8004348 <UART_SetConfig+0x324>)
 80042e6:	18d3      	adds	r3, r2, r3
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042ec:	f7fe fb32 	bl	8002954 <HAL_RCC_GetPCLK1Freq>
 80042f0:	0003      	movs	r3, r0
 80042f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042f4:	e033      	b.n	800435e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042f6:	f7fe fb43 	bl	8002980 <HAL_RCC_GetPCLK2Freq>
 80042fa:	0003      	movs	r3, r0
 80042fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042fe:	e02e      	b.n	800435e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004300:	4b0e      	ldr	r3, [pc, #56]	; (800433c <UART_SetConfig+0x318>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2210      	movs	r2, #16
 8004306:	4013      	ands	r3, r2
 8004308:	d002      	beq.n	8004310 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800430a:	4b0d      	ldr	r3, [pc, #52]	; (8004340 <UART_SetConfig+0x31c>)
 800430c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800430e:	e026      	b.n	800435e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8004310:	4b0c      	ldr	r3, [pc, #48]	; (8004344 <UART_SetConfig+0x320>)
 8004312:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004314:	e023      	b.n	800435e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004316:	f7fe fa6d 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 800431a:	0003      	movs	r3, r0
 800431c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800431e:	e01e      	b.n	800435e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004320:	2380      	movs	r3, #128	; 0x80
 8004322:	021b      	lsls	r3, r3, #8
 8004324:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004326:	e01a      	b.n	800435e <UART_SetConfig+0x33a>
 8004328:	efff69f3 	.word	0xefff69f3
 800432c:	ffffcfff 	.word	0xffffcfff
 8004330:	40004800 	.word	0x40004800
 8004334:	fffff4ff 	.word	0xfffff4ff
 8004338:	40004400 	.word	0x40004400
 800433c:	40021000 	.word	0x40021000
 8004340:	003d0900 	.word	0x003d0900
 8004344:	00f42400 	.word	0x00f42400
 8004348:	08004b54 	.word	0x08004b54
      default:
        pclk = 0U;
 800434c:	2300      	movs	r3, #0
 800434e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004350:	231a      	movs	r3, #26
 8004352:	2218      	movs	r2, #24
 8004354:	189b      	adds	r3, r3, r2
 8004356:	19db      	adds	r3, r3, r7
 8004358:	2201      	movs	r2, #1
 800435a:	701a      	strb	r2, [r3, #0]
        break;
 800435c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800435e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004360:	2b00      	cmp	r3, #0
 8004362:	d100      	bne.n	8004366 <UART_SetConfig+0x342>
 8004364:	e090      	b.n	8004488 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004368:	005a      	lsls	r2, r3, #1
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	085b      	lsrs	r3, r3, #1
 8004370:	18d2      	adds	r2, r2, r3
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	0019      	movs	r1, r3
 8004378:	0010      	movs	r0, r2
 800437a:	f7fb fec5 	bl	8000108 <__udivsi3>
 800437e:	0003      	movs	r3, r0
 8004380:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004384:	2b0f      	cmp	r3, #15
 8004386:	d921      	bls.n	80043cc <UART_SetConfig+0x3a8>
 8004388:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800438a:	2380      	movs	r3, #128	; 0x80
 800438c:	025b      	lsls	r3, r3, #9
 800438e:	429a      	cmp	r2, r3
 8004390:	d21c      	bcs.n	80043cc <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004394:	b29a      	uxth	r2, r3
 8004396:	200e      	movs	r0, #14
 8004398:	2418      	movs	r4, #24
 800439a:	1903      	adds	r3, r0, r4
 800439c:	19db      	adds	r3, r3, r7
 800439e:	210f      	movs	r1, #15
 80043a0:	438a      	bics	r2, r1
 80043a2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80043a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a6:	085b      	lsrs	r3, r3, #1
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	2207      	movs	r2, #7
 80043ac:	4013      	ands	r3, r2
 80043ae:	b299      	uxth	r1, r3
 80043b0:	1903      	adds	r3, r0, r4
 80043b2:	19db      	adds	r3, r3, r7
 80043b4:	1902      	adds	r2, r0, r4
 80043b6:	19d2      	adds	r2, r2, r7
 80043b8:	8812      	ldrh	r2, [r2, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	1902      	adds	r2, r0, r4
 80043c4:	19d2      	adds	r2, r2, r7
 80043c6:	8812      	ldrh	r2, [r2, #0]
 80043c8:	60da      	str	r2, [r3, #12]
 80043ca:	e05d      	b.n	8004488 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80043cc:	231a      	movs	r3, #26
 80043ce:	2218      	movs	r2, #24
 80043d0:	189b      	adds	r3, r3, r2
 80043d2:	19db      	adds	r3, r3, r7
 80043d4:	2201      	movs	r2, #1
 80043d6:	701a      	strb	r2, [r3, #0]
 80043d8:	e056      	b.n	8004488 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043da:	231b      	movs	r3, #27
 80043dc:	2218      	movs	r2, #24
 80043de:	189b      	adds	r3, r3, r2
 80043e0:	19db      	adds	r3, r3, r7
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	d822      	bhi.n	800442e <UART_SetConfig+0x40a>
 80043e8:	009a      	lsls	r2, r3, #2
 80043ea:	4b2f      	ldr	r3, [pc, #188]	; (80044a8 <UART_SetConfig+0x484>)
 80043ec:	18d3      	adds	r3, r2, r3
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043f2:	f7fe faaf 	bl	8002954 <HAL_RCC_GetPCLK1Freq>
 80043f6:	0003      	movs	r3, r0
 80043f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043fa:	e021      	b.n	8004440 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043fc:	f7fe fac0 	bl	8002980 <HAL_RCC_GetPCLK2Freq>
 8004400:	0003      	movs	r3, r0
 8004402:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004404:	e01c      	b.n	8004440 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004406:	4b29      	ldr	r3, [pc, #164]	; (80044ac <UART_SetConfig+0x488>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2210      	movs	r2, #16
 800440c:	4013      	ands	r3, r2
 800440e:	d002      	beq.n	8004416 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004410:	4b27      	ldr	r3, [pc, #156]	; (80044b0 <UART_SetConfig+0x48c>)
 8004412:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004414:	e014      	b.n	8004440 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8004416:	4b27      	ldr	r3, [pc, #156]	; (80044b4 <UART_SetConfig+0x490>)
 8004418:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800441a:	e011      	b.n	8004440 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800441c:	f7fe f9ea 	bl	80027f4 <HAL_RCC_GetSysClockFreq>
 8004420:	0003      	movs	r3, r0
 8004422:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004424:	e00c      	b.n	8004440 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004426:	2380      	movs	r3, #128	; 0x80
 8004428:	021b      	lsls	r3, r3, #8
 800442a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800442c:	e008      	b.n	8004440 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800442e:	2300      	movs	r3, #0
 8004430:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004432:	231a      	movs	r3, #26
 8004434:	2218      	movs	r2, #24
 8004436:	189b      	adds	r3, r3, r2
 8004438:	19db      	adds	r3, r3, r7
 800443a:	2201      	movs	r2, #1
 800443c:	701a      	strb	r2, [r3, #0]
        break;
 800443e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004442:	2b00      	cmp	r3, #0
 8004444:	d020      	beq.n	8004488 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	085a      	lsrs	r2, r3, #1
 800444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444e:	18d2      	adds	r2, r2, r3
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	0019      	movs	r1, r3
 8004456:	0010      	movs	r0, r2
 8004458:	f7fb fe56 	bl	8000108 <__udivsi3>
 800445c:	0003      	movs	r3, r0
 800445e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004462:	2b0f      	cmp	r3, #15
 8004464:	d90a      	bls.n	800447c <UART_SetConfig+0x458>
 8004466:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004468:	2380      	movs	r3, #128	; 0x80
 800446a:	025b      	lsls	r3, r3, #9
 800446c:	429a      	cmp	r2, r3
 800446e:	d205      	bcs.n	800447c <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004472:	b29a      	uxth	r2, r3
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	60da      	str	r2, [r3, #12]
 800447a:	e005      	b.n	8004488 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800447c:	231a      	movs	r3, #26
 800447e:	2218      	movs	r2, #24
 8004480:	189b      	adds	r3, r3, r2
 8004482:	19db      	adds	r3, r3, r7
 8004484:	2201      	movs	r2, #1
 8004486:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	2200      	movs	r2, #0
 800448c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	2200      	movs	r2, #0
 8004492:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004494:	231a      	movs	r3, #26
 8004496:	2218      	movs	r2, #24
 8004498:	189b      	adds	r3, r3, r2
 800449a:	19db      	adds	r3, r3, r7
 800449c:	781b      	ldrb	r3, [r3, #0]
}
 800449e:	0018      	movs	r0, r3
 80044a0:	46bd      	mov	sp, r7
 80044a2:	b00e      	add	sp, #56	; 0x38
 80044a4:	bdb0      	pop	{r4, r5, r7, pc}
 80044a6:	46c0      	nop			; (mov r8, r8)
 80044a8:	08004b78 	.word	0x08004b78
 80044ac:	40021000 	.word	0x40021000
 80044b0:	003d0900 	.word	0x003d0900
 80044b4:	00f42400 	.word	0x00f42400

080044b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	2201      	movs	r2, #1
 80044c6:	4013      	ands	r3, r2
 80044c8:	d00b      	beq.n	80044e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	4a4a      	ldr	r2, [pc, #296]	; (80045fc <UART_AdvFeatureConfig+0x144>)
 80044d2:	4013      	ands	r3, r2
 80044d4:	0019      	movs	r1, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e6:	2202      	movs	r2, #2
 80044e8:	4013      	ands	r3, r2
 80044ea:	d00b      	beq.n	8004504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	4a43      	ldr	r2, [pc, #268]	; (8004600 <UART_AdvFeatureConfig+0x148>)
 80044f4:	4013      	ands	r3, r2
 80044f6:	0019      	movs	r1, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	430a      	orrs	r2, r1
 8004502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	2204      	movs	r2, #4
 800450a:	4013      	ands	r3, r2
 800450c:	d00b      	beq.n	8004526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	4a3b      	ldr	r2, [pc, #236]	; (8004604 <UART_AdvFeatureConfig+0x14c>)
 8004516:	4013      	ands	r3, r2
 8004518:	0019      	movs	r1, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	430a      	orrs	r2, r1
 8004524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	2208      	movs	r2, #8
 800452c:	4013      	ands	r3, r2
 800452e:	d00b      	beq.n	8004548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	4a34      	ldr	r2, [pc, #208]	; (8004608 <UART_AdvFeatureConfig+0x150>)
 8004538:	4013      	ands	r3, r2
 800453a:	0019      	movs	r1, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	430a      	orrs	r2, r1
 8004546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454c:	2210      	movs	r2, #16
 800454e:	4013      	ands	r3, r2
 8004550:	d00b      	beq.n	800456a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	4a2c      	ldr	r2, [pc, #176]	; (800460c <UART_AdvFeatureConfig+0x154>)
 800455a:	4013      	ands	r3, r2
 800455c:	0019      	movs	r1, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456e:	2220      	movs	r2, #32
 8004570:	4013      	ands	r3, r2
 8004572:	d00b      	beq.n	800458c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	4a25      	ldr	r2, [pc, #148]	; (8004610 <UART_AdvFeatureConfig+0x158>)
 800457c:	4013      	ands	r3, r2
 800457e:	0019      	movs	r1, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	430a      	orrs	r2, r1
 800458a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004590:	2240      	movs	r2, #64	; 0x40
 8004592:	4013      	ands	r3, r2
 8004594:	d01d      	beq.n	80045d2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	4a1d      	ldr	r2, [pc, #116]	; (8004614 <UART_AdvFeatureConfig+0x15c>)
 800459e:	4013      	ands	r3, r2
 80045a0:	0019      	movs	r1, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045b2:	2380      	movs	r3, #128	; 0x80
 80045b4:	035b      	lsls	r3, r3, #13
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d10b      	bne.n	80045d2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	4a15      	ldr	r2, [pc, #84]	; (8004618 <UART_AdvFeatureConfig+0x160>)
 80045c2:	4013      	ands	r3, r2
 80045c4:	0019      	movs	r1, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	430a      	orrs	r2, r1
 80045d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d6:	2280      	movs	r2, #128	; 0x80
 80045d8:	4013      	ands	r3, r2
 80045da:	d00b      	beq.n	80045f4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	4a0e      	ldr	r2, [pc, #56]	; (800461c <UART_AdvFeatureConfig+0x164>)
 80045e4:	4013      	ands	r3, r2
 80045e6:	0019      	movs	r1, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	605a      	str	r2, [r3, #4]
  }
}
 80045f4:	46c0      	nop			; (mov r8, r8)
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b002      	add	sp, #8
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	fffdffff 	.word	0xfffdffff
 8004600:	fffeffff 	.word	0xfffeffff
 8004604:	fffbffff 	.word	0xfffbffff
 8004608:	ffff7fff 	.word	0xffff7fff
 800460c:	ffffefff 	.word	0xffffefff
 8004610:	ffffdfff 	.word	0xffffdfff
 8004614:	ffefffff 	.word	0xffefffff
 8004618:	ff9fffff 	.word	0xff9fffff
 800461c:	fff7ffff 	.word	0xfff7ffff

08004620 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b092      	sub	sp, #72	; 0x48
 8004624:	af02      	add	r7, sp, #8
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2284      	movs	r2, #132	; 0x84
 800462c:	2100      	movs	r1, #0
 800462e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004630:	f7fc ffd6 	bl	80015e0 <HAL_GetTick>
 8004634:	0003      	movs	r3, r0
 8004636:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2208      	movs	r2, #8
 8004640:	4013      	ands	r3, r2
 8004642:	2b08      	cmp	r3, #8
 8004644:	d12c      	bne.n	80046a0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004648:	2280      	movs	r2, #128	; 0x80
 800464a:	0391      	lsls	r1, r2, #14
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	4a46      	ldr	r2, [pc, #280]	; (8004768 <UART_CheckIdleState+0x148>)
 8004650:	9200      	str	r2, [sp, #0]
 8004652:	2200      	movs	r2, #0
 8004654:	f000 f88c 	bl	8004770 <UART_WaitOnFlagUntilTimeout>
 8004658:	1e03      	subs	r3, r0, #0
 800465a:	d021      	beq.n	80046a0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800465c:	f3ef 8310 	mrs	r3, PRIMASK
 8004660:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004664:	63bb      	str	r3, [r7, #56]	; 0x38
 8004666:	2301      	movs	r3, #1
 8004668:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800466a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800466c:	f383 8810 	msr	PRIMASK, r3
}
 8004670:	46c0      	nop			; (mov r8, r8)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2180      	movs	r1, #128	; 0x80
 800467e:	438a      	bics	r2, r1
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004684:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004688:	f383 8810 	msr	PRIMASK, r3
}
 800468c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2278      	movs	r2, #120	; 0x78
 8004698:	2100      	movs	r1, #0
 800469a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e05f      	b.n	8004760 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2204      	movs	r2, #4
 80046a8:	4013      	ands	r3, r2
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d146      	bne.n	800473c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b0:	2280      	movs	r2, #128	; 0x80
 80046b2:	03d1      	lsls	r1, r2, #15
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	4a2c      	ldr	r2, [pc, #176]	; (8004768 <UART_CheckIdleState+0x148>)
 80046b8:	9200      	str	r2, [sp, #0]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f000 f858 	bl	8004770 <UART_WaitOnFlagUntilTimeout>
 80046c0:	1e03      	subs	r3, r0, #0
 80046c2:	d03b      	beq.n	800473c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c4:	f3ef 8310 	mrs	r3, PRIMASK
 80046c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80046ca:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046cc:	637b      	str	r3, [r7, #52]	; 0x34
 80046ce:	2301      	movs	r3, #1
 80046d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	f383 8810 	msr	PRIMASK, r3
}
 80046d8:	46c0      	nop			; (mov r8, r8)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4921      	ldr	r1, [pc, #132]	; (800476c <UART_CheckIdleState+0x14c>)
 80046e6:	400a      	ands	r2, r1
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f383 8810 	msr	PRIMASK, r3
}
 80046f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046f6:	f3ef 8310 	mrs	r3, PRIMASK
 80046fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80046fc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046fe:	633b      	str	r3, [r7, #48]	; 0x30
 8004700:	2301      	movs	r3, #1
 8004702:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f383 8810 	msr	PRIMASK, r3
}
 800470a:	46c0      	nop			; (mov r8, r8)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689a      	ldr	r2, [r3, #8]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2101      	movs	r1, #1
 8004718:	438a      	bics	r2, r1
 800471a:	609a      	str	r2, [r3, #8]
 800471c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004720:	6a3b      	ldr	r3, [r7, #32]
 8004722:	f383 8810 	msr	PRIMASK, r3
}
 8004726:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2280      	movs	r2, #128	; 0x80
 800472c:	2120      	movs	r1, #32
 800472e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2278      	movs	r2, #120	; 0x78
 8004734:	2100      	movs	r1, #0
 8004736:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e011      	b.n	8004760 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2220      	movs	r2, #32
 8004740:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2280      	movs	r2, #128	; 0x80
 8004746:	2120      	movs	r1, #32
 8004748:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2278      	movs	r2, #120	; 0x78
 800475a:	2100      	movs	r1, #0
 800475c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	0018      	movs	r0, r3
 8004762:	46bd      	mov	sp, r7
 8004764:	b010      	add	sp, #64	; 0x40
 8004766:	bd80      	pop	{r7, pc}
 8004768:	01ffffff 	.word	0x01ffffff
 800476c:	fffffedf 	.word	0xfffffedf

08004770 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	603b      	str	r3, [r7, #0]
 800477c:	1dfb      	adds	r3, r7, #7
 800477e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004780:	e04b      	b.n	800481a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	3301      	adds	r3, #1
 8004786:	d048      	beq.n	800481a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004788:	f7fc ff2a 	bl	80015e0 <HAL_GetTick>
 800478c:	0002      	movs	r2, r0
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	429a      	cmp	r2, r3
 8004796:	d302      	bcc.n	800479e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e04b      	b.n	800483a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2204      	movs	r2, #4
 80047aa:	4013      	ands	r3, r2
 80047ac:	d035      	beq.n	800481a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	69db      	ldr	r3, [r3, #28]
 80047b4:	2208      	movs	r2, #8
 80047b6:	4013      	ands	r3, r2
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d111      	bne.n	80047e0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2208      	movs	r2, #8
 80047c2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	0018      	movs	r0, r3
 80047c8:	f000 f83c 	bl	8004844 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2284      	movs	r2, #132	; 0x84
 80047d0:	2108      	movs	r1, #8
 80047d2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2278      	movs	r2, #120	; 0x78
 80047d8:	2100      	movs	r1, #0
 80047da:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e02c      	b.n	800483a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	69da      	ldr	r2, [r3, #28]
 80047e6:	2380      	movs	r3, #128	; 0x80
 80047e8:	011b      	lsls	r3, r3, #4
 80047ea:	401a      	ands	r2, r3
 80047ec:	2380      	movs	r3, #128	; 0x80
 80047ee:	011b      	lsls	r3, r3, #4
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d112      	bne.n	800481a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2280      	movs	r2, #128	; 0x80
 80047fa:	0112      	lsls	r2, r2, #4
 80047fc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	0018      	movs	r0, r3
 8004802:	f000 f81f 	bl	8004844 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2284      	movs	r2, #132	; 0x84
 800480a:	2120      	movs	r1, #32
 800480c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2278      	movs	r2, #120	; 0x78
 8004812:	2100      	movs	r1, #0
 8004814:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e00f      	b.n	800483a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	4013      	ands	r3, r2
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	425a      	negs	r2, r3
 800482a:	4153      	adcs	r3, r2
 800482c:	b2db      	uxtb	r3, r3
 800482e:	001a      	movs	r2, r3
 8004830:	1dfb      	adds	r3, r7, #7
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	429a      	cmp	r2, r3
 8004836:	d0a4      	beq.n	8004782 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	0018      	movs	r0, r3
 800483c:	46bd      	mov	sp, r7
 800483e:	b004      	add	sp, #16
 8004840:	bd80      	pop	{r7, pc}
	...

08004844 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b08e      	sub	sp, #56	; 0x38
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800484c:	f3ef 8310 	mrs	r3, PRIMASK
 8004850:	617b      	str	r3, [r7, #20]
  return(result);
 8004852:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004854:	637b      	str	r3, [r7, #52]	; 0x34
 8004856:	2301      	movs	r3, #1
 8004858:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	f383 8810 	msr	PRIMASK, r3
}
 8004860:	46c0      	nop			; (mov r8, r8)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4926      	ldr	r1, [pc, #152]	; (8004908 <UART_EndRxTransfer+0xc4>)
 800486e:	400a      	ands	r2, r1
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004874:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	f383 8810 	msr	PRIMASK, r3
}
 800487c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800487e:	f3ef 8310 	mrs	r3, PRIMASK
 8004882:	623b      	str	r3, [r7, #32]
  return(result);
 8004884:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004886:	633b      	str	r3, [r7, #48]	; 0x30
 8004888:	2301      	movs	r3, #1
 800488a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	f383 8810 	msr	PRIMASK, r3
}
 8004892:	46c0      	nop			; (mov r8, r8)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2101      	movs	r1, #1
 80048a0:	438a      	bics	r2, r1
 80048a2:	609a      	str	r2, [r3, #8]
 80048a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048aa:	f383 8810 	msr	PRIMASK, r3
}
 80048ae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d118      	bne.n	80048ea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b8:	f3ef 8310 	mrs	r3, PRIMASK
 80048bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80048be:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048c2:	2301      	movs	r3, #1
 80048c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f383 8810 	msr	PRIMASK, r3
}
 80048cc:	46c0      	nop			; (mov r8, r8)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2110      	movs	r1, #16
 80048da:	438a      	bics	r2, r1
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f383 8810 	msr	PRIMASK, r3
}
 80048e8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2280      	movs	r2, #128	; 0x80
 80048ee:	2120      	movs	r1, #32
 80048f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80048fe:	46c0      	nop			; (mov r8, r8)
 8004900:	46bd      	mov	sp, r7
 8004902:	b00e      	add	sp, #56	; 0x38
 8004904:	bd80      	pop	{r7, pc}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	fffffedf 	.word	0xfffffedf

0800490c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004918:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	225a      	movs	r2, #90	; 0x5a
 800491e:	2100      	movs	r1, #0
 8004920:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2252      	movs	r2, #82	; 0x52
 8004926:	2100      	movs	r1, #0
 8004928:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	0018      	movs	r0, r3
 800492e:	f7ff fb65 	bl	8003ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004932:	46c0      	nop			; (mov r8, r8)
 8004934:	46bd      	mov	sp, r7
 8004936:	b004      	add	sp, #16
 8004938:	bd80      	pop	{r7, pc}

0800493a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800493a:	b580      	push	{r7, lr}
 800493c:	b086      	sub	sp, #24
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004942:	f3ef 8310 	mrs	r3, PRIMASK
 8004946:	60bb      	str	r3, [r7, #8]
  return(result);
 8004948:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800494a:	617b      	str	r3, [r7, #20]
 800494c:	2301      	movs	r3, #1
 800494e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f383 8810 	msr	PRIMASK, r3
}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2140      	movs	r1, #64	; 0x40
 8004964:	438a      	bics	r2, r1
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f383 8810 	msr	PRIMASK, r3
}
 8004972:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2220      	movs	r2, #32
 8004978:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	0018      	movs	r0, r3
 8004984:	f7ff fb32 	bl	8003fec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004988:	46c0      	nop			; (mov r8, r8)
 800498a:	46bd      	mov	sp, r7
 800498c:	b006      	add	sp, #24
 800498e:	bd80      	pop	{r7, pc}

08004990 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004998:	46c0      	nop			; (mov r8, r8)
 800499a:	46bd      	mov	sp, r7
 800499c:	b002      	add	sp, #8
 800499e:	bd80      	pop	{r7, pc}

080049a0 <memset>:
 80049a0:	0003      	movs	r3, r0
 80049a2:	1882      	adds	r2, r0, r2
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d100      	bne.n	80049aa <memset+0xa>
 80049a8:	4770      	bx	lr
 80049aa:	7019      	strb	r1, [r3, #0]
 80049ac:	3301      	adds	r3, #1
 80049ae:	e7f9      	b.n	80049a4 <memset+0x4>

080049b0 <__libc_init_array>:
 80049b0:	b570      	push	{r4, r5, r6, lr}
 80049b2:	2600      	movs	r6, #0
 80049b4:	4c0c      	ldr	r4, [pc, #48]	; (80049e8 <__libc_init_array+0x38>)
 80049b6:	4d0d      	ldr	r5, [pc, #52]	; (80049ec <__libc_init_array+0x3c>)
 80049b8:	1b64      	subs	r4, r4, r5
 80049ba:	10a4      	asrs	r4, r4, #2
 80049bc:	42a6      	cmp	r6, r4
 80049be:	d109      	bne.n	80049d4 <__libc_init_array+0x24>
 80049c0:	2600      	movs	r6, #0
 80049c2:	f000 f819 	bl	80049f8 <_init>
 80049c6:	4c0a      	ldr	r4, [pc, #40]	; (80049f0 <__libc_init_array+0x40>)
 80049c8:	4d0a      	ldr	r5, [pc, #40]	; (80049f4 <__libc_init_array+0x44>)
 80049ca:	1b64      	subs	r4, r4, r5
 80049cc:	10a4      	asrs	r4, r4, #2
 80049ce:	42a6      	cmp	r6, r4
 80049d0:	d105      	bne.n	80049de <__libc_init_array+0x2e>
 80049d2:	bd70      	pop	{r4, r5, r6, pc}
 80049d4:	00b3      	lsls	r3, r6, #2
 80049d6:	58eb      	ldr	r3, [r5, r3]
 80049d8:	4798      	blx	r3
 80049da:	3601      	adds	r6, #1
 80049dc:	e7ee      	b.n	80049bc <__libc_init_array+0xc>
 80049de:	00b3      	lsls	r3, r6, #2
 80049e0:	58eb      	ldr	r3, [r5, r3]
 80049e2:	4798      	blx	r3
 80049e4:	3601      	adds	r6, #1
 80049e6:	e7f2      	b.n	80049ce <__libc_init_array+0x1e>
 80049e8:	08004ba4 	.word	0x08004ba4
 80049ec:	08004ba4 	.word	0x08004ba4
 80049f0:	08004ba8 	.word	0x08004ba8
 80049f4:	08004ba4 	.word	0x08004ba4

080049f8 <_init>:
 80049f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049fa:	46c0      	nop			; (mov r8, r8)
 80049fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049fe:	bc08      	pop	{r3}
 8004a00:	469e      	mov	lr, r3
 8004a02:	4770      	bx	lr

08004a04 <_fini>:
 8004a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a0a:	bc08      	pop	{r3}
 8004a0c:	469e      	mov	lr, r3
 8004a0e:	4770      	bx	lr
