{"vcs1":{"timestamp_begin":1758854656.509563918, "rt":49.28, "ut":0.17, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1758854656.109634400}
{"VCS_COMP_START_TIME": 1758854656.109634400}
{"VCS_COMP_END_TIME": 1758854705.827429750}
{"VCS_USER_OPTIONS": "-l com.log -timescale=1ns/1ps -sverilog -ntb_opts uvm-1.2 -debug_access+all -cm line+cond+tgl+fsm -cm_dir ./cov_case -cm_hier coverage_hierarchy.cfg -full64 -j8 -kdb -lca -f /home/EDA/ic_projs/HW_ICS/veri/flist/tb1.f +define+ICS_CASE1"}
