{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651498340494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651498340494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 15:32:03 2022 " "Processing started: Mon May 02 15:32:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651498340494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651498340494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ZigVHDL -c ZigVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ZigVHDL -c ZigVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651498340495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651498340969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651498340970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_33-Behavioral " "Found design unit 1: LFSR_33-Behavioral" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/LFSR_33.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651498349113 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_33 " "Found entity 1: LFSR_33" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651498349113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651498349113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zigvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zigvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZigVHDL-Behavioural " "Found design unit 1: ZigVHDL-Behavioural" {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651498349117 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZigVHDL " "Found entity 1: ZigVHDL" {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651498349117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651498349117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d1gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d1gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d1Gen-Behavioural " "Found design unit 1: d1Gen-Behavioural" {  } { { "d1Gen.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/d1Gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651498349121 ""} { "Info" "ISGN_ENTITY_NAME" "1 d1Gen " "Found entity 1: d1Gen" {  } { { "d1Gen.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/d1Gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651498349121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651498349121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ZigVHDL " "Elaborating entity \"ZigVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651498349155 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zigout ZigVHDL.vhd(11) " "VHDL Signal Declaration warning at ZigVHDL.vhd(11): used implicit default value for signal \"zigout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651498349156 "|ZigVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "U0 ZigVHDL.vhd(32) " "Verilog HDL or VHDL warning at ZigVHDL.vhd(32): object \"U0\" assigned a value but never read" {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651498349156 "|ZigVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "U1 ZigVHDL.vhd(33) " "Verilog HDL or VHDL warning at ZigVHDL.vhd(33): object \"U1\" assigned a value but never read" {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651498349156 "|ZigVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D1 ZigVHDL.vhd(42) " "Verilog HDL or VHDL warning at ZigVHDL.vhd(42): object \"D1\" assigned a value but never read" {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651498349156 "|ZigVHDL"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 16 ZigVHDL.vhd(50) " "VHDL expression error at ZigVHDL.vhd(50): expression has 8 elements, but must have 16 elements" {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 50 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1651498349157 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Iin ZigVHDL.vhd(50) " "VHDL error at ZigVHDL.vhd(50): formal port or parameter \"Iin\" must have actual or default value" {  } { { "ZigVHDL.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDL/ZigVHDL.vhd" 50 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1651498349157 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651498349157 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651498349241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 15:32:29 2022 " "Processing ended: Mon May 02 15:32:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651498349241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651498349241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651498349241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651498349241 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651498349877 ""}
