Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep  1 18:27:59 2021
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 103 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.197        0.000                      0                 8368        0.067        0.000                      0                 8337        3.667        0.000                       0                  3969  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
fmc_clk                     {0.000 25.000}       50.000          20.000          
fpga_clk                    {0.000 25.000}       50.000          20.000          
  clk_out1_lclk_adcclk_wiz  {0.000 4.167}        8.333           120.000         
  clkfbout_lclk_adcclk_wiz  {0.000 25.000}       50.000          20.000          
icm_clk                     {0.000 8.334}        16.667          59.999          
qosc_clk                    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fmc_clk                          31.974        0.000                      0                   16        0.248        0.000                      0                   16                                                                          
fpga_clk                                                                                                                                                                     15.000        0.000                       0                     1  
  clk_out1_lclk_adcclk_wiz        0.197        0.000                      0                 8320        0.067        0.000                      0                 8320        3.667        0.000                       0                  3965  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
fmc_clk                   clk_out1_lclk_adcclk_wiz        3.908        0.000                      0                   47                                                                        
icm_clk                   clk_out1_lclk_adcclk_wiz        4.245        0.000                      0                    1        1.458        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fmc_clk
  To Clock:  fmc_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.974ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D14
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        16.001ns  (logic 4.214ns (26.337%)  route 11.787ns (73.663%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.904     4.794    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.899 r  XDOM_0/CRSM_0/PG_DPRAM_i_10/O
                         net (fo=96, routed)          0.862     5.761    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][2]
    SLICE_X71Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.866 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     6.412    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     6.517 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.613     7.131    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I3_O)        0.105     7.236 f  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_29/O
                         net (fo=132, routed)         1.195     8.431    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_3
    SLICE_X79Y123        LUT2 (Prop_lut2_I1_O)        0.105     8.536 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_15/O
                         net (fo=1, routed)           0.687     9.223    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_15_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.105     9.328 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_6/O
                         net (fo=1, routed)           1.231    10.559    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_6_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I1_O)        0.105    10.664 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_3/O
                         net (fo=1, routed)           0.339    11.004    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_3_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I2_O)        0.105    11.109 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_1/O
                         net (fo=3, routed)           0.975    12.083    XDOM_0/CRSM_0/y_rd_data[14]
    SLICE_X71Y119        LUT3 (Prop_lut3_I2_O)        0.105    12.188 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.434    14.622    FMC_D14_IOBUF_inst/I
    G6                   OBUFT (Prop_obuft_I_O)       2.379    17.001 r  FMC_D14_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.001    FMC_D14
    G6                                                                r  FMC_D14 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -17.001    
  -------------------------------------------------------------------
                         slack                                 31.974    

Slack (MET) :             32.517ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D2
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.458ns  (logic 4.728ns (30.585%)  route 10.730ns (69.415%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT6=6 MUXF7=1 MUXF8=1 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.616     4.507    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X83Y109        LUT3 (Prop_lut3_I1_O)        0.105     4.612 r  XDOM_0/CRSM_0/val[15]_i_2__3/O
                         net (fo=125, routed)         1.077     5.688    XDOM_0/CRSM_0/fmc_cen_mux
    SLICE_X71Y112        LUT6 (Prop_lut6_I1_O)        0.105     5.793 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_110/O
                         net (fo=1, routed)           0.542     6.335    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_110_n_0
    SLICE_X70Y112        LUT6 (Prop_lut6_I3_O)        0.105     6.440 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_70/O
                         net (fo=3, routed)           0.674     7.114    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_70_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I3_O)        0.105     7.219 r  XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_21/O
                         net (fo=154, routed)         0.935     8.154    ICM_TIME_TRANSFER/i_y_rd_data_1_reg[0]_i_18
    SLICE_X72Y123        LUT6 (Prop_lut6_I2_O)        0.105     8.259 r  ICM_TIME_TRANSFER/i_y_rd_data_1[2]_i_37/O
                         net (fo=1, routed)           0.962     9.221    XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_9_0
    SLICE_X75Y119        LUT6 (Prop_lut6_I3_O)        0.105     9.326 r  XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_28/O
                         net (fo=1, routed)           0.000     9.326    XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_28_n_0
    SLICE_X75Y119        MUXF7 (Prop_muxf7_I1_O)      0.206     9.532 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_9/O
                         net (fo=1, routed)           0.000     9.532    XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_9_n_0
    SLICE_X75Y119        MUXF8 (Prop_muxf8_I0_O)      0.085     9.617 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_4/O
                         net (fo=1, routed)           0.695    10.312    XDOM_0/CRSM_0/i_y_rd_data_1_reg[2]_i_4_n_0
    SLICE_X70Y109        LUT6 (Prop_lut6_I4_O)        0.264    10.576 r  XDOM_0/CRSM_0/i_y_rd_data_1[2]_i_1/O
                         net (fo=3, routed)           0.766    11.341    XDOM_0/CRSM_0/y_rd_data[2]
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.125    11.466 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.464    13.931    FMC_D2_IOBUF_inst/I
    J6                   OBUFT (Prop_obuft_I_O)       2.528    16.458 r  FMC_D2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.458    FMC_D2
    J6                                                                r  FMC_D2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.458    
  -------------------------------------------------------------------
                         slack                                 32.517    

Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D4
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.278ns  (logic 4.419ns (28.924%)  route 10.859ns (71.076%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT5=1 LUT6=6 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.616     4.507    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X83Y109        LUT3 (Prop_lut3_I1_O)        0.105     4.612 r  XDOM_0/CRSM_0/val[15]_i_2__3/O
                         net (fo=125, routed)         0.968     5.580    XDOM_0/CRSM_0/fmc_cen_mux
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.105     5.685 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_97/O
                         net (fo=2, routed)           0.556     6.241    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_97_n_0
    SLICE_X70Y111        LUT6 (Prop_lut6_I0_O)        0.105     6.346 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_91/O
                         net (fo=4, routed)           0.775     7.121    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_91_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I1_O)        0.105     7.226 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_29/O
                         net (fo=145, routed)         1.056     8.282    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_2
    SLICE_X66Y107        LUT5 (Prop_lut5_I3_O)        0.105     8.387 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_11/O
                         net (fo=1, routed)           0.706     9.094    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_11_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.105     9.199 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_5/O
                         net (fo=1, routed)           0.650     9.848    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_5_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I0_O)        0.105     9.953 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_3/O
                         net (fo=1, routed)           0.264    10.218    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_3_n_0
    SLICE_X70Y111        LUT6 (Prop_lut6_I2_O)        0.105    10.323 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_1/O
                         net (fo=3, routed)           1.095    11.418    XDOM_0/CRSM_0/y_rd_data[4]
    SLICE_X71Y119        LUT3 (Prop_lut3_I2_O)        0.119    11.537 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.171    13.708    FMC_D4_IOBUF_inst/I
    G2                   OBUFT (Prop_obuft_I_O)       2.570    16.278 r  FMC_D4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.278    FMC_D4
    G2                                                                r  FMC_D4 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.278    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.890ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D15
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.085ns  (logic 4.378ns (29.021%)  route 10.707ns (70.979%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.904     4.794    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.899 r  XDOM_0/CRSM_0/PG_DPRAM_i_10/O
                         net (fo=96, routed)          1.015     5.914    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][2]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     6.019 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117/O
                         net (fo=1, routed)           0.552     6.571    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117_n_0
    SLICE_X70Y114        LUT5 (Prop_lut5_I3_O)        0.105     6.676 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93/O
                         net (fo=4, routed)           0.505     7.182    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93_n_0
    SLICE_X69Y114        LUT6 (Prop_lut6_I5_O)        0.105     7.287 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59/O
                         net (fo=26, routed)          0.980     8.266    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_5
    SLICE_X77Y121        LUT2 (Prop_lut2_I0_O)        0.127     8.393 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_38/O
                         net (fo=1, routed)           0.204     8.598    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_38_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I5_O)        0.268     8.866 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_14/O
                         net (fo=1, routed)           0.977     9.843    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_14_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I1_O)        0.105     9.948 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_4/O
                         net (fo=1, routed)           0.361    10.308    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_4_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I2_O)        0.105    10.413 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_1/O
                         net (fo=3, routed)           1.269    11.682    XDOM_0/CRSM_0/y_rd_data[15]
    SLICE_X74Y110        LUT3 (Prop_lut3_I2_O)        0.105    11.787 r  XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.940    13.727    FMC_D15_IOBUF_inst/I
    N7                   OBUFT (Prop_obuft_I_O)       2.358    16.085 r  FMC_D15_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.085    FMC_D15
    N7                                                                r  FMC_D15 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                 32.890    

Slack (MET) :             32.966ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D12
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 4.209ns (28.044%)  route 10.800ns (71.956%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT5=1 LUT6=6 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.616     4.507    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X83Y109        LUT3 (Prop_lut3_I1_O)        0.105     4.612 r  XDOM_0/CRSM_0/val[15]_i_2__3/O
                         net (fo=125, routed)         0.957     5.569    XDOM_0/CRSM_0/fmc_cen_mux
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.105     5.674 r  XDOM_0/CRSM_0/val[15]_i_3__2/O
                         net (fo=4, routed)           0.770     6.444    XDOM_0/CRSM_0/val[15]_i_3__2_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I3_O)        0.105     6.549 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68/O
                         net (fo=3, routed)           0.469     7.017    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.105     7.122 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_37/O
                         net (fo=92, routed)          1.412     8.534    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_4
    SLICE_X82Y125        LUT5 (Prop_lut5_I1_O)        0.105     8.639 r  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_16/O
                         net (fo=1, routed)           0.509     9.148    XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_16_n_0
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.105     9.253 r  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_6/O
                         net (fo=1, routed)           0.876    10.129    XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_6_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I1_O)        0.105    10.234 r  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_3/O
                         net (fo=1, routed)           0.361    10.595    XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_3_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105    10.700 r  XDOM_0/CRSM_0/i_y_rd_data_1[12]_i_1/O
                         net (fo=3, routed)           0.660    11.360    XDOM_0/CRSM_0/y_rd_data[12]
    SLICE_X81Y116        LUT3 (Prop_lut3_I2_O)        0.105    11.465 r  XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.170    13.635    FMC_D12_IOBUF_inst/I
    J5                   OBUFT (Prop_obuft_I_O)       2.374    16.009 r  FMC_D12_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.009    FMC_D12
    J5                                                                r  FMC_D12 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                 32.966    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D3
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        14.941ns  (logic 4.389ns (29.377%)  route 10.552ns (70.623%))
  Logic Levels:           11  (IBUF=1 LUT3=3 LUT6=6 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.616     4.507    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X83Y109        LUT3 (Prop_lut3_I1_O)        0.105     4.612 r  XDOM_0/CRSM_0/val[15]_i_2__3/O
                         net (fo=125, routed)         0.968     5.580    XDOM_0/CRSM_0/fmc_cen_mux
    SLICE_X71Y111        LUT6 (Prop_lut6_I0_O)        0.105     5.685 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_97/O
                         net (fo=2, routed)           0.556     6.241    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_97_n_0
    SLICE_X70Y111        LUT6 (Prop_lut6_I0_O)        0.105     6.346 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_91/O
                         net (fo=4, routed)           0.775     7.121    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_91_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I1_O)        0.105     7.226 f  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_29/O
                         net (fo=145, routed)         1.105     8.331    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_2
    SLICE_X82Y110        LUT3 (Prop_lut3_I0_O)        0.105     8.436 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_15/O
                         net (fo=1, routed)           0.658     9.094    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_15_n_0
    SLICE_X82Y110        LUT6 (Prop_lut6_I0_O)        0.105     9.199 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_6/O
                         net (fo=1, routed)           0.817    10.016    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_6_n_0
    SLICE_X70Y110        LUT6 (Prop_lut6_I1_O)        0.105    10.121 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_3/O
                         net (fo=1, routed)           0.330    10.450    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_3_n_0
    SLICE_X70Y111        LUT6 (Prop_lut6_I2_O)        0.105    10.555 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_1/O
                         net (fo=3, routed)           0.769    11.324    XDOM_0/CRSM_0/y_rd_data[3]
    SLICE_X71Y119        LUT3 (Prop_lut3_I2_O)        0.126    11.450 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.958    13.408    FMC_D3_IOBUF_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       2.533    15.941 r  FMC_D3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.941    FMC_D3
    M6                                                                r  FMC_D3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.187ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D1
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        14.788ns  (logic 4.689ns (31.705%)  route 10.100ns (68.295%))
  Logic Levels:           11  (IBUF=1 LUT6=7 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.869     4.759    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X71Y112        LUT6 (Prop_lut6_I4_O)        0.105     4.864 f  XDOM_0/CRSM_0/PG_DPRAM_i_9/O
                         net (fo=103, routed)         1.165     6.029    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][3]
    SLICE_X73Y115        LUT6 (Prop_lut6_I0_O)        0.105     6.134 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_102/O
                         net (fo=2, routed)           0.324     6.458    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_102_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I4_O)        0.105     6.563 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_100/O
                         net (fo=1, routed)           0.000     6.563    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_100_n_0
    SLICE_X73Y114        MUXF7 (Prop_muxf7_I0_O)      0.178     6.741 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64/O
                         net (fo=1, routed)           0.348     7.090    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I0_O)        0.252     7.342 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_33/O
                         net (fo=168, routed)         1.506     8.848    ICM_TIME_TRANSFER/i_y_rd_data_1[1]_i_7
    SLICE_X72Y124        MUXF7 (Prop_muxf7_S_O)       0.241     9.089 r  ICM_TIME_TRANSFER/i_y_rd_data_1_reg[1]_i_18/O
                         net (fo=1, routed)           1.350    10.439    XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_2_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I1_O)        0.241    10.680 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_7/O
                         net (fo=2, routed)           0.523    11.202    XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_7_n_0
    SLICE_X80Y117        LUT6 (Prop_lut6_I5_O)        0.105    11.307 r  XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.490    11.798    XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_2_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.105    11.903 r  XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.524    13.427    FMC_D1_IOBUF_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       2.361    15.788 r  FMC_D1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.788    FMC_D1
    L7                                                                r  FMC_D1 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                 33.187    

Slack (MET) :             33.232ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D13
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        14.743ns  (logic 4.210ns (28.556%)  route 10.533ns (71.444%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.904     4.794    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.899 f  XDOM_0/CRSM_0/PG_DPRAM_i_10/O
                         net (fo=96, routed)          0.862     5.761    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][2]
    SLICE_X71Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.866 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     6.412    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     6.517 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.613     7.131    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I3_O)        0.105     7.236 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_29/O
                         net (fo=132, routed)         1.197     8.433    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_3
    SLICE_X79Y125        LUT2 (Prop_lut2_I0_O)        0.105     8.538 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_17/O
                         net (fo=1, routed)           0.546     9.084    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_17_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I5_O)        0.105     9.189 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_6/O
                         net (fo=1, routed)           0.960    10.149    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_6_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I1_O)        0.105    10.254 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_3/O
                         net (fo=1, routed)           0.121    10.376    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_3_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I2_O)        0.105    10.481 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_1/O
                         net (fo=3, routed)           0.330    10.811    XDOM_0/CRSM_0/y_rd_data[13]
    SLICE_X71Y119        LUT3 (Prop_lut3_I2_O)        0.105    10.916 r  XDOM_0/CRSM_0/FMC_D13_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.452    13.368    FMC_D13_IOBUF_inst/I
    H6                   OBUFT (Prop_obuft_I_O)       2.375    15.743 r  FMC_D13_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.743    FMC_D13
    H6                                                                r  FMC_D13 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -15.743    
  -------------------------------------------------------------------
                         slack                                 33.232    

Slack (MET) :             33.239ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D10
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        14.736ns  (logic 4.413ns (29.948%)  route 10.323ns (70.052%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.904     4.794    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.105     4.899 r  XDOM_0/CRSM_0/PG_DPRAM_i_10/O
                         net (fo=96, routed)          0.862     5.761    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][2]
    SLICE_X71Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.866 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     6.412    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     6.517 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.613     7.131    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I3_O)        0.105     7.236 f  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_29/O
                         net (fo=132, routed)         1.220     8.455    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_3
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.105     8.560 r  XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_21/O
                         net (fo=1, routed)           0.682     9.243    XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_21_n_0
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.105     9.348 r  XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_8/O
                         net (fo=1, routed)           0.671    10.018    XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_8_n_0
    SLICE_X82Y120        LUT6 (Prop_lut6_I5_O)        0.105    10.123 r  XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_3/O
                         net (fo=1, routed)           0.353    10.477    XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_3_n_0
    SLICE_X82Y120        LUT6 (Prop_lut6_I2_O)        0.105    10.582 r  XDOM_0/CRSM_0/i_y_rd_data_1[10]_i_1/O
                         net (fo=3, routed)           0.403    10.985    XDOM_0/CRSM_0/y_rd_data[10]
    SLICE_X83Y120        LUT3 (Prop_lut3_I2_O)        0.124    11.109 r  XDOM_0/CRSM_0/FMC_D10_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.068    13.177    FMC_D10_IOBUF_inst/I
    G4                   OBUFT (Prop_obuft_I_O)       2.559    15.736 r  FMC_D10_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.736    FMC_D10
    G4                                                                r  FMC_D10 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                 33.239    

Slack (MET) :             33.398ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D0
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        14.577ns  (logic 4.684ns (32.134%)  route 9.893ns (67.866%))
  Logic Levels:           11  (IBUF=1 LUT6=7 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.869     4.759    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X71Y112        LUT6 (Prop_lut6_I4_O)        0.105     4.864 f  XDOM_0/CRSM_0/PG_DPRAM_i_9/O
                         net (fo=103, routed)         1.165     6.029    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][3]
    SLICE_X73Y115        LUT6 (Prop_lut6_I0_O)        0.105     6.134 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_102/O
                         net (fo=2, routed)           0.324     6.458    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_102_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I4_O)        0.105     6.563 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_100/O
                         net (fo=1, routed)           0.000     6.563    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_100_n_0
    SLICE_X73Y114        MUXF7 (Prop_muxf7_I0_O)      0.178     6.741 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64/O
                         net (fo=1, routed)           0.348     7.090    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I0_O)        0.252     7.342 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_33/O
                         net (fo=168, routed)         1.156     8.497    XDOM_0/CRSM_0/i_fmc_a_1_reg[2]_0
    SLICE_X68Y117        MUXF7 (Prop_muxf7_S_O)       0.227     8.724 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_19/O
                         net (fo=1, routed)           1.167     9.891    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_19_n_0
    SLICE_X79Y116        LUT6 (Prop_lut6_I3_O)        0.252    10.143 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7/O
                         net (fo=2, routed)           0.457    10.600    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7_n_0
    SLICE_X79Y112        LUT6 (Prop_lut6_I5_O)        0.105    10.705 r  XDOM_0/CRSM_0/FMC_D0_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.719    11.424    XDOM_0/CRSM_0/FMC_D0_IOBUF_inst_i_2_n_0
    SLICE_X79Y112        LUT6 (Prop_lut6_I4_O)        0.105    11.529 r  XDOM_0/CRSM_0/FMC_D0_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.688    13.217    FMC_D0_IOBUF_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       2.360    15.577 r  FMC_D0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.577    FMC_D0
    M7                                                                r  FMC_D0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 33.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D11
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.435ns (63.145%)  route 0.838ns (36.855%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    E1                                                0.000    -1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000    -1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.241    -0.759 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          0.502    -0.257    XDOM_0/CRSM_0/fpga_cal_trig_single_reg[3]
    SLICE_X83Y120        LUT3 (Prop_lut3_I1_O)        0.045    -0.212 r  XDOM_0/CRSM_0/FMC_D11_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     0.124    FMC_D11_IOBUF_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       1.149     1.273 r  FMC_D11_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.273    FMC_D11
    K5                                                                r  FMC_D11 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D1
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.418ns (58.159%)  route 1.020ns (41.841%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    E1                                                0.000    -1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000    -1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.241    -0.759 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          0.615    -0.144    XDOM_0/CRSM_0/fpga_cal_trig_single_reg[3]
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.099 r  XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     0.306    FMC_D1_IOBUF_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       1.132     1.438 r  FMC_D1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.438    FMC_D1
    L7                                                                r  FMC_D1 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D0
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.416ns (52.975%)  route 1.257ns (47.025%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    E1                                                0.000    -1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000    -1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.241    -0.759 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          0.781     0.022    XDOM_0/CRSM_0/fpga_cal_trig_single_reg[3]
    SLICE_X79Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.067 r  XDOM_0/CRSM_0/FMC_D0_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.476     0.543    FMC_D0_IOBUF_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       1.130     1.674 r  FMC_D0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.674    FMC_D0
    M7                                                                r  FMC_D0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D3
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.993ns (36.946%)  route 1.695ns (63.054%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=103, routed)         1.695     0.884    FMC_D3_IOBUF_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.804     1.688 r  FMC_D3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.688    FMC_D3
    M6                                                                r  FMC_D3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D10
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 1.518ns (56.157%)  route 1.185ns (43.843%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    E1                                                0.000    -1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000    -1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.241    -0.759 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          0.502    -0.257    XDOM_0/CRSM_0/fpga_cal_trig_single_reg[3]
    SLICE_X83Y120        LUT3 (Prop_lut3_I1_O)        0.048    -0.209 r  XDOM_0/CRSM_0/FMC_D10_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.683     0.474    FMC_D10_IOBUF_inst/I
    G4                   OBUFT (Prop_obuft_I_O)       1.229     1.703 r  FMC_D10_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.703    FMC_D10
    G4                                                                r  FMC_D10 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D9
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 1.490ns (54.998%)  route 1.219ns (45.002%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    E1                                                0.000    -1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000    -1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.241    -0.759 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          0.841     0.082    XDOM_0/CRSM_0/fpga_cal_trig_single_reg[3]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.044     0.126 r  XDOM_0/CRSM_0/FMC_D9_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.378     0.504    FMC_D9_IOBUF_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       1.205     1.708 r  FMC_D9_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.708    FMC_D9
    M4                                                                r  FMC_D9 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D12
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 1.004ns (36.899%)  route 1.717ns (63.101%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=103, routed)         1.717     0.907    FMC_D12_IOBUF_inst/T
    J5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.815     1.721 r  FMC_D12_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.721    FMC_D12
    J5                                                                r  FMC_D12 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D14
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 1.009ns (36.993%)  route 1.719ns (63.007%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=103, routed)         1.719     0.908    FMC_D14_IOBUF_inst/T
    G6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.820     1.728 r  FMC_D14_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.728    FMC_D14
    G6                                                                r  FMC_D14 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D15
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.988ns (36.166%)  route 1.744ns (63.834%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=103, routed)         1.744     0.933    FMC_D15_IOBUF_inst/T
    N7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.799     1.732 r  FMC_D15_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.732    FMC_D15
    N7                                                                r  FMC_D15 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D7
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 1.013ns (37.040%)  route 1.722ns (62.960%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=103, routed)         1.722     0.912    FMC_D7_IOBUF_inst/T
    J3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.736 r  FMC_D7_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.736    FMC_D7
    J3                                                                r  FMC_D7 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.711    






---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_CLOCK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 2.107ns (26.460%)  route 5.856ns (73.540%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 6.882 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.417    -1.042    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.433    -0.609 r  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=1, routed)           0.525    -0.084    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X72Y110        LUT6 (Prop_lut6_I2_O)        0.105     0.021 r  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=107, routed)         0.927     0.948    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X72Y114        LUT4 (Prop_lut4_I0_O)        0.105     1.053 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_103/O
                         net (fo=2, routed)           0.518     1.571    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_103_n_0
    SLICE_X73Y114        LUT5 (Prop_lut5_I4_O)        0.105     1.676 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_101/O
                         net (fo=1, routed)           0.000     1.676    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_101_n_0
    SLICE_X73Y114        MUXF7 (Prop_muxf7_I1_O)      0.182     1.858 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64/O
                         net (fo=1, routed)           0.348     2.206    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I0_O)        0.252     2.458 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_33/O
                         net (fo=168, routed)         1.506     3.965    ICM_TIME_TRANSFER/i_y_rd_data_1[1]_i_7
    SLICE_X72Y124        MUXF7 (Prop_muxf7_S_O)       0.241     4.206 r  ICM_TIME_TRANSFER/i_y_rd_data_1_reg[1]_i_18/O
                         net (fo=1, routed)           1.350     5.556    XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_2_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I1_O)        0.241     5.797 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_7/O
                         net (fo=2, routed)           0.000     5.797    XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_7_n_0
    SLICE_X80Y118        MUXF7 (Prop_muxf7_I0_O)      0.201     5.998 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]_i_4/O
                         net (fo=1, routed)           0.415     6.413    XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]_i_4_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.242     6.655 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_1/O
                         net (fo=2, routed)           0.266     6.921    XDOM_0/CRSM_0/y_rd_data[1]
    SLICE_X80Y111        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.318     6.882    XDOM_0/CRSM_0/clk_out1
    SLICE_X80Y111        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]/C
                         clock pessimism              0.376     7.257    
                         clock uncertainty           -0.113     7.145    
    SLICE_X80Y111        FDRE (Setup_fdre_C_D)       -0.027     7.118    XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 2.091ns (27.400%)  route 5.540ns (72.600%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 6.882 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.417    -1.042    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.433    -0.609 r  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=1, routed)           0.525    -0.084    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X72Y110        LUT6 (Prop_lut6_I2_O)        0.105     0.021 r  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=107, routed)         0.927     0.948    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X72Y114        LUT4 (Prop_lut4_I0_O)        0.105     1.053 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_103/O
                         net (fo=2, routed)           0.518     1.571    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_103_n_0
    SLICE_X73Y114        LUT5 (Prop_lut5_I4_O)        0.105     1.676 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_101/O
                         net (fo=1, routed)           0.000     1.676    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_101_n_0
    SLICE_X73Y114        MUXF7 (Prop_muxf7_I1_O)      0.182     1.858 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64/O
                         net (fo=1, routed)           0.348     2.206    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I0_O)        0.252     2.458 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_33/O
                         net (fo=168, routed)         1.156     3.614    XDOM_0/CRSM_0/i_fmc_a_1_reg[2]_0
    SLICE_X68Y117        MUXF7 (Prop_muxf7_S_O)       0.227     3.841 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_19/O
                         net (fo=1, routed)           1.167     5.008    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_19_n_0
    SLICE_X79Y116        LUT6 (Prop_lut6_I3_O)        0.252     5.260 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7/O
                         net (fo=2, routed)           0.000     5.260    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7_n_0
    SLICE_X79Y116        MUXF7 (Prop_muxf7_I0_O)      0.178     5.438 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4/O
                         net (fo=1, routed)           0.603     6.040    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4_n_0
    SLICE_X78Y112        LUT6 (Prop_lut6_I4_O)        0.252     6.292 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_1/O
                         net (fo=2, routed)           0.297     6.589    XDOM_0/CRSM_0/y_rd_data[0]
    SLICE_X78Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.318     6.882    XDOM_0/CRSM_0/clk_out1
    SLICE_X78Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/C
                         clock pessimism              0.376     7.257    
                         clock uncertainty           -0.113     7.145    
    SLICE_X78Y112        FDRE (Setup_fdre_C_D)       -0.059     7.086    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 1.378ns (18.326%)  route 6.142ns (81.674%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 6.872 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.417    -1.042    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.433    -0.609 f  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=1, routed)           0.525    -0.084    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X72Y110        LUT6 (Prop_lut6_I2_O)        0.105     0.021 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=107, routed)         0.955     0.976    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X71Y114        LUT5 (Prop_lut5_I1_O)        0.105     1.081 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     1.627    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     1.732 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.435     2.167    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.272 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_23/O
                         net (fo=139, routed)         1.165     3.437    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.105     3.542 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_31/O
                         net (fo=1, routed)           0.239     3.781    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_31_n_0
    SLICE_X80Y114        LUT6 (Prop_lut6_I0_O)        0.105     3.886 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_15/O
                         net (fo=1, routed)           0.719     4.606    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_15_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.711 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_6/O
                         net (fo=1, routed)           0.770     5.481    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_6_n_0
    SLICE_X70Y110        LUT6 (Prop_lut6_I3_O)        0.105     5.586 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_3/O
                         net (fo=2, routed)           0.381     5.967    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_3_n_0
    SLICE_X70Y110        LUT4 (Prop_lut4_I2_O)        0.105     6.072 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_1/O
                         net (fo=2, routed)           0.406     6.478    XDOM_0/CRSM_0/y_rd_data[5]
    SLICE_X71Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.308     6.872    XDOM_0/CRSM_0/clk_out1
    SLICE_X71Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/C
                         clock pessimism              0.393     7.264    
                         clock uncertainty           -0.113     7.152    
    SLICE_X71Y110        FDRE (Setup_fdre_C_D)       -0.047     7.105    XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.378ns (18.473%)  route 6.082ns (81.527%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.871 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.417    -1.042    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.433    -0.609 f  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=1, routed)           0.525    -0.084    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X72Y110        LUT6 (Prop_lut6_I2_O)        0.105     0.021 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=107, routed)         0.955     0.976    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X71Y114        LUT5 (Prop_lut5_I1_O)        0.105     1.081 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     1.627    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     1.732 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.435     2.167    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.272 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_23/O
                         net (fo=139, routed)         0.958     3.230    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]
    SLICE_X74Y124        LUT5 (Prop_lut5_I4_O)        0.105     3.335 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_35/O
                         net (fo=1, routed)           0.522     3.857    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_35_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I5_O)        0.105     3.962 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_21/O
                         net (fo=1, routed)           0.628     4.590    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_21_n_0
    SLICE_X69Y116        LUT6 (Prop_lut6_I5_O)        0.105     4.695 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_7/O
                         net (fo=1, routed)           0.627     5.322    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_7_n_0
    SLICE_X71Y111        LUT6 (Prop_lut6_I5_O)        0.105     5.427 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_3/O
                         net (fo=2, routed)           0.356     5.783    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_3_n_0
    SLICE_X71Y111        LUT4 (Prop_lut4_I2_O)        0.105     5.888 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_1/O
                         net (fo=2, routed)           0.530     6.418    XDOM_0/CRSM_0/y_rd_data[6]
    SLICE_X70Y111        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.307     6.871    XDOM_0/CRSM_0/clk_out1
    SLICE_X70Y111        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]/C
                         clock pessimism              0.393     7.263    
                         clock uncertainty           -0.113     7.151    
    SLICE_X70Y111        FDRE (Setup_fdre_C_D)       -0.012     7.139    XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.139    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.273ns (17.330%)  route 6.073ns (82.670%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 6.875 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.421    -1.038    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y109        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.433    -0.605 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=9, routed)           0.560    -0.045    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y109        LUT6 (Prop_lut6_I2_O)        0.105     0.060 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=89, routed)          1.116     1.176    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.105     1.281 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117/O
                         net (fo=1, routed)           0.552     1.833    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117_n_0
    SLICE_X70Y114        LUT5 (Prop_lut5_I3_O)        0.105     1.938 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93/O
                         net (fo=4, routed)           0.252     2.190    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.105     2.295 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_29/O
                         net (fo=145, routed)         1.039     3.334    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_2
    SLICE_X65Y109        LUT4 (Prop_lut4_I2_O)        0.105     3.439 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_13/O
                         net (fo=1, routed)           0.657     4.096    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_13_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I3_O)        0.105     4.201 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_5/O
                         net (fo=1, routed)           1.107     5.309    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_5_n_0
    SLICE_X76Y113        LUT6 (Prop_lut6_I0_O)        0.105     5.414 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_3/O
                         net (fo=1, routed)           0.337     5.751    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_3_n_0
    SLICE_X76Y113        LUT6 (Prop_lut6_I2_O)        0.105     5.856 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_1/O
                         net (fo=3, routed)           0.452     6.308    XDOM_0/CRSM_0/y_rd_data[8]
    SLICE_X76Y113        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.311     6.875    XDOM_0/CRSM_0/clk_out1
    SLICE_X76Y113        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]/C
                         clock pessimism              0.376     7.250    
                         clock uncertainty           -0.113     7.138    
    SLICE_X76Y113        FDRE (Setup_fdre_C_D)       -0.004     7.134    XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.723ns (23.692%)  route 5.549ns (76.308%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 6.872 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.417    -1.042    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.433    -0.609 f  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=1, routed)           0.525    -0.084    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X72Y110        LUT6 (Prop_lut6_I2_O)        0.105     0.021 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=107, routed)         0.955     0.976    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X71Y114        LUT5 (Prop_lut5_I1_O)        0.105     1.081 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     1.627    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     1.732 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.435     2.167    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.272 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_23/O
                         net (fo=139, routed)         0.765     3.037    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]
    SLICE_X63Y113        LUT3 (Prop_lut3_I1_O)        0.105     3.142 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_37/O
                         net (fo=1, routed)           0.702     3.845    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_37_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.105     3.950 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_27/O
                         net (fo=1, routed)           0.000     3.950    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_27_n_0
    SLICE_X65Y115        MUXF7 (Prop_muxf7_I1_O)      0.206     4.156 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     4.156    XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_12_n_0
    SLICE_X65Y115        MUXF8 (Prop_muxf8_I0_O)      0.085     4.241 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_5/O
                         net (fo=1, routed)           0.881     5.122    XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_5_n_0
    SLICE_X72Y112        LUT6 (Prop_lut6_I1_O)        0.264     5.386 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_3/O
                         net (fo=2, routed)           0.332     5.718    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_3_n_0
    SLICE_X73Y110        LUT4 (Prop_lut4_I2_O)        0.105     5.823 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_1/O
                         net (fo=2, routed)           0.408     6.231    XDOM_0/CRSM_0/y_rd_data[7]
    SLICE_X73Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.308     6.872    XDOM_0/CRSM_0/clk_out1
    SLICE_X73Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]/C
                         clock pessimism              0.396     7.267    
                         clock uncertainty           -0.113     7.155    
    SLICE_X73Y110        FDRE (Setup_fdre_C_D)       -0.059     7.096    XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.574ns (21.670%)  route 5.690ns (78.330%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 6.879 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.421    -1.038    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y109        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.433    -0.605 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=9, routed)           0.560    -0.045    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y109        LUT6 (Prop_lut6_I2_O)        0.105     0.060 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=89, routed)          1.116     1.176    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.105     1.281 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117/O
                         net (fo=1, routed)           0.552     1.833    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117_n_0
    SLICE_X70Y114        LUT5 (Prop_lut5_I3_O)        0.105     1.938 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93/O
                         net (fo=4, routed)           0.252     2.190    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.105     2.295 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_29/O
                         net (fo=145, routed)         1.182     3.477    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_2
    SLICE_X78Y118        LUT4 (Prop_lut4_I2_O)        0.105     3.582 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_39/O
                         net (fo=1, routed)           0.873     4.455    XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_39_n_0
    SLICE_X76Y118        LUT5 (Prop_lut5_I0_O)        0.105     4.560 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_28/O
                         net (fo=1, routed)           0.000     4.560    XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_28_n_0
    SLICE_X76Y118        MUXF7 (Prop_muxf7_I1_O)      0.178     4.738 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_10/O
                         net (fo=1, routed)           0.000     4.738    XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_10_n_0
    SLICE_X76Y118        MUXF8 (Prop_muxf8_I1_O)      0.074     4.812 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_4/O
                         net (fo=1, routed)           0.635     5.447    XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]_i_4_n_0
    SLICE_X81Y117        LUT6 (Prop_lut6_I4_O)        0.259     5.706 r  XDOM_0/CRSM_0/i_y_rd_data_1[9]_i_1/O
                         net (fo=3, routed)           0.520     6.226    XDOM_0/CRSM_0/y_rd_data[9]
    SLICE_X81Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.315     6.879    XDOM_0/CRSM_0/clk_out1
    SLICE_X81Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]/C
                         clock pessimism              0.376     7.254    
                         clock uncertainty           -0.113     7.142    
    SLICE_X81Y115        FDRE (Setup_fdre_C_D)       -0.032     7.110    XDOM_0/CRSM_0/i_y_rd_data_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.273ns (17.490%)  route 6.005ns (82.510%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 6.867 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.417    -1.042    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.433    -0.609 f  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=1, routed)           0.525    -0.084    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X72Y110        LUT6 (Prop_lut6_I2_O)        0.105     0.021 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=107, routed)         0.955     0.976    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X71Y114        LUT5 (Prop_lut5_I1_O)        0.105     1.081 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     1.627    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     1.732 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.613     2.345    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.450 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_29/O
                         net (fo=132, routed)         1.197     3.647    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_3
    SLICE_X79Y125        LUT2 (Prop_lut2_I0_O)        0.105     3.752 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_17/O
                         net (fo=1, routed)           0.546     4.299    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_17_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I5_O)        0.105     4.404 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_6/O
                         net (fo=1, routed)           0.960     5.364    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_6_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I1_O)        0.105     5.469 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_3/O
                         net (fo=1, routed)           0.121     5.590    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_3_n_0
    SLICE_X72Y119        LUT6 (Prop_lut6_I2_O)        0.105     5.695 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_1/O
                         net (fo=3, routed)           0.541     6.236    XDOM_0/CRSM_0/y_rd_data[13]
    SLICE_X72Y117        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.303     6.867    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y117        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/C
                         clock pessimism              0.393     7.259    
                         clock uncertainty           -0.113     7.147    
    SLICE_X72Y117        FDRE (Setup_fdre_C_D)       -0.015     7.132    XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 1.273ns (17.285%)  route 6.092ns (82.715%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 6.868 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.417    -1.042    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.433    -0.609 r  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=1, routed)           0.525    -0.084    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X72Y110        LUT6 (Prop_lut6_I2_O)        0.105     0.021 r  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=107, routed)         0.955     0.976    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X71Y114        LUT5 (Prop_lut5_I1_O)        0.105     1.081 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116/O
                         net (fo=1, routed)           0.546     1.627    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_116_n_0
    SLICE_X71Y114        LUT4 (Prop_lut4_I3_O)        0.105     1.732 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92/O
                         net (fo=4, routed)           0.613     2.345    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_92_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.450 f  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_29/O
                         net (fo=132, routed)         1.195     3.645    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_3
    SLICE_X79Y123        LUT2 (Prop_lut2_I1_O)        0.105     3.750 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_15/O
                         net (fo=1, routed)           0.687     4.437    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_15_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.542 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_6/O
                         net (fo=1, routed)           1.231     5.773    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_6_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I1_O)        0.105     5.878 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_3/O
                         net (fo=1, routed)           0.339     6.218    XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_3_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I2_O)        0.105     6.323 r  XDOM_0/CRSM_0/i_y_rd_data_1[14]_i_1/O
                         net (fo=3, routed)           0.000     6.323    XDOM_0/CRSM_0/y_rd_data[14]
    SLICE_X72Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.304     6.868    XDOM_0/CRSM_0/clk_out1
    SLICE_X72Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[14]/C
                         clock pessimism              0.393     7.260    
                         clock uncertainty           -0.113     7.148    
    SLICE_X72Y115        FDRE (Setup_fdre_C_D)        0.074     7.222    XDOM_0/CRSM_0/i_y_rd_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.458ns (20.393%)  route 5.691ns (79.607%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 6.872 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.421    -1.038    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y109        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.433    -0.605 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=9, routed)           0.560    -0.045    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y109        LUT6 (Prop_lut6_I2_O)        0.105     0.060 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=89, routed)          1.116     1.176    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.105     1.281 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117/O
                         net (fo=1, routed)           0.552     1.833    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_117_n_0
    SLICE_X70Y114        LUT5 (Prop_lut5_I3_O)        0.105     1.938 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93/O
                         net (fo=4, routed)           0.505     2.443    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_93_n_0
    SLICE_X69Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.548 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_59/O
                         net (fo=26, routed)          0.980     3.528    XDOM_0/CRSM_0/i_fmc_a_1_reg[7]_5
    SLICE_X77Y121        LUT2 (Prop_lut2_I0_O)        0.127     3.655 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_38/O
                         net (fo=1, routed)           0.204     3.859    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_38_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I5_O)        0.268     4.127 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_14/O
                         net (fo=1, routed)           0.977     5.104    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_14_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I1_O)        0.105     5.209 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_4/O
                         net (fo=1, routed)           0.361     5.570    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_4_n_0
    SLICE_X72Y117        LUT6 (Prop_lut6_I2_O)        0.105     5.675 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_1/O
                         net (fo=3, routed)           0.437     6.112    XDOM_0/CRSM_0/y_rd_data[15]
    SLICE_X73Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.308     6.872    XDOM_0/CRSM_0/clk_out1
    SLICE_X73Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]/C
                         clock pessimism              0.376     7.247    
                         clock uncertainty           -0.113     7.135    
    SLICE_X73Y110        FDRE (Setup_fdre_C_D)       -0.047     7.088    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.184ns (40.674%)  route 0.268ns (59.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.596    -0.438    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/clk_out1
    SLICE_X83Y100        FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=16, routed)          0.268    -0.029    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/fsm[0]
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.043     0.014 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.014    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt[5]
    SLICE_X85Y99         FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.874    -0.826    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/clk_out1
    SLICE_X85Y99         FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[5]/C
                         clock pessimism              0.666    -0.160    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.107    -0.053    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.226ns (50.623%)  route 0.220ns (49.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.589    -0.445    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_out1
    SLICE_X75Y100        FDSE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDSE (Prop_fdse_C_Q)         0.128    -0.317 r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/Q
                         net (fo=3, routed)           0.220    -0.097    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg_n_0_[7]
    SLICE_X77Y99         LUT5 (Prop_lut5_I0_O)        0.098     0.001 r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/uart_rsp_data[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.001    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0_n_8
    SLICE_X77Y99         FDRE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.868    -0.832    XDOM_0/UART_ICM_0/UART_PROC_HS_0/clk_out1
    SLICE_X77Y99         FDRE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_data_reg[7]/C
                         clock pessimism              0.666    -0.166    
    SLICE_X77Y99         FDRE (Hold_fdre_C_D)         0.092    -0.074    XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.226ns (47.532%)  route 0.249ns (52.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.589    -0.445    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_out1
    SLICE_X75Y100        FDSE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDSE (Prop_fdse_C_Q)         0.128    -0.317 r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/Q
                         net (fo=5, routed)           0.249    -0.068    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg_n_0_[11]
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.098     0.030 r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.030    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_c[4]
    SLICE_X76Y99         FDSE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.868    -0.832    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_out1
    SLICE_X76Y99         FDSE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism              0.666    -0.166    
    SLICE_X76Y99         FDSE (Hold_fdse_C_D)         0.121    -0.045    XDOM_0/UART_ICM_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.301%)  route 0.177ns (55.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.586    -0.448    XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X69Y87         FDRE                                         r  XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.177    -0.130    XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]
    RAMB36_X1Y17         RAMB36E1                                     r  XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.897    -0.802    XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    -0.393    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.210    XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.935%)  route 0.268ns (59.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.596    -0.438    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/clk_out1
    SLICE_X83Y100        FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=16, routed)          0.268    -0.029    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/fsm[0]
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.016 r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.016    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt[3]
    SLICE_X85Y99         FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.874    -0.826    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/clk_out1
    SLICE_X85Y99         FDRE                                         r  XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[3]/C
                         clock pessimism              0.666    -0.160    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.092    -0.068    XDOM_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/launch_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ADC3424_SPI/IILC_SCLK_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC3424_SPI/IILC_SCLK_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.906%)  route 0.119ns (25.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.567    -0.467    ADC3424_SPI/IILC_SCLK_0/clk_out1
    SLICE_X41Y99         FDRE                                         r  ADC3424_SPI/IILC_SCLK_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  ADC3424_SPI/IILC_SCLK_0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.118    -0.208    ADC3424_SPI/IILC_SCLK_0/cnt_reg[3]
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.048 r  ADC3424_SPI/IILC_SCLK_0/cnt_reg[0]_i_2__9/CO[3]
                         net (fo=1, routed)           0.001    -0.047    ADC3424_SPI/IILC_SCLK_0/cnt_reg[0]_i_2__9_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.007 r  ADC3424_SPI/IILC_SCLK_0/cnt_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     0.007    ADC3424_SPI/IILC_SCLK_0/cnt_reg[4]_i_1__9_n_7
    SLICE_X41Y100        FDRE                                         r  ADC3424_SPI/IILC_SCLK_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.832    -0.868    ADC3424_SPI/IILC_SCLK_0/clk_out1
    SLICE_X41Y100        FDRE                                         r  ADC3424_SPI/IILC_SCLK_0/cnt_reg[4]/C
                         clock pessimism              0.666    -0.202    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105    -0.097    ADC3424_SPI/IILC_SCLK_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ADC3424_SPI/IILC_MISO_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC3424_SPI/IILC_MISO_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.906%)  route 0.119ns (25.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.569    -0.465    ADC3424_SPI/IILC_MISO_0/clk_out1
    SLICE_X37Y99         FDRE                                         r  ADC3424_SPI/IILC_MISO_0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  ADC3424_SPI/IILC_MISO_0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118    -0.206    ADC3424_SPI/IILC_MISO_0/cnt_reg[15]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.046 r  ADC3424_SPI/IILC_MISO_0/cnt_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    -0.045    ADC3424_SPI/IILC_MISO_0/cnt_reg[12]_i_1__8_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  ADC3424_SPI/IILC_MISO_0/cnt_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     0.009    ADC3424_SPI/IILC_MISO_0/cnt_reg[16]_i_1__7_n_7
    SLICE_X37Y100        FDRE                                         r  ADC3424_SPI/IILC_MISO_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.833    -0.866    ADC3424_SPI/IILC_MISO_0/clk_out1
    SLICE_X37Y100        FDRE                                         r  ADC3424_SPI/IILC_MISO_0/cnt_reg[16]/C
                         clock pessimism              0.666    -0.200    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    ADC3424_SPI/IILC_MISO_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ADC3424_SPI/IILC_MOSI_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ADC3424_SPI/IILC_MOSI_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.906%)  route 0.119ns (25.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.566    -0.468    ADC3424_SPI/IILC_MOSI_0/clk_out1
    SLICE_X43Y99         FDRE                                         r  ADC3424_SPI/IILC_MOSI_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  ADC3424_SPI/IILC_MOSI_0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.118    -0.209    ADC3424_SPI/IILC_MOSI_0/cnt_reg[7]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.049 r  ADC3424_SPI/IILC_MOSI_0/cnt_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.048    ADC3424_SPI/IILC_MOSI_0/cnt_reg[4]_i_1__7_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.006 r  ADC3424_SPI/IILC_MOSI_0/cnt_reg[8]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     0.006    ADC3424_SPI/IILC_MOSI_0/cnt_reg[8]_i_1__7_n_7
    SLICE_X43Y100        FDRE                                         r  ADC3424_SPI/IILC_MOSI_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.831    -0.869    ADC3424_SPI/IILC_MOSI_0/clk_out1
    SLICE_X43Y100        FDRE                                         r  ADC3424_SPI/IILC_MOSI_0/cnt_reg[8]/C
                         clock pessimism              0.666    -0.203    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105    -0.098    ADC3424_SPI/IILC_MOSI_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ICM_TIME_TRANSFER/ltc_wr_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            LTC_0/ltc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.578    -0.456    ICM_TIME_TRANSFER/clk_out1
    SLICE_X75Y128        FDRE                                         r  ICM_TIME_TRANSFER/ltc_wr_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  ICM_TIME_TRANSFER/ltc_wr_data_reg[30]/Q
                         net (fo=1, routed)           0.053    -0.262    LTC_0/ltc_wr_data[30]
    SLICE_X74Y128        LUT4 (Prop_lut4_I0_O)        0.045    -0.217 r  LTC_0/ltc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    LTC_0/ltc[31]_i_1_n_0
    SLICE_X74Y128        FDRE                                         r  LTC_0/ltc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.848    -0.852    LTC_0/clk_out1
    SLICE_X74Y128        FDRE                                         r  LTC_0/ltc_reg[31]/C
                         clock pessimism              0.409    -0.443    
    SLICE_X74Y128        FDRE (Hold_fdre_C_D)         0.121    -0.322    LTC_0/ltc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 XDOM_0/UART_ICM_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.185ns (37.612%)  route 0.307ns (62.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.586    -0.448    XDOM_0/UART_ICM_0/UART_PROC_HS_0/NEDGE_0/clk_out1
    SLICE_X73Y100        FDRE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.307 f  XDOM_0/UART_ICM_0/UART_PROC_HS_0/NEDGE_0/ff_reg/Q
                         net (fo=2, routed)           0.307    -0.000    XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_SER_0/ff
    SLICE_X73Y99         LUT5 (Prop_lut5_I1_O)        0.044     0.044 r  XDOM_0/UART_ICM_0/FT232R_HS_0/RS232_SER_0/uart_rsp_req_i_1__0/O
                         net (fo=1, routed)           0.000     0.044    XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_req_reg_0
    SLICE_X73Y99         FDRE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.863    -0.837    XDOM_0/UART_ICM_0/UART_PROC_HS_0/clk_out1
    SLICE_X73Y99         FDRE                                         r  XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_req_reg/C
                         clock pessimism              0.666    -0.171    
    SLICE_X73Y99         FDRE (Hold_fdre_C_D)         0.105    -0.066    XDOM_0/UART_ICM_0/UART_PROC_HS_0/uart_rsp_req_reg
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y21     XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y17     XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y17     XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y23     XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y22     XDOM_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y22     XDOM_0/RDOUT_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y18     XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y18     XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y17     XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y17     XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y115    AD5668_SPI/IILC_SCLK_0/fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X39Y117    AD5668_SPI/max_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X39Y117    AD5668_SPI/max_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X39Y118    AD5668_SPI/max_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X39Y118    AD5668_SPI/max_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X40Y118    AD5668_SPI/max_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X39Y118    AD5668_SPI/max_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y115    AD5668_SPI/valid_max_cnt_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X52Y128    ADS8332_SPI/SERIAL_CK_0/i_cnt_1_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X52Y128    ADS8332_SPI/SERIAL_CK_0/i_cnt_1_2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y110    ADC3424_SPI/IILC_SCLK_0/i_dy_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y110    ADC3424_SPI/IILC_SCLK_0/i_dy_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y110    ADC3424_SPI/IILC_SCLK_0/i_dy_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X38Y110    ADC3424_SPI/IILC_SCLK_0/i_dy_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X65Y104    I2CM_0/rx_fifo_rd_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X67Y100    I2CM_0/rx_fifo_wr_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X66Y100    I2CM_0/rx_wr_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X65Y102    I2CM_0/tx_fifo_rd_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X65Y102    I2CM_0/tx_rd_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X65Y102    I2CM_0/tx_rd_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fmc_clk
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_cen_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.386ns  (logic 0.890ns (26.292%)  route 2.496ns (73.708%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.496     4.386    FMC_CEn_IBUF
    SLICE_X73Y110        FDRE                                         r  i_fmc_cen_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X73Y110        FDRE (Setup_fdre_C_D)       -0.039     8.294    i_fmc_cen_1_reg
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SYNC_FMC_OEN_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.242ns  (logic 0.892ns (27.523%)  route 2.350ns (72.477%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    N6                                                0.000     1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.892     1.892 r  FMC_OEn_IBUF_inst/O
                         net (fo=103, routed)         2.350     4.242    SYNC_FMC_OEN_0/FMC_D0_TRI
    SLICE_X84Y120        FDRE                                         r  SYNC_FMC_OEN_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X84Y120        FDRE (Setup_fdre_C_D)       -0.037     8.296    SYNC_FMC_OEN_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 FMC_A7
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.804ns  (logic 0.930ns (33.150%)  route 1.874ns (66.850%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    H1                                                0.000     1.000 r  FMC_A7 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A7
    H1                   IBUF (Prop_ibuf_I_O)         0.930     1.930 r  FMC_A7_IBUF_inst/O
                         net (fo=2, routed)           1.874     3.804    FMC_A7_IBUF
    SLICE_X70Y109        FDRE                                         r  i_fmc_a_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X70Y109        FDRE (Setup_fdre_C_D)       -0.027     8.306    i_fmc_a_1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.757ns  (logic 0.945ns (34.261%)  route 1.813ns (65.739%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    E1                                                0.000     1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.945     1.945 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          1.813     3.757    FMC_A11_IBUF
    SLICE_X75Y107        FDRE                                         r  i_fmc_a_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X75Y107        FDRE (Setup_fdre_C_D)       -0.047     8.286    i_fmc_a_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            po_dout_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        10.945ns  (logic 2.560ns (23.392%)  route 8.385ns (76.608%))
  Logic Levels:           10  (IBUF=1 LUT6=6 MUXF7=3)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=32, routed)          2.869     4.759    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X71Y112        LUT6 (Prop_lut6_I4_O)        0.105     4.864 f  XDOM_0/CRSM_0/PG_DPRAM_i_9/O
                         net (fo=103, routed)         1.165     6.029    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][3]
    SLICE_X73Y115        LUT6 (Prop_lut6_I0_O)        0.105     6.134 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_102/O
                         net (fo=2, routed)           0.324     6.458    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_102_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I4_O)        0.105     6.563 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_100/O
                         net (fo=1, routed)           0.000     6.563    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_100_n_0
    SLICE_X73Y114        MUXF7 (Prop_muxf7_I0_O)      0.178     6.741 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64/O
                         net (fo=1, routed)           0.348     7.090    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_64_n_0
    SLICE_X73Y114        LUT6 (Prop_lut6_I0_O)        0.252     7.342 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_33/O
                         net (fo=168, routed)         1.506     8.848    ICM_TIME_TRANSFER/i_y_rd_data_1[1]_i_7
    SLICE_X72Y124        MUXF7 (Prop_muxf7_S_O)       0.241     9.089 r  ICM_TIME_TRANSFER/i_y_rd_data_1_reg[1]_i_18/O
                         net (fo=1, routed)           1.350    10.439    XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_2_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I1_O)        0.241    10.680 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_7/O
                         net (fo=2, routed)           0.000    10.680    XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_7_n_0
    SLICE_X80Y118        MUXF7 (Prop_muxf7_I0_O)      0.201    10.881 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]_i_4/O
                         net (fo=1, routed)           0.415    11.296    XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]_i_4_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.242    11.538 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_1/O
                         net (fo=2, routed)           0.407    11.945    po_dout[1]
    SLICE_X79Y111        FDRE                                         r  po_dout_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X79Y111        FDRE (Setup_fdre_C_D)       -0.059    16.608    po_dout_1_reg[1]
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 FMC_A10
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.566ns  (logic 0.932ns (36.304%)  route 1.634ns (63.696%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    G1                                                0.000     1.000 r  FMC_A10 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A10
    G1                   IBUF (Prop_ibuf_I_O)         0.932     1.932 r  FMC_A10_IBUF_inst/O
                         net (fo=7, routed)           1.634     3.566    FMC_A10_IBUF
    SLICE_X74Y108        FDRE                                         r  i_fmc_a_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X74Y108        FDRE (Setup_fdre_C_D)       -0.027     8.306    i_fmc_a_1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 FMC_WEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SYNC_FMC_WEN_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.435ns  (logic 0.919ns (37.740%)  route 1.516ns (62.260%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    G5                                                0.000     1.000 r  FMC_WEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_WEn
    G5                   IBUF (Prop_ibuf_I_O)         0.919     1.919 r  FMC_WEn_IBUF_inst/O
                         net (fo=1, routed)           1.516     3.435    SYNC_FMC_WEN_0/D[0]
    SLICE_X85Y122        FDRE                                         r  SYNC_FMC_WEN_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X85Y122        FDRE (Setup_fdre_C_D)       -0.075     8.258    SYNC_FMC_WEN_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 FMC_A1
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.489ns  (logic 0.917ns (36.820%)  route 1.573ns (63.180%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    M2                                                0.000     1.000 r  FMC_A1 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A1
    M2                   IBUF (Prop_ibuf_I_O)         0.917     1.917 r  FMC_A1_IBUF_inst/O
                         net (fo=10, routed)          1.573     3.489    FMC_A1_IBUF
    SLICE_X74Y108        FDRE                                         r  i_fmc_a_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X74Y108        FDRE (Setup_fdre_C_D)       -0.012     8.321    i_fmc_a_1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 FMC_A2
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.461ns  (logic 0.940ns (38.207%)  route 1.521ns (61.793%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    K1                                                0.000     1.000 r  FMC_A2 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A2
    K1                   IBUF (Prop_ibuf_I_O)         0.940     1.940 r  FMC_A2_IBUF_inst/O
                         net (fo=6, routed)           1.521     3.461    FMC_A2_IBUF
    SLICE_X74Y111        FDRE                                         r  i_fmc_a_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X74Y111        FDRE (Setup_fdre_C_D)       -0.015     8.318    i_fmc_a_1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 FMC_A5
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.375ns  (logic 0.927ns (39.040%)  route 1.448ns (60.960%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    N1                                                0.000     1.000 r  FMC_A5 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A5
    N1                   IBUF (Prop_ibuf_I_O)         0.927     1.927 r  FMC_A5_IBUF_inst/O
                         net (fo=15, routed)          1.448     3.375    FMC_A5_IBUF
    SLICE_X76Y109        FDRE                                         r  i_fmc_a_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X76Y109        FDRE (Setup_fdre_C_D)       -0.015     8.318    i_fmc_a_1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  4.943    





---------------------------------------------------------------------------------------------------
From Clock:  icm_clk
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 FPGA_SYNC_N
                            (input port clocked by icm_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - icm_clk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.889ns (55.748%)  route 0.706ns (44.252%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.590ns
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 6.875 - 8.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icm_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.590     0.590    
    H2                                                0.000     0.590 f  FPGA_SYNC_N (IN)
                         net (fo=0)                   0.000     0.590    FPGA_SYNC_N
    H3                   IBUFDS (Prop_ibufds_IB_O)    0.889     1.479 r  IBUF_FPGA_SYNC/O
                         net (fo=1, routed)           0.706     2.185    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]_0[0]
    SLICE_X84Y128        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        1.311     6.875    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/clk_out1
    SLICE_X84Y128        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/C
                         clock pessimism              0.000     6.875    
                         clock uncertainty           -0.411     6.464    
    SLICE_X84Y128        FDRE (Setup_fdre_C_D)       -0.034     6.430    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.430    
                         arrival time                          -2.185    
  -------------------------------------------------------------------
                         slack                                  4.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 FPGA_SYNC_P
                            (input port clocked by icm_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - icm_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.374ns (52.826%)  route 0.334ns (47.174%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.390ns
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icm_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.390     0.390    
    H3                                                0.000     0.390 r  FPGA_SYNC_P (IN)
                         net (fo=0)                   0.000     0.390    FPGA_SYNC_P
    H3                   IBUFDS (Prop_ibufds_I_O)     0.374     0.764 r  IBUF_FPGA_SYNC/O
                         net (fo=1, routed)           0.334     1.098    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]_0[0]
    SLICE_X84Y128        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=1, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=3963, routed)        0.855    -0.845    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/clk_out1
    SLICE_X84Y128        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/C
                         clock pessimism              0.000    -0.845    
                         clock uncertainty            0.411    -0.434    
    SLICE_X84Y128        FDRE (Hold_fdre_C_D)         0.074    -0.360    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  1.458    





