// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pwm_HH_
#define _pwm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pwm_mul_32ns_33s_bkb.h"
#include "pwm_add_66s_66ns_cud.h"
#include "pwm_ctrl_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct pwm : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<6> > out_V;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pwm(sc_module_name name);
    SC_HAS_PROCESS(pwm);

    ~pwm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pwm_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* pwm_ctrl_s_axi_U;
    pwm_mul_32ns_33s_bkb<1,7,32,33,65>* pwm_mul_32ns_33s_bkb_U1;
    pwm_mul_32ns_33s_bkb<1,7,32,33,65>* pwm_mul_32ns_33s_bkb_U2;
    pwm_mul_32ns_33s_bkb<1,7,32,33,65>* pwm_mul_32ns_33s_bkb_U3;
    pwm_mul_32ns_33s_bkb<1,7,32,33,65>* pwm_mul_32ns_33s_bkb_U4;
    pwm_mul_32ns_33s_bkb<1,7,32,33,65>* pwm_mul_32ns_33s_bkb_U5;
    pwm_mul_32ns_33s_bkb<1,7,32,33,65>* pwm_mul_32ns_33s_bkb_U6;
    pwm_add_66s_66ns_cud<1,2,66,66,66>* pwm_add_66s_66ns_cud_U7;
    pwm_add_66s_66ns_cud<1,2,66,66,66>* pwm_add_66s_66ns_cud_U8;
    pwm_add_66s_66ns_cud<1,2,66,66,66>* pwm_add_66s_66ns_cud_U9;
    pwm_add_66s_66ns_cud<1,2,66,66,66>* pwm_add_66s_66ns_cud_U10;
    pwm_add_66s_66ns_cud<1,2,66,66,66>* pwm_add_66s_66ns_cud_U11;
    pwm_add_66s_66ns_cud<1,2,66,66,66>* pwm_add_66s_66ns_cud_U12;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage5_iter2;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > min_duty_V;
    sc_signal< sc_lv<32> > max_duty_V;
    sc_signal< sc_lv<32> > period_V;
    sc_signal< sc_lv<3> > m_V_address0;
    sc_signal< sc_logic > m_V_ce0;
    sc_signal< sc_lv<32> > m_V_q0;
    sc_signal< sc_lv<32> > accumulator_V;
    sc_signal< sc_lv<6> > out_p_V;
    sc_signal< sc_lv<32> > reg_173;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > period_V_read_reg_789;
    sc_signal< sc_lv<32> > max_duty_V_read_reg_795;
    sc_signal< sc_lv<32> > min_duty_V_read_reg_802;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter1_min_duty_V_read_reg_802;
    sc_signal< sc_lv<33> > r_V_fu_183_p2;
    sc_signal< sc_lv<33> > r_V_reg_815;
    sc_signal< sc_lv<32> > accumulator_V_load_reg_825;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter1_accumulator_V_load_reg_825;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter2_accumulator_V_load_reg_825;
    sc_signal< sc_lv<1> > tmp_6_fu_193_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_838;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_6_reg_838;
    sc_signal< sc_lv<1> > tmp_3_fu_214_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_843;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_3_reg_843;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_3_reg_843;
    sc_signal< sc_lv<1> > tmp2_fu_219_p2;
    sc_signal< sc_lv<1> > tmp2_reg_849;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp2_reg_849;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp2_reg_849;
    sc_signal< sc_lv<65> > OP1_V_fu_225_p1;
    sc_signal< sc_lv<65> > OP1_V_reg_856;
    sc_signal< sc_lv<32> > accumulator_V_load_o_fu_265_p2;
    sc_signal< sc_lv<32> > accumulator_V_load_o_reg_906;
    sc_signal< sc_lv<65> > grp_fu_232_p2;
    sc_signal< sc_lv<65> > p_Val2_s_reg_921;
    sc_signal< sc_lv<31> > tmp_35_fu_300_p1;
    sc_signal< sc_lv<31> > tmp_35_reg_926;
    sc_signal< sc_lv<66> > tmp_cast_fu_314_p1;
    sc_signal< sc_lv<66> > tmp_cast_reg_936;
    sc_signal< sc_lv<1> > tmp_5_fu_324_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_946;
    sc_signal< sc_lv<65> > grp_fu_242_p2;
    sc_signal< sc_lv<65> > p_Val2_1_reg_951;
    sc_signal< sc_lv<31> > tmp_37_fu_329_p1;
    sc_signal< sc_lv<31> > tmp_37_reg_956;
    sc_signal< sc_lv<1> > tmp_fu_333_p2;
    sc_signal< sc_lv<1> > tmp_reg_961;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_reg_961;
    sc_signal< sc_lv<1> > or_cond_fu_341_p2;
    sc_signal< sc_lv<1> > or_cond_reg_967;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_or_cond_reg_967;
    sc_signal< sc_lv<66> > grp_fu_318_p2;
    sc_signal< sc_lv<66> > r_V_1_reg_974;
    sc_signal< sc_lv<32> > tmp_9_reg_979;
    sc_signal< sc_lv<1> > tmp_5_1_fu_364_p2;
    sc_signal< sc_lv<1> > tmp_5_1_reg_991;
    sc_signal< sc_lv<65> > grp_fu_251_p2;
    sc_signal< sc_lv<65> > p_Val2_2_reg_996;
    sc_signal< sc_lv<31> > tmp_39_fu_369_p1;
    sc_signal< sc_lv<31> > tmp_39_reg_1001;
    sc_signal< sc_lv<32> > tmp_11_fu_373_p2;
    sc_signal< sc_lv<32> > tmp_11_reg_1006;
    sc_signal< sc_lv<66> > grp_fu_359_p2;
    sc_signal< sc_lv<66> > r_V_1_1_reg_1011;
    sc_signal< sc_lv<32> > tmp_14_reg_1016;
    sc_signal< sc_lv<1> > tmp_5_2_fu_396_p2;
    sc_signal< sc_lv<1> > tmp_5_2_reg_1028;
    sc_signal< sc_lv<65> > grp_fu_260_p2;
    sc_signal< sc_lv<65> > p_Val2_3_reg_1033;
    sc_signal< sc_lv<31> > tmp_41_fu_401_p1;
    sc_signal< sc_lv<31> > tmp_41_reg_1038;
    sc_signal< sc_lv<32> > tmp_15_fu_424_p2;
    sc_signal< sc_lv<32> > tmp_15_reg_1043;
    sc_signal< sc_lv<66> > grp_fu_391_p2;
    sc_signal< sc_lv<66> > r_V_1_2_reg_1048;
    sc_signal< sc_lv<32> > tmp_18_reg_1053;
    sc_signal< sc_lv<1> > tmp_5_3_fu_447_p2;
    sc_signal< sc_lv<1> > tmp_5_3_reg_1065;
    sc_signal< sc_lv<65> > grp_fu_274_p2;
    sc_signal< sc_lv<65> > p_Val2_4_reg_1070;
    sc_signal< sc_lv<31> > tmp_43_fu_452_p1;
    sc_signal< sc_lv<31> > tmp_43_reg_1075;
    sc_signal< sc_lv<1> > tmp_10_fu_456_p2;
    sc_signal< sc_lv<1> > tmp_10_reg_1080;
    sc_signal< sc_lv<32> > tmp_19_fu_480_p2;
    sc_signal< sc_lv<32> > tmp_19_reg_1085;
    sc_signal< sc_lv<66> > grp_fu_442_p2;
    sc_signal< sc_lv<66> > r_V_1_3_reg_1090;
    sc_signal< sc_lv<32> > tmp_22_reg_1095;
    sc_signal< sc_lv<1> > tmp_5_4_fu_503_p2;
    sc_signal< sc_lv<1> > tmp_5_4_reg_1107;
    sc_signal< sc_lv<65> > grp_fu_295_p2;
    sc_signal< sc_lv<65> > p_Val2_5_reg_1112;
    sc_signal< sc_lv<31> > tmp_45_fu_508_p1;
    sc_signal< sc_lv<31> > tmp_45_reg_1117;
    sc_signal< sc_lv<1> > tmp_10_1_fu_512_p2;
    sc_signal< sc_lv<1> > tmp_10_1_reg_1122;
    sc_signal< sc_lv<32> > tmp_23_fu_536_p2;
    sc_signal< sc_lv<32> > tmp_23_reg_1127;
    sc_signal< sc_lv<66> > grp_fu_498_p2;
    sc_signal< sc_lv<66> > r_V_1_4_reg_1132;
    sc_signal< sc_lv<32> > tmp_26_reg_1137;
    sc_signal< sc_lv<1> > tmp_5_5_fu_559_p2;
    sc_signal< sc_lv<1> > tmp_5_5_reg_1149;
    sc_signal< sc_lv<1> > tmp_10_2_fu_564_p2;
    sc_signal< sc_lv<1> > tmp_10_2_reg_1154;
    sc_signal< sc_lv<32> > tmp_27_fu_588_p2;
    sc_signal< sc_lv<32> > tmp_27_reg_1159;
    sc_signal< sc_lv<66> > grp_fu_554_p2;
    sc_signal< sc_lv<66> > r_V_1_5_reg_1164;
    sc_signal< sc_lv<32> > tmp_30_reg_1169;
    sc_signal< sc_lv<1> > tmp_10_3_fu_603_p2;
    sc_signal< sc_lv<1> > tmp_10_3_reg_1176;
    sc_signal< sc_lv<32> > tmp_31_fu_627_p2;
    sc_signal< sc_lv<32> > tmp_31_reg_1181;
    sc_signal< sc_lv<1> > tmp_10_4_fu_632_p2;
    sc_signal< sc_lv<1> > tmp_10_4_reg_1186;
    sc_signal< sc_lv<6> > p_out_p_V_load_fu_660_p3;
    sc_signal< sc_lv<6> > p_out_p_V_load_reg_1191;
    sc_signal< sc_lv<1> > tmp_10_5_fu_667_p2;
    sc_signal< sc_lv<1> > tmp_10_5_reg_1197;
    sc_signal< sc_lv<1> > p_out_p_V_flag_1_fu_676_p2;
    sc_signal< sc_lv<1> > p_out_p_V_flag_1_reg_1202;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<32> > tmp_7_fu_279_p3;
    sc_signal< sc_lv<6> > p_out_p_V_new_1_4_fu_768_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<33> > lhs_V_fu_177_p1;
    sc_signal< sc_lv<33> > rhs_V_fu_180_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_198_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_203_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_208_p2;
    sc_signal< sc_lv<32> > grp_fu_232_p0;
    sc_signal< sc_lv<32> > grp_fu_242_p0;
    sc_signal< sc_lv<33> > grp_fu_242_p1;
    sc_signal< sc_lv<32> > grp_fu_251_p0;
    sc_signal< sc_lv<33> > grp_fu_251_p1;
    sc_signal< sc_lv<32> > grp_fu_260_p0;
    sc_signal< sc_lv<33> > grp_fu_260_p1;
    sc_signal< sc_lv<32> > grp_fu_274_p0;
    sc_signal< sc_lv<33> > grp_fu_274_p1;
    sc_signal< sc_lv<32> > grp_fu_295_p0;
    sc_signal< sc_lv<33> > grp_fu_295_p1;
    sc_signal< sc_lv<63> > tmp_s_fu_307_p3;
    sc_signal< sc_lv<66> > grp_fu_318_p0;
    sc_signal< sc_lv<66> > grp_fu_318_p1;
    sc_signal< sc_lv<1> > tmp_4_fu_337_p2;
    sc_signal< sc_lv<66> > grp_fu_359_p0;
    sc_signal< sc_lv<66> > grp_fu_391_p0;
    sc_signal< sc_lv<1> > tmp_34_fu_405_p3;
    sc_signal< sc_lv<32> > tmp_12_fu_412_p3;
    sc_signal< sc_lv<66> > grp_fu_442_p0;
    sc_signal< sc_lv<32> > tmp_13_fu_417_p3;
    sc_signal< sc_lv<1> > tmp_36_fu_461_p3;
    sc_signal< sc_lv<32> > tmp_16_fu_468_p3;
    sc_signal< sc_lv<66> > grp_fu_498_p0;
    sc_signal< sc_lv<32> > tmp_17_fu_473_p3;
    sc_signal< sc_lv<1> > tmp_38_fu_517_p3;
    sc_signal< sc_lv<32> > tmp_20_fu_524_p3;
    sc_signal< sc_lv<66> > grp_fu_554_p0;
    sc_signal< sc_lv<32> > tmp_21_fu_529_p3;
    sc_signal< sc_lv<1> > tmp_40_fu_569_p3;
    sc_signal< sc_lv<32> > tmp_24_fu_576_p3;
    sc_signal< sc_lv<32> > tmp_25_fu_581_p3;
    sc_signal< sc_lv<1> > tmp_42_fu_608_p3;
    sc_signal< sc_lv<32> > tmp_28_fu_615_p3;
    sc_signal< sc_lv<32> > tmp_29_fu_620_p3;
    sc_signal< sc_lv<1> > tmp_44_fu_637_p3;
    sc_signal< sc_lv<32> > tmp_32_fu_644_p3;
    sc_signal< sc_lv<32> > tmp_33_fu_649_p3;
    sc_signal< sc_lv<1> > tmp1_fu_672_p2;
    sc_signal< sc_lv<2> > tmp_12_1_fu_681_p3;
    sc_signal< sc_lv<6> > tmp_12_1_cast_fu_688_p1;
    sc_signal< sc_lv<5> > tmp5_demorgan_fu_698_p5;
    sc_signal< sc_lv<6> > tmp5_demorgan_cast_fu_707_p1;
    sc_signal< sc_lv<6> > tmp_14_1_fu_692_p2;
    sc_signal< sc_lv<6> > tmp9_demorgan_fu_722_p4;
    sc_signal< sc_lv<6> > tmp8_fu_717_p2;
    sc_signal< sc_lv<6> > tmp9_fu_730_p2;
    sc_signal< sc_lv<6> > tmp7_fu_736_p2;
    sc_signal< sc_lv<6> > tmp5_fu_711_p2;
    sc_signal< sc_lv<6> > tmp_15_5_fu_742_p2;
    sc_signal< sc_lv<6> > p_out_p_V_new_1_fu_761_p3;
    sc_signal< sc_lv<6> > out_p_V_new_1_fu_748_p3;
    sc_signal< sc_lv<6> > out_p_V_loc_1_fu_755_p3;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<65> > grp_fu_232_p00;
    sc_signal< sc_lv<65> > grp_fu_242_p00;
    sc_signal< sc_lv<65> > grp_fu_251_p00;
    sc_signal< sc_lv<65> > grp_fu_260_p00;
    sc_signal< sc_lv<65> > grp_fu_274_p00;
    sc_signal< sc_lv<65> > grp_fu_295_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<6> ap_const_lv6_3F;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_fu_225_p1();
    void thread_accumulator_V_load_o_fu_265_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage5_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state14_pp0_stage1_iter2();
    void thread_ap_block_state15_pp0_stage2_iter2();
    void thread_ap_block_state16_pp0_stage3_iter2();
    void thread_ap_block_state17_pp0_stage4_iter2();
    void thread_ap_block_state18_pp0_stage5_iter2();
    void thread_ap_block_state19_pp0_stage0_iter3();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_idle_pp0_1to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_232_p0();
    void thread_grp_fu_232_p00();
    void thread_grp_fu_242_p0();
    void thread_grp_fu_242_p00();
    void thread_grp_fu_242_p1();
    void thread_grp_fu_251_p0();
    void thread_grp_fu_251_p00();
    void thread_grp_fu_251_p1();
    void thread_grp_fu_260_p0();
    void thread_grp_fu_260_p00();
    void thread_grp_fu_260_p1();
    void thread_grp_fu_274_p0();
    void thread_grp_fu_274_p00();
    void thread_grp_fu_274_p1();
    void thread_grp_fu_295_p0();
    void thread_grp_fu_295_p00();
    void thread_grp_fu_295_p1();
    void thread_grp_fu_318_p0();
    void thread_grp_fu_318_p1();
    void thread_grp_fu_359_p0();
    void thread_grp_fu_391_p0();
    void thread_grp_fu_442_p0();
    void thread_grp_fu_498_p0();
    void thread_grp_fu_554_p0();
    void thread_lhs_V_fu_177_p1();
    void thread_m_V_address0();
    void thread_m_V_ce0();
    void thread_or_cond1_fu_208_p2();
    void thread_or_cond_fu_341_p2();
    void thread_out_V();
    void thread_out_p_V_loc_1_fu_755_p3();
    void thread_out_p_V_new_1_fu_748_p3();
    void thread_p_out_p_V_flag_1_fu_676_p2();
    void thread_p_out_p_V_load_fu_660_p3();
    void thread_p_out_p_V_new_1_4_fu_768_p3();
    void thread_p_out_p_V_new_1_fu_761_p3();
    void thread_r_V_fu_183_p2();
    void thread_rhs_V_fu_180_p1();
    void thread_tmp1_fu_672_p2();
    void thread_tmp2_fu_219_p2();
    void thread_tmp5_demorgan_cast_fu_707_p1();
    void thread_tmp5_demorgan_fu_698_p5();
    void thread_tmp5_fu_711_p2();
    void thread_tmp7_fu_736_p2();
    void thread_tmp8_fu_717_p2();
    void thread_tmp9_demorgan_fu_722_p4();
    void thread_tmp9_fu_730_p2();
    void thread_tmp_10_1_fu_512_p2();
    void thread_tmp_10_2_fu_564_p2();
    void thread_tmp_10_3_fu_603_p2();
    void thread_tmp_10_4_fu_632_p2();
    void thread_tmp_10_5_fu_667_p2();
    void thread_tmp_10_fu_456_p2();
    void thread_tmp_11_fu_373_p2();
    void thread_tmp_12_1_cast_fu_688_p1();
    void thread_tmp_12_1_fu_681_p3();
    void thread_tmp_12_fu_412_p3();
    void thread_tmp_13_fu_417_p3();
    void thread_tmp_14_1_fu_692_p2();
    void thread_tmp_15_5_fu_742_p2();
    void thread_tmp_15_fu_424_p2();
    void thread_tmp_16_fu_468_p3();
    void thread_tmp_17_fu_473_p3();
    void thread_tmp_19_fu_480_p2();
    void thread_tmp_1_fu_198_p2();
    void thread_tmp_20_fu_524_p3();
    void thread_tmp_21_fu_529_p3();
    void thread_tmp_23_fu_536_p2();
    void thread_tmp_24_fu_576_p3();
    void thread_tmp_25_fu_581_p3();
    void thread_tmp_27_fu_588_p2();
    void thread_tmp_28_fu_615_p3();
    void thread_tmp_29_fu_620_p3();
    void thread_tmp_2_fu_203_p2();
    void thread_tmp_31_fu_627_p2();
    void thread_tmp_32_fu_644_p3();
    void thread_tmp_33_fu_649_p3();
    void thread_tmp_34_fu_405_p3();
    void thread_tmp_35_fu_300_p1();
    void thread_tmp_36_fu_461_p3();
    void thread_tmp_37_fu_329_p1();
    void thread_tmp_38_fu_517_p3();
    void thread_tmp_39_fu_369_p1();
    void thread_tmp_3_fu_214_p2();
    void thread_tmp_40_fu_569_p3();
    void thread_tmp_41_fu_401_p1();
    void thread_tmp_42_fu_608_p3();
    void thread_tmp_43_fu_452_p1();
    void thread_tmp_44_fu_637_p3();
    void thread_tmp_45_fu_508_p1();
    void thread_tmp_4_fu_337_p2();
    void thread_tmp_5_1_fu_364_p2();
    void thread_tmp_5_2_fu_396_p2();
    void thread_tmp_5_3_fu_447_p2();
    void thread_tmp_5_4_fu_503_p2();
    void thread_tmp_5_5_fu_559_p2();
    void thread_tmp_5_fu_324_p2();
    void thread_tmp_6_fu_193_p2();
    void thread_tmp_7_fu_279_p3();
    void thread_tmp_cast_fu_314_p1();
    void thread_tmp_fu_333_p2();
    void thread_tmp_s_fu_307_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
