// Seed: 160060398
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3
);
  always id_5 = id_2;
  assign id_5 = id_2;
  wor id_6 = 1 + id_0, id_7, id_8 = id_0;
  always
    case (~id_5 + id_5)
      0: id_7 = id_6;
    endcase
  always if (id_2 && id_8 / 1 & 1) $display;
  wire id_9, id_10, id_11;
  assign (weak1, weak0) id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11
  );
endmodule
