#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 18 14:28:01 2022
# Process ID: 16240
# Current directory: D:/Privat/EDS/Projects/Labor/Labor3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8812 D:\Privat\EDS\Projects\Labor\Labor3\Labor3.xpr
# Log file: D:/Privat/EDS/Projects/Labor/Labor3/vivado.log
# Journal file: D:/Privat/EDS/Projects/Labor/Labor3\vivado.jou
# Running On: md3hhm5c, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 51341 MB
#-----------------------------------------------------------
start_gui
open_project D:/Privat/EDS/Projects/Labor/Labor3/Labor3.xpr
INFO: [Project 1-313] Project file moved from 'D:/Privat/EDS/Projects/Labor3' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.gen/sources_1', nor could it be found using path 'D:/Privat/EDS/Projects/Labor3/Labor3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.004 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Testaufbau
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.441 ; gain = 345.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testaufbau' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:38]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'PRNG' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
INFO: [Synth 8-638] synthesizing module 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
WARNING: [Synth 8-2897] clock signal used as data [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'coefficientmodules' (1#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
WARNING: [Synth 8-3848] Net X_out in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:36]
WARNING: [Synth 8-3848] Net reset_s in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Zufallsgenerator_galois' (2#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Testaufbau' (3#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:38]
WARNING: [Synth 8-7129] Port clk in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[3] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[2] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[1] in module Zufallsgenerator_galois is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1819.914 ; gain = 397.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1819.914 ; gain = 397.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1819.914 ; gain = 397.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1819.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1977.879 ; gain = 555.234
12 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1977.879 ; gain = 721.875
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2042.645 ; gain = 40.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testaufbau' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:9]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'PRNG' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
INFO: [Synth 8-638] synthesizing module 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
WARNING: [Synth 8-2897] clock signal used as data [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'coefficientmodules' (1#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
WARNING: [Synth 8-3848] Net X_out in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:36]
WARNING: [Synth 8-3848] Net reset_s in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Zufallsgenerator_galois' (2#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Testaufbau' (3#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:9]
WARNING: [Synth 8-7129] Port clk in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[3] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[2] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[1] in module Zufallsgenerator_galois is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2086.848 ; gain = 84.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2110.715 ; gain = 108.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2110.715 ; gain = 108.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2121.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2121.227 ; gain = 119.250
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/Testaufbau.dcp to D:/Privat/EDS/Projects/Labor3/Labor3.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 12
[Wed May 18 19:28:45 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed May 18 19:41:13 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.227 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.551 ; gain = 109.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testaufbau' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:9]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'PRNG' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
INFO: [Synth 8-638] synthesizing module 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
WARNING: [Synth 8-2897] clock signal used as data [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'coefficientmodules' (1#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
WARNING: [Synth 8-3848] Net X_out in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:36]
WARNING: [Synth 8-3848] Net reset_s in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Zufallsgenerator_galois' (2#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA1' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:34]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA2' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Testaufbau' (3#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:9]
WARNING: [Synth 8-7129] Port clk in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[4] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[3] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[2] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[1] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ks_in[4] in module Zufallsgenerator_galois is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2743.828 ; gain = 147.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.688 ; gain = 170.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.688 ; gain = 170.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2798.125 ; gain = 201.465
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Privat/EDS/Projects/Labor3/Labor3.srcs/utils_1/imports/synth_1/Testaufbau.dcp with file D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/Testaufbau.dcp
launch_runs synth_1 -jobs 12
[Wed May 18 19:48:07 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed May 18 19:56:47 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed May 18 20:03:39 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed May 18 20:06:06 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.691 ; gain = 10.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testaufbau' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:9]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'PRNG' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
INFO: [Synth 8-638] synthesizing module 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
WARNING: [Synth 8-2897] clock signal used as data [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'coefficientmodules' (1#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
WARNING: [Synth 8-3848] Net X_out in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:36]
WARNING: [Synth 8-3848] Net reset_s in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Zufallsgenerator_galois' (2#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA1' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:35]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA2' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Testaufbau' (3#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:9]
WARNING: [Synth 8-7129] Port clk in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[4] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[3] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[2] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[1] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ks_in[4] in module Zufallsgenerator_galois is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.691 ; gain = 10.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.777 ; gain = 11.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.777 ; gain = 11.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2821.145 ; gain = 23.020
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Privat/EDS/Projects/Labor3/Labor3.srcs/utils_1/imports/synth_1/Testaufbau.dcp with file D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/Testaufbau.dcp
launch_runs synth_1 -jobs 12
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:6]
[Wed May 18 20:12:33 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed May 18 20:14:45 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed May 18 20:18:10 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.520 ; gain = 12.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testaufbau' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:11]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'PRNG' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:30]
INFO: [Synth 8-638] synthesizing module 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
INFO: [Synth 8-638] synthesizing module 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
WARNING: [Synth 8-2897] clock signal used as data [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'coefficientmodules' (1#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
WARNING: [Synth 8-3848] Net X_out in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:36]
WARNING: [Synth 8-3848] Net reset_s in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Zufallsgenerator_galois' (2#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA1' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:37]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA2' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Testaufbau' (3#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:11]
WARNING: [Synth 8-7129] Port clk in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[4] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[3] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[2] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[1] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ks_in[4] in module Zufallsgenerator_galois is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.520 ; gain = 12.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.520 ; gain = 12.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.520 ; gain = 12.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2838.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.547 ; gain = 17.402
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd w ]
add_files D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd
update_compile_order -fileset sources_1
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd w ]
add_files D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Privat/EDS/Projects/Labor3/Labor3.srcs/utils_1/imports/synth_1/Testaufbau.dcp with file D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/Testaufbau.dcp
launch_runs synth_1 -jobs 12
[Wed May 18 20:31:06 2022] Launched synth_1...
Run output will be captured here: D:/Privat/EDS/Projects/Labor/Labor3/Labor3.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2843.578 ; gain = 5.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testaufbau' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:11]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'PRNG' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
INFO: [Synth 8-638] synthesizing module 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
WARNING: [Synth 8-2897] clock signal used as data [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'coefficientmodules' (1#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
WARNING: [Synth 8-3848] Net X_out in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:36]
WARNING: [Synth 8-3848] Net reset_s in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Zufallsgenerator_galois' (2#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
INFO: [Synth 8-3491] module 'XOR_eigen' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd:34' bound to instance 'GoldenDevice' of component 'XOR_eigen' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:43]
INFO: [Synth 8-638] synthesizing module 'XOR_eigen' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'XOR_eigen' (3#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd:39]
INFO: [Synth 8-3491] module 'AND_eigen' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd:34' bound to instance 'DUT' of component 'AND_eigen' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:46]
INFO: [Synth 8-638] synthesizing module 'AND_eigen' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'AND_eigen' (4#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd:39]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA1' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:50]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'SGA2' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Testaufbau' (5#1) [D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:11]
WARNING: [Synth 8-7129] Port clk in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[4] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[3] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[2] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[1] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ks_in[4] in module Zufallsgenerator_galois is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.828 ; gain = 11.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.828 ; gain = 11.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.828 ; gain = 11.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2854.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2854.867 ; gain = 16.320
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd w ]
add_files -fileset sim_1 D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Testaufbau'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Testaufbau' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Testaufbau_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_eigen'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testaufbau'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XOR_eigen'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zufallsgenerator_galois'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'coefficientmodules'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Testaufbau'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Testaufbau_behav xil_defaultlib.tb_Testaufbau -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Testaufbau_behav xil_defaultlib.tb_Testaufbau -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.coefficientmodules [coefficientmodules_default]
Compiling architecture behavioral of entity xil_defaultlib.Zufallsgenerator_galois [\Zufallsgenerator_galois(length=...]
Compiling architecture behavioral of entity xil_defaultlib.XOR_eigen [xor_eigen_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_eigen [and_eigen_default]
Compiling architecture behavioral of entity xil_defaultlib.Testaufbau [testaufbau_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_testaufbau
Built simulation snapshot tb_Testaufbau_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2871.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Testaufbau_behav -key {Behavioral:sim_1:Functional:tb_Testaufbau} -tclbatch {tb_Testaufbau.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Testaufbau.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Testaufbau_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2883.285 ; gain = 11.773
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Testaufbau'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Testaufbau' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Testaufbau_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Testaufbau'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Testaufbau_behav xil_defaultlib.tb_Testaufbau -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Testaufbau_behav xil_defaultlib.tb_Testaufbau -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.coefficientmodules [coefficientmodules_default]
Compiling architecture behavioral of entity xil_defaultlib.Zufallsgenerator_galois [\Zufallsgenerator_galois(length=...]
Compiling architecture behavioral of entity xil_defaultlib.XOR_eigen [xor_eigen_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_eigen [and_eigen_default]
Compiling architecture behavioral of entity xil_defaultlib.Testaufbau [testaufbau_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_testaufbau
Built simulation snapshot tb_Testaufbau_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Testaufbau_behav -key {Behavioral:sim_1:Functional:tb_Testaufbau} -tclbatch {tb_Testaufbau.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Testaufbau.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Testaufbau_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2885.375 ; gain = 0.461
run 20 us
run 20 us
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Zufallsgenerator_galois.vhd w ]
add_files -fileset sim_1 D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Zufallsgenerator_galois.vhd
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd]
update_compile_order -fileset sim_1
close_design
close_design
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/tb_Testaufbau_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav
WARNING: [Vivado 12-4421] Failed to remove directory:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
set_property top tb_Zufallsgenerator_galois [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/tb_Testaufbau_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir/tb_Testaufbau_behav
WARNING: [Vivado 12-4421] Failed to remove directory:D:/Privat/EDS/Projects/Labor/Labor3/Labor3.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/clk}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/input}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/k_in}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/output}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/feedback_in}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/reset}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/after_xor}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/after_and}} 
relaunch_sim
ERROR: unexpected exception when evaluating tcl command
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: unexpected exception when evaluating tcl command
