Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\memo.vf" into library work
Parsing module <memo>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\memo4.vf" into library work
Parsing module <memo_MUSER_memo4>.
Parsing module <memo4>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\decoder3to4.vf" into library work
Parsing module <decoder3to4>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\decoder2to4.vf" into library work
Parsing module <decoder2to4>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\counter3.vf" into library work
Parsing module <FJKC_HXILINX_counter3>.
Parsing module <counter3>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\compare16.vf" into library work
Parsing module <AND16_HXILINX_compare16>.
Parsing module <compare16>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\UNLOCK.vf" into library work
Parsing module <UNLOCK>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\SCAN.vf" into library work
Parsing module <decoder3to4_MUSER_SCAN>.
Parsing module <memo_MUSER_SCAN>.
Parsing module <memo4_MUSER_SCAN>.
Parsing module <SCAN>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\numpad.vf" into library work
Parsing module <FJKC_HXILINX_numpad>.
Parsing module <decoder2to4_MUSER_numpad>.
Parsing module <counter3_MUSER_numpad>.
Parsing module <numpad>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\numbuf.vf" into library work
Parsing module <numbuf>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\numBCD.vf" into library work
Parsing module <OR6_HXILINX_numBCD>.
Parsing module <numBCD>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\mux4.vf" into library work
Parsing module <mux4>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\modeDecoder.vf" into library work
Parsing module <modeDecoder>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\INCORRECT.vf" into library work
Parsing module <INCORRECT>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\ENTERPASS.vf" into library work
Parsing module <AND16_HXILINX_ENTERPASS>.
Parsing module <compare16_MUSER_ENTERPASS>.
Parsing module <memo_MUSER_ENTERPASS>.
Parsing module <memo4_MUSER_ENTERPASS>.
Parsing module <decoder3to4_MUSER_ENTERPASS>.
Parsing module <ENTERPASS>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\encoder4to2.vf" into library work
Parsing module <encoder4to2>.
Analyzing Verilog file "R:\digital-assignment\PLSDONTBUG\main.vf" into library work
Parsing module <AND16_HXILINX_main>.
Parsing module <OR6_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <mux4_MUSER_main>.
Parsing module <encoder4to2_MUSER_main>.
Parsing module <INCORRECT_MUSER_main>.
Parsing module <UNLOCK_MUSER_main>.
Parsing module <compare16_MUSER_main>.
Parsing module <memo_MUSER_main>.
Parsing module <memo4_MUSER_main>.
Parsing module <decoder3to4_MUSER_main>.
Parsing module <ENTERPASS_MUSER_main>.
Parsing module <SCAN_MUSER_main>.
Parsing module <modeDecoder_MUSER_main>.
Parsing module <numbuf_MUSER_main>.
Parsing module <numBCD_MUSER_main>.
Parsing module <decoder2to4_MUSER_main>.
Parsing module <counter3_MUSER_main>.
Parsing module <numpad_MUSER_main>.
Parsing module <main>.
Parsing VHDL file "R:\digital-assignment\PLSDONTBUG\counterTO5.vhd" into library work
Parsing entity <counterTO5>.
Parsing architecture <Behavioral> of entity <counterto5>.
Parsing VHDL file "R:\digital-assignment\PLSDONTBUG\counterTO4.vhd" into library work
Parsing entity <counterTO4>.
Parsing architecture <Behavioral> of entity <counterto4>.
Parsing VHDL file "R:\digital-assignment\PLSDONTBUG\clockdivTO1.vhd" into library work
Parsing entity <clockdivTO1>.
Parsing architecture <Behavioral> of entity <clockdivto1>.
Parsing VHDL file "R:\digital-assignment\PLSDONTBUG\clockdivTO50.vhd" into library work
Parsing entity <clockdivTO50>.
Parsing architecture <Behavioral> of entity <clockdivto50>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <numpad_MUSER_main>.

Elaborating module <OR4>.

Elaborating module <AND2B1>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <counter3_MUSER_main>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <VCC>.

Elaborating module <decoder2to4_MUSER_main>.

Elaborating module <AND2>.

Elaborating module <INV>.
WARNING:HDLCompiler:552 - "R:\digital-assignment\PLSDONTBUG\main.vf" Line 852: Input port CLR is not connected on this instance

Elaborating module <numbuf_MUSER_main>.

Elaborating module <numBCD_MUSER_main>.

Elaborating module <AND5B5>.

Elaborating module <AND4B4>.

Elaborating module <AND3B2>.

Elaborating module <AND5B4>.

Elaborating module <OR3>.

Elaborating module <OR6_HXILINX_main>.
Going to vhdl side to elaborate module clockdivTO50

Elaborating entity <clockdivTO50> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "R:\digital-assignment\PLSDONTBUG\clockdivTO50.vhd" Line 12: Using initial value 50 for target since it is never assigned
WARNING:HDLCompiler:871 - "R:\digital-assignment\PLSDONTBUG\clockdivTO50.vhd" Line 13: Using initial value 20000000 for default since it is never assigned
WARNING:HDLCompiler:871 - "R:\digital-assignment\PLSDONTBUG\clockdivTO50.vhd" Line 14: Using initial value 400000 for flag since it is never assigned
WARNING:HDLCompiler:92 - "R:\digital-assignment\PLSDONTBUG\clockdivTO50.vhd" Line 22: count should be on the sensitivity list of the process
Back to verilog to continue elaboration
Going to vhdl side to elaborate module counterTO5

Elaborating entity <counterTO5> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "R:\digital-assignment\PLSDONTBUG\counterTO5.vhd" Line 22: Assignment to m_tc ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <modeDecoder_MUSER_main>.

Elaborating module <AND2B2>.

Elaborating module <SCAN_MUSER_main>.

Elaborating module <memo4_MUSER_main>.

Elaborating module <memo_MUSER_main>.

Elaborating module <FDC>.
Going to vhdl side to elaborate module counterTO4

Elaborating entity <counterTO4> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "R:\digital-assignment\PLSDONTBUG\counterTO4.vhd" Line 22: Assignment to m_tc ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <decoder3to4_MUSER_main>.

Elaborating module <AND3B1>.

Elaborating module <BUF>.

Elaborating module <GND>.

Elaborating module <ENTERPASS_MUSER_main>.

Elaborating module <compare16_MUSER_main>.

Elaborating module <XNOR2>.

Elaborating module <AND16_HXILINX_main>.
Going to vhdl side to elaborate module counterTO5

Elaborating entity <counterTO5> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "R:\digital-assignment\PLSDONTBUG\counterTO5.vhd" Line 22: Assignment to m_tc ignored, since the identifier is never used
WARNING:HDLCompiler:758 - "R:\digital-assignment\PLSDONTBUG\counterTO5.vhd" Line 11: Replacing existing netlist counterTO5(Behavioral)
Back to verilog to continue elaboration

Elaborating module <AND4B2>.

Elaborating module <OR2B2>.

Elaborating module <UNLOCK_MUSER_main>.

Elaborating module <INCORRECT_MUSER_main>.
Going to vhdl side to elaborate module counterTO4

Elaborating entity <counterTO4> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "R:\digital-assignment\PLSDONTBUG\counterTO4.vhd" Line 22: Assignment to m_tc ignored, since the identifier is never used
WARNING:HDLCompiler:758 - "R:\digital-assignment\PLSDONTBUG\counterTO4.vhd" Line 11: Replacing existing netlist counterTO4(Behavioral)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module clockdivTO1

Elaborating entity <clockdivTO1> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "R:\digital-assignment\PLSDONTBUG\clockdivTO1.vhd" Line 12: Using initial value 1 for target since it is never assigned
WARNING:HDLCompiler:871 - "R:\digital-assignment\PLSDONTBUG\clockdivTO1.vhd" Line 13: Using initial value 20000000 for default since it is never assigned
WARNING:HDLCompiler:871 - "R:\digital-assignment\PLSDONTBUG\clockdivTO1.vhd" Line 14: Using initial value 20000000 for flag since it is never assigned
WARNING:HDLCompiler:92 - "R:\digital-assignment\PLSDONTBUG\clockdivTO1.vhd" Line 22: count should be on the sensitivity list of the process
Back to verilog to continue elaboration

Elaborating module <encoder4to2_MUSER_main>.

Elaborating module <mux4_MUSER_main>.

Elaborating module <AND3>.
WARNING:HDLCompiler:552 - "R:\digital-assignment\PLSDONTBUG\main.vf" Line 933: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "R:\digital-assignment\PLSDONTBUG\main.vf" Line 941: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "R:\digital-assignment\PLSDONTBUG\main.vf" Line 950: Input port TTL is not connected on this instance
WARNING:HDLCompiler:552 - "R:\digital-assignment\PLSDONTBUG\main.vf" Line 954: Input port CLR is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_65', is tied to GND.
WARNING:Xst:2898 - Port 'CLRmemo', unconnected in block instance 'XLXI_65', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_66', is tied to GND.
WARNING:Xst:2898 - Port 'CLRmemo', unconnected in block instance 'XLXI_66', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_68', is tied to GND.
INFO:Xst:3210 - "R:\digital-assignment\PLSDONTBUG\main.vf" line 919: Output port <Q> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "R:\digital-assignment\PLSDONTBUG\main.vf" line 950: Output port <END> of the instance <XLXI_67> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <numpad_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_82', is tied to GND.
    Summary:
	no macro.
Unit <numpad_MUSER_main> synthesized.

Synthesizing Unit <counter3_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Set property "HU_SET = XLXI_1_2" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_3" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <counter3_MUSER_main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

Synthesizing Unit <decoder2to4_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <decoder2to4_MUSER_main> synthesized.

Synthesizing Unit <numbuf_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <numbuf_MUSER_main> synthesized.

Synthesizing Unit <numBCD_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Set property "HU_SET = XLXI_114_1" for instance <XLXI_114>.
    Summary:
	no macro.
Unit <numBCD_MUSER_main> synthesized.

Synthesizing Unit <OR6_HXILINX_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_main> synthesized.

Synthesizing Unit <clockdivTO50>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\clockdivTO50.vhd".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_22_o_add_0_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clockdivTO50> synthesized.

Synthesizing Unit <counterTO5>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\counterTO5.vhd".
    Found 3-bit register for signal <m_Q>.
    Found 3-bit adder for signal <m_Q[2]_GND_42_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <counterTO5> synthesized.

Synthesizing Unit <modeDecoder_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <modeDecoder_MUSER_main> synthesized.

Synthesizing Unit <SCAN_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <SCAN_MUSER_main> synthesized.

Synthesizing Unit <memo4_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <memo4_MUSER_main> synthesized.

Synthesizing Unit <memo_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <memo_MUSER_main> synthesized.

Synthesizing Unit <counterTO4>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\counterTO4.vhd".
    Found 3-bit register for signal <m_Q>.
    Found 3-bit adder for signal <m_Q[2]_GND_47_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <counterTO4> synthesized.

Synthesizing Unit <decoder3to4_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <decoder3to4_MUSER_main> synthesized.

Synthesizing Unit <ENTERPASS_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <ENTERPASS_MUSER_main> synthesized.

Synthesizing Unit <compare16_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Set property "HU_SET = XLXI_85_0" for instance <XLXI_85>.
    Summary:
	no macro.
Unit <compare16_MUSER_main> synthesized.

Synthesizing Unit <AND16_HXILINX_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <AND16_HXILINX_main> synthesized.

Synthesizing Unit <UNLOCK_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <UNLOCK_MUSER_main> synthesized.

Synthesizing Unit <INCORRECT_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
INFO:Xst:3210 - "R:\digital-assignment\PLSDONTBUG\main.vf" line 187: Output port <Q> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <INCORRECT_MUSER_main> synthesized.

Synthesizing Unit <clockdivTO1>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\clockdivTO1.vhd".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_48_o_add_0_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clockdivTO1> synthesized.

Synthesizing Unit <encoder4to2_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
WARNING:Xst:647 - Input <Y0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <encoder4to2_MUSER_main> synthesized.

Synthesizing Unit <mux4_MUSER_main>.
    Related source file is "R:\digital-assignment\PLSDONTBUG\main.vf".
    Summary:
	no macro.
Unit <mux4_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 4
 32-bit adder                                          : 2
# Registers                                            : 8
 1-bit register                                        : 2
 3-bit register                                        : 4
 32-bit register                                       : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counterTO4>.
The following registers are absorbed into counter <m_Q>: 1 register on signal <m_Q>.
Unit <counterTO4> synthesized (advanced).

Synthesizing (advanced) Unit <counterTO5>.
The following registers are absorbed into counter <m_Q>: 1 register on signal <m_Q>.
Unit <counterTO5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 4
 3-bit up counter                                      : 4
# Registers                                            : 113
 Flip-Flops                                            : 113
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <numpad_MUSER_main> ...

Optimizing unit <decoder2to4_MUSER_main> ...

Optimizing unit <numbuf_MUSER_main> ...

Optimizing unit <compare16_MUSER_main> ...

Optimizing unit <numBCD_MUSER_main> ...

Optimizing unit <main> ...

Optimizing unit <FJKC_HXILINX_main> ...

Optimizing unit <clockdivTO50> ...

Optimizing unit <ENTERPASS_MUSER_main> ...

Optimizing unit <AND16_HXILINX_main> ...

Optimizing unit <clockdivTO1> ...

Optimizing unit <OR6_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 344
#      AND2                        : 22
#      AND2B1                      : 10
#      AND2B2                      : 3
#      AND3                        : 2
#      AND3B1                      : 6
#      AND3B2                      : 10
#      AND4B2                      : 1
#      AND4B4                      : 3
#      AND5B4                      : 3
#      AND5B5                      : 1
#      BUF                         : 18
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 62
#      LUT2                        : 7
#      LUT3                        : 13
#      LUT6                        : 16
#      MUXCY                       : 62
#      OR2B2                       : 1
#      OR3                         : 1
#      OR4                         : 5
#      VCC                         : 1
#      XNOR2                       : 16
#      XORCY                       : 64
# FlipFlops/Latches                : 125
#      FD                          : 47
#      FDC                         : 63
#      FDCE                        : 4
#      FDE                         : 9
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 33
#      IBUF                        : 10
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             125  out of  11440     1%  
 Number of Slice LUTs:                  114  out of   5720     1%  
    Number used as Logic:               114  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    153
   Number with an unused Flip Flop:      28  out of    153    18%  
   Number with an unused LUT:            39  out of    153    25%  
   Number of fully used LUT-FF pairs:    86  out of    153    56%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    102    32%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)                | Load  |
-------------------------------------------------------------+--------------------------------------+-------+
m<0>(XLXI_78/XLXI_5:O)                                       | NONE(*)(XLXI_49/XLXI_37)             | 1     |
m<1>(XLXI_79/XLXI_5:O)                                       | NONE(*)(XLXI_49/XLXI_36)             | 1     |
XLXI_67/XLXN_3(XLXI_67/XLXI_2:O)                             | NONE(*)(XLXI_67/XLXI_3)              | 1     |
XLXN_39(XLXI_37:O)                                           | NONE(*)(XLXI_9/m_Q_0)                | 3     |
XLXN_49(XLXI_48:O)                                           | NONE(*)(XLXI_5/XLXI_81)              | 4     |
XLXI_5/XLXN_18(XLXI_5/XLXI_5:O)                              | NONE(*)(XLXI_5/XLXI_82/XLXI_1/Q)     | 2     |
XLXI_6/XLXN_32(XLXI_6/XLXI_52:O)                             | NONE(*)(XLXI_6/XLXI_18)              | 8     |
OSC                                                          | IBUF+BUFG                            | 64    |
XLXI_65/XLXI_1/XLXI_6/XLXN_28(XLXI_65/XLXI_1/XLXI_6/XLXI_6:O)| NONE(*)(XLXI_65/XLXI_1/XLXI_6/XLXI_4)| 4     |
XLXI_65/XLXI_1/XLXI_5/XLXN_28(XLXI_65/XLXI_1/XLXI_5/XLXI_6:O)| NONE(*)(XLXI_65/XLXI_1/XLXI_5/XLXI_4)| 4     |
XLXI_65/XLXI_1/XLXI_2/XLXN_28(XLXI_65/XLXI_1/XLXI_2/XLXI_6:O)| NONE(*)(XLXI_65/XLXI_1/XLXI_2/XLXI_4)| 4     |
XLXI_65/XLXI_1/XLXI_1/XLXN_28(XLXI_65/XLXI_1/XLXI_1/XLXI_6:O)| NONE(*)(XLXI_65/XLXI_1/XLXI_1/XLXI_4)| 4     |
XLXI_65/XLXN_5(XLXI_65/XLXI_2:O)                             | NONE(*)(XLXI_65/XLXI_4/m_Q_0)        | 3     |
XLXI_68/XLXN_3(XLXI_68/XLXI_3:O)                             | NONE(*)(XLXI_68/XLXI_1/m_Q_0)        | 3     |
XLXI_66/XLXN_6(XLXI_66/XLXI_5:O)                             | NONE(*)(XLXI_66/XLXI_29/m_Q_2)       | 3     |
XLXI_66/XLXI_4/XLXI_1/XLXN_28(XLXI_66/XLXI_4/XLXI_1/XLXI_6:O)| NONE(*)(XLXI_66/XLXI_4/XLXI_1/XLXI_1)| 4     |
XLXI_66/XLXI_4/XLXI_2/XLXN_28(XLXI_66/XLXI_4/XLXI_2/XLXI_6:O)| NONE(*)(XLXI_66/XLXI_4/XLXI_2/XLXI_1)| 4     |
XLXI_66/XLXI_4/XLXI_5/XLXN_28(XLXI_66/XLXI_4/XLXI_5/XLXI_6:O)| NONE(*)(XLXI_66/XLXI_4/XLXI_5/XLXI_1)| 4     |
XLXI_66/XLXI_4/XLXI_6/XLXN_28(XLXI_66/XLXI_4/XLXI_6/XLXI_6:O)| NONE(*)(XLXI_66/XLXI_4/XLXI_6/XLXI_1)| 4     |
-------------------------------------------------------------+--------------------------------------+-------+
(*) These 18 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.150ns (Maximum Frequency: 162.590MHz)
   Minimum input arrival time before clock: 4.705ns
   Maximum output required time after clock: 6.178ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm<0>'
  Clock period: 6.150ns (frequency: 162.590MHz)
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Delay:               6.150ns (Levels of Logic = 4)
  Source:            XLXI_49/XLXI_37 (FF)
  Destination:       XLXI_49/XLXI_37 (FF)
  Source Clock:      m<0> rising
  Destination Clock: m<0> rising

  Data Path: XLXI_49/XLXI_37 to XLXI_49/XLXI_37
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.048  XLXI_49/XLXI_37 (XLXI_49/XLXN_74)
     AND2B2:I0->O          3   0.203   0.995  XLXI_49/XLXI_1 (EN<3>)
     AND2B2:I1->O          8   0.223   1.147  XLXI_77/XLXI_1 (XLXN_204)
     AND3:I1->O            1   0.223   0.944  XLXI_78/XLXI_4 (XLXI_78/XLXN_16)
     OR4:I0->O             2   0.203   0.616  XLXI_78/XLXI_5 (m<0>)
     FD:D                      0.102          XLXI_49/XLXI_37
    ----------------------------------------
    Total                      6.150ns (1.401ns logic, 4.749ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm<1>'
  Clock period: 6.150ns (frequency: 162.590MHz)
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Delay:               6.150ns (Levels of Logic = 4)
  Source:            XLXI_49/XLXI_36 (FF)
  Destination:       XLXI_49/XLXI_36 (FF)
  Source Clock:      m<1> rising
  Destination Clock: m<1> rising

  Data Path: XLXI_49/XLXI_36 to XLXI_49/XLXI_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  XLXI_49/XLXI_36 (XLXI_49/XLXN_69)
     AND2B2:I1->O          3   0.223   0.995  XLXI_49/XLXI_1 (EN<3>)
     AND2B2:I1->O          8   0.223   1.147  XLXI_77/XLXI_1 (XLXN_204)
     AND3:I1->O            1   0.223   0.944  XLXI_79/XLXI_4 (XLXI_79/XLXN_16)
     OR4:I0->O             2   0.203   0.616  XLXI_79/XLXI_5 (m<1>)
     FD:D                      0.102          XLXI_49/XLXI_36
    ----------------------------------------
    Total                      6.150ns (1.421ns logic, 4.729ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_67/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_67/XLXI_3 (FF)
  Destination:       XLXI_67/XLXI_3 (FF)
  Source Clock:      XLXI_67/XLXN_3 rising
  Destination Clock: XLXI_67/XLXN_3 rising

  Data Path: XLXI_67/XLXI_3 to XLXI_67/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_67/XLXI_3 (XLXI_67/XLXN_18)
     INV:I->O              1   0.568   0.579  XLXI_67/XLXI_4 (XLXI_67/XLXN_5)
     FD:D                      0.102          XLXI_67/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_39'
  Clock period: 2.536ns (frequency: 394.353MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.536ns (Levels of Logic = 1)
  Source:            XLXI_9/m_Q_1 (FF)
  Destination:       XLXI_9/m_Q_0 (FF)
  Source Clock:      XLXN_39 rising
  Destination Clock: XLXN_39 rising

  Data Path: XLXI_9/m_Q_1 to XLXI_9/m_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  XLXI_9/m_Q_1 (XLXI_9/m_Q_1)
     LUT3:I0->O            3   0.205   0.650  qqq_inv1 (qqq_inv)
     FDCE:CE                   0.322          XLXI_9/m_Q_0
    ----------------------------------------
    Total                      2.536ns (0.974ns logic, 1.562ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_18'
  Clock period: 2.485ns (frequency: 402.479MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.485ns (Levels of Logic = 2)
  Source:            XLXI_5/XLXI_82/XLXI_2/Q (FF)
  Destination:       XLXI_5/XLXI_82/XLXI_1/Q (FF)
  Source Clock:      XLXI_5/XLXN_18 rising
  Destination Clock: XLXI_5/XLXN_18 rising

  Data Path: XLXI_5/XLXI_82/XLXI_2/Q to XLXI_5/XLXI_82/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.934  Q (Q)
     end scope: 'XLXI_5/XLXI_82/XLXI_2:Q'
     begin scope: 'XLXI_5/XLXI_82/XLXI_1:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      2.485ns (0.972ns logic, 1.513ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 4.513ns (frequency: 221.558MHz)
  Total number of paths / destination ports: 3104 / 128
-------------------------------------------------------------------------
Delay:               4.513ns (Levels of Logic = 2)
  Source:            XLXI_8/count_9 (FF)
  Destination:       XLXI_8/count_31 (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_8/count_9 to XLXI_8/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_8/count_9 (XLXI_8/count_9)
     LUT6:I0->O            1   0.203   0.944  XLXI_8/tmp<31>1 (XLXI_8/tmp<31>)
     LUT6:I0->O           33   0.203   1.305  XLXI_8/tmp<31>7 (XLXN_36)
     FDP:PRE                   0.430          XLXI_8/count_0
    ----------------------------------------
    Total                      4.513ns (1.283ns logic, 3.230ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_65/XLXN_5'
  Clock period: 2.682ns (frequency: 372.856MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.682ns (Levels of Logic = 1)
  Source:            XLXI_65/XLXI_4/m_Q_0 (FF)
  Destination:       XLXI_65/XLXI_4/m_Q_0 (FF)
  Source Clock:      XLXI_65/XLXN_5 rising
  Destination Clock: XLXI_65/XLXN_5 rising

  Data Path: XLXI_65/XLXI_4/m_Q_0 to XLXI_65/XLXI_4/m_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   1.058  XLXI_65/XLXI_4/m_Q_0 (XLXI_65/XLXI_4/m_Q_0)
     LUT3:I0->O            3   0.205   0.650  XLXI_65/XLXN_9_inv1 (XLXI_65/XLXN_9_inv)
     FDE:CE                    0.322          XLXI_65/XLXI_4/m_Q_0
    ----------------------------------------
    Total                      2.682ns (0.974ns logic, 1.708ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_68/XLXN_3'
  Clock period: 2.567ns (frequency: 389.522MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.567ns (Levels of Logic = 1)
  Source:            XLXI_68/XLXI_1/m_Q_0 (FF)
  Destination:       XLXI_68/XLXI_1/m_Q_0 (FF)
  Source Clock:      XLXI_68/XLXN_3 rising
  Destination Clock: XLXI_68/XLXN_3 rising

  Data Path: XLXI_68/XLXI_1/m_Q_0 to XLXI_68/XLXI_1/m_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.943  XLXI_68/XLXI_1/m_Q_0 (XLXI_68/XLXI_1/m_Q_0)
     LUT3:I0->O            3   0.205   0.650  XLXI_68/XLXN_12_inv1 (XLXI_68/XLXN_12_inv)
     FDE:CE                    0.322          XLXI_68/XLXI_1/m_Q_0
    ----------------------------------------
    Total                      2.567ns (0.974ns logic, 1.593ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_66/XLXN_6'
  Clock period: 2.682ns (frequency: 372.856MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.682ns (Levels of Logic = 1)
  Source:            XLXI_66/XLXI_29/m_Q_1 (FF)
  Destination:       XLXI_66/XLXI_29/m_Q_2 (FF)
  Source Clock:      XLXI_66/XLXN_6 rising
  Destination Clock: XLXI_66/XLXN_6 rising

  Data Path: XLXI_66/XLXI_29/m_Q_1 to XLXI_66/XLXI_29/m_Q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   1.058  XLXI_66/XLXI_29/m_Q_1 (XLXI_66/XLXI_29/m_Q_1)
     LUT3:I0->O            3   0.205   0.650  XLXI_66/XLXN_89_inv1 (XLXI_66/XLXN_89_inv)
     FDE:CE                    0.322          XLXI_66/XLXI_29/m_Q_2
    ----------------------------------------
    Total                      2.682ns (0.974ns logic, 1.708ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_39'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              4.705ns (Levels of Logic = 3)
  Source:            NumIN<3> (PAD)
  Destination:       XLXI_9/m_Q_0 (FF)
  Destination Clock: XLXN_39 rising

  Data Path: NumIN<3> to XLXI_9/m_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  NumIN_3_IBUF (NumIN_3_IBUF)
     OR4:I0->O             3   0.203   0.650  XLXI_5/XLXI_4 (XLXN_37)
     INV:I->O              3   0.568   0.650  XLXI_47 (XLXN_45)
     FDCE:CLR                  0.430          XLXI_9/m_Q_0
    ----------------------------------------
    Total                      4.705ns (2.423ns logic, 2.282ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_49'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            NumIN<2> (PAD)
  Destination:       XLXI_5/XLXI_81 (FF)
  Destination Clock: XLXN_49 rising

  Data Path: NumIN<2> to XLXI_5/XLXI_81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  NumIN_2_IBUF (NumIN_2_IBUF)
     FD:D                      0.102          XLXI_5/XLXI_81
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_65/XLXI_1/XLXI_6/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.007ns (Levels of Logic = 1)
  Source:            arduiData<0> (PAD)
  Destination:       XLXI_65/XLXI_1/XLXI_6/XLXI_4 (FF)
  Destination Clock: XLXI_65/XLXI_1/XLXI_6/XLXN_28 rising

  Data Path: arduiData<0> to XLXI_65/XLXI_1/XLXI_6/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  arduiData_0_IBUF (arduiData_0_IBUF)
     FD:D                      0.102          XLXI_65/XLXI_1/XLXI_6/XLXI_4
    ----------------------------------------
    Total                      2.007ns (1.324ns logic, 0.683ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_65/XLXI_1/XLXI_5/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.007ns (Levels of Logic = 1)
  Source:            arduiData<0> (PAD)
  Destination:       XLXI_65/XLXI_1/XLXI_5/XLXI_4 (FF)
  Destination Clock: XLXI_65/XLXI_1/XLXI_5/XLXN_28 rising

  Data Path: arduiData<0> to XLXI_65/XLXI_1/XLXI_5/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  arduiData_0_IBUF (arduiData_0_IBUF)
     FD:D                      0.102          XLXI_65/XLXI_1/XLXI_5/XLXI_4
    ----------------------------------------
    Total                      2.007ns (1.324ns logic, 0.683ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_65/XLXI_1/XLXI_2/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.007ns (Levels of Logic = 1)
  Source:            arduiData<0> (PAD)
  Destination:       XLXI_65/XLXI_1/XLXI_2/XLXI_4 (FF)
  Destination Clock: XLXI_65/XLXI_1/XLXI_2/XLXN_28 rising

  Data Path: arduiData<0> to XLXI_65/XLXI_1/XLXI_2/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  arduiData_0_IBUF (arduiData_0_IBUF)
     FD:D                      0.102          XLXI_65/XLXI_1/XLXI_2/XLXI_4
    ----------------------------------------
    Total                      2.007ns (1.324ns logic, 0.683ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_65/XLXI_1/XLXI_1/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.007ns (Levels of Logic = 1)
  Source:            arduiData<0> (PAD)
  Destination:       XLXI_65/XLXI_1/XLXI_1/XLXI_4 (FF)
  Destination Clock: XLXI_65/XLXI_1/XLXI_1/XLXN_28 rising

  Data Path: arduiData<0> to XLXI_65/XLXI_1/XLXI_1/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  arduiData_0_IBUF (arduiData_0_IBUF)
     FD:D                      0.102          XLXI_65/XLXI_1/XLXI_1/XLXI_4
    ----------------------------------------
    Total                      2.007ns (1.324ns logic, 0.683ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_66/XLXN_6'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.874ns (Levels of Logic = 1)
  Source:            XLXI_66/XLXI_29/m_Q_0 (FF)
  Destination:       arduiStar<0> (PAD)
  Source Clock:      XLXI_66/XLXN_6 rising

  Data Path: XLXI_66/XLXI_29/m_Q_0 to arduiStar<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.856  XLXI_66/XLXI_29/m_Q_0 (XLXI_66/XLXI_29/m_Q_0)
     OBUF:I->O                 2.571          arduiStar_0_OBUF (arduiStar<0>)
    ----------------------------------------
    Total                      3.874ns (3.018ns logic, 0.856ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_65/XLXI_1/XLXI_1/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.781ns (Levels of Logic = 2)
  Source:            XLXI_65/XLXI_1/XLXI_1/XLXI_1 (FF)
  Destination:       Dd<15> (PAD)
  Source Clock:      XLXI_65/XLXI_1/XLXI_1/XLXN_28 rising

  Data Path: XLXI_65/XLXI_1/XLXI_1/XLXI_1 to Dd<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_65/XLXI_1/XLXI_1/XLXI_1 (DEBUG<15>)
     BUF:I->O              1   0.568   0.579  XLXI_86_15 (Dd_15_OBUF)
     OBUF:I->O                 2.571          Dd_15_OBUF (Dd<15>)
    ----------------------------------------
    Total                      4.781ns (3.586ns logic, 1.195ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_65/XLXI_1/XLXI_2/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.781ns (Levels of Logic = 2)
  Source:            XLXI_65/XLXI_1/XLXI_2/XLXI_1 (FF)
  Destination:       Dd<11> (PAD)
  Source Clock:      XLXI_65/XLXI_1/XLXI_2/XLXN_28 rising

  Data Path: XLXI_65/XLXI_1/XLXI_2/XLXI_1 to Dd<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_65/XLXI_1/XLXI_2/XLXI_1 (DEBUG<11>)
     BUF:I->O              1   0.568   0.579  XLXI_86_11 (Dd_11_OBUF)
     OBUF:I->O                 2.571          Dd_11_OBUF (Dd<11>)
    ----------------------------------------
    Total                      4.781ns (3.586ns logic, 1.195ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_65/XLXI_1/XLXI_5/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.781ns (Levels of Logic = 2)
  Source:            XLXI_65/XLXI_1/XLXI_5/XLXI_1 (FF)
  Destination:       Dd<7> (PAD)
  Source Clock:      XLXI_65/XLXI_1/XLXI_5/XLXN_28 rising

  Data Path: XLXI_65/XLXI_1/XLXI_5/XLXI_1 to Dd<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_65/XLXI_1/XLXI_5/XLXI_1 (DEBUG<7>)
     BUF:I->O              1   0.568   0.579  XLXI_86_7 (Dd_7_OBUF)
     OBUF:I->O                 2.571          Dd_7_OBUF (Dd<7>)
    ----------------------------------------
    Total                      4.781ns (3.586ns logic, 1.195ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_65/XLXI_1/XLXI_6/XLXN_28'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.781ns (Levels of Logic = 2)
  Source:            XLXI_65/XLXI_1/XLXI_6/XLXI_1 (FF)
  Destination:       Dd<3> (PAD)
  Source Clock:      XLXI_65/XLXI_1/XLXI_6/XLXN_28 rising

  Data Path: XLXI_65/XLXI_1/XLXI_6/XLXI_1 to Dd<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_65/XLXI_1/XLXI_6/XLXI_1 (DEBUG<3>)
     BUF:I->O              1   0.568   0.579  XLXI_86_3 (Dd_3_OBUF)
     OBUF:I->O                 2.571          Dd_3_OBUF (Dd<3>)
    ----------------------------------------
    Total                      4.781ns (3.586ns logic, 1.195ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/XLXN_18'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.178ns (Levels of Logic = 4)
  Source:            XLXI_5/XLXI_82/XLXI_2/Q (FF)
  Destination:       NumOUT<1> (PAD)
  Source Clock:      XLXI_5/XLXN_18 rising

  Data Path: XLXI_5/XLXI_82/XLXI_2/Q to NumOUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  Q (Q)
     end scope: 'XLXI_5/XLXI_82/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_5/XLXI_83/XLXI_18 (XLXI_5/XLXI_83/XLXN_13)
     AND2:I1->O            2   0.223   0.616  XLXI_5/XLXI_83/XLXI_13 (NumOUT_0_OBUF)
     OBUF:I->O                 2.571          NumOUT_0_OBUF (NumOUT<0>)
    ----------------------------------------
    Total                      6.178ns (3.809ns logic, 2.369ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    4.513|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXN_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_5/XLXN_18 |    2.485|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXN_32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_5/XLXN_18 |    3.709|         |         |         |
XLXN_49        |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_65/XLXN_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_65/XLXN_5 |    2.682|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_66/XLXI_4/XLXI_1/XLXN_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_6/XLXN_32 |    3.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_66/XLXI_4/XLXI_2/XLXN_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_6/XLXN_32 |    3.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_66/XLXI_4/XLXI_5/XLXN_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_6/XLXN_32 |    3.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_66/XLXI_4/XLXI_6/XLXN_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_6/XLXN_32 |    3.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_66/XLXN_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_66/XLXN_6 |    2.682|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_67/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_67/XLXN_3 |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_68/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_68/XLXN_3 |    2.567|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_39
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_39        |    2.536|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m<0>
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_6/XLXN_32               |    9.643|         |         |         |
XLXI_65/XLXI_1/XLXI_1/XLXN_28|    8.247|         |         |         |
XLXI_65/XLXI_1/XLXI_2/XLXN_28|    8.507|         |         |         |
XLXI_65/XLXI_1/XLXI_5/XLXN_28|    7.722|         |         |         |
XLXI_65/XLXI_1/XLXI_6/XLXN_28|    7.588|         |         |         |
XLXI_65/XLXN_5               |    5.812|         |         |         |
XLXI_66/XLXI_4/XLXI_1/XLXN_28|    8.209|         |         |         |
XLXI_66/XLXI_4/XLXI_2/XLXN_28|    8.469|         |         |         |
XLXI_66/XLXI_4/XLXI_5/XLXN_28|    7.684|         |         |         |
XLXI_66/XLXI_4/XLXI_6/XLXN_28|    7.550|         |         |         |
XLXI_66/XLXN_6               |    7.026|         |         |         |
XLXI_67/XLXN_3               |    5.827|         |         |         |
m<0>                         |    6.150|         |         |         |
m<1>                         |    6.150|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_6/XLXN_32 |    8.496|         |         |         |
XLXI_66/XLXN_6 |    5.879|         |         |         |
XLXI_67/XLXN_3 |    5.827|         |         |         |
XLXI_68/XLXN_3 |    5.690|         |         |         |
m<0>           |    6.150|         |         |         |
m<1>           |    6.150|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.78 secs
 
--> 

Total memory usage is 4510628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    4 (   0 filtered)

