time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg20.0_std1.6_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg20.0_std1.6_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg20.0_std1.6_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_141000_141000_avg20.0_std1.6_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg4.0_std13.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg4.0_std13.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg4.0_std13.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg4.0_std13.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg45.0_std0.64_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg45.0_std0.64_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg45.0_std0.64_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg45.0_std0.64_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg3.1_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg3.1_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg3.1_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg3.1_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg45.0_std1.6_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg45.0_std1.6_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg45.0_std1.6_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg45.0_std1.6_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg6.0_std0.84_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg6.0_std0.84_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg6.0_std0.84_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg6.0_std0.84_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg70.0_std8.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg70.0_std8.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg70.0_std8.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg70.0_std8.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std13.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std13.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std13.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_161000_161000_avg20.0_std13.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std13.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std13.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std13.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_171000_171000_avg20.0_std13.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg45.0_std13.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg45.0_std13.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg45.0_std13.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_83000_83000_avg45.0_std13.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg4.0_std2.5_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg4.0_std2.5_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg4.0_std2.5_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg4.0_std2.5_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std13.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std13.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std13.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_186000_186000_avg20.0_std13.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1000000_1000000_avg4.0_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1000000_1000000_avg4.0_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1000000_1000000_avg4.0_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1000000_1000000_avg4.0_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg105.0_std0.84_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg105.0_std0.84_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg105.0_std0.84_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg105.0_std0.84_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg20.0_std1.6_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg20.0_std1.6_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg20.0_std1.6_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_207000_207000_avg20.0_std1.6_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg3.1_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg3.1_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg3.1_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg3.1_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg70.0_std125.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg70.0_std125.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg70.0_std125.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_38000_38000_avg70.0_std125.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg70.0_std0.84_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg70.0_std0.84_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg70.0_std0.84_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_64000_64000_avg70.0_std0.84_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg220.0_std0.84_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg220.0_std0.84_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg220.0_std0.84_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_21000_21000_avg220.0_std0.84_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg20.0_std125.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg20.0_std125.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg20.0_std125.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg20.0_std125.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg70.0_std13.0_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg70.0_std13.0_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg70.0_std13.0_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_68000_68000_avg70.0_std13.0_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg105.0_std0.2_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg105.0_std0.2_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg105.0_std0.2_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_47000_47000_avg105.0_std0.2_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_863000_863000_avg6.0_std0.84_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_863000_863000_avg6.0_std0.84_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_863000_863000_avg6.0_std0.84_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_863000_863000_avg6.0_std0.84_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg10.0_std0.2_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg10.0_std0.2_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg10.0_std0.2_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_526000_526000_avg10.0_std0.2_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg20.0_std2.5_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg20.0_std2.5_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg20.0_std2.5_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_268000_268000_avg20.0_std2.5_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg4.0_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg4.0_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg4.0_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_1383000_1383000_avg4.0_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg45.0_std0.2_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg45.0_std0.2_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg45.0_std0.2_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_121000_121000_avg45.0_std0.2_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg6.0_std2.25_random_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg6.0_std2.25_diagonal_0.5_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg6.0_std2.25_diagonal_0.05_n14 128 0; yes | xbutil reset -d 0; echo
time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat synthetic_952000_952000_avg6.0_std2.25_diagonal_0.005_n14 128 0; yes | xbutil reset -d 0; echo


time timeout 420 ./build_dir.hw.xilinx_u280_xdma_201920_3/host.exe ./build_dir.hw.xilinx_u280_xdma_201920_3/spmv.xclbin ./sig_dat ./vec_dat 
 128 0; yes | xbutil reset -d 0; echo

rm -rf ./sig_dat/*; rm -rf ./vec_dat/*


