Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  6 14:46:27 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_up_counter_timing_summary_routed.rpt -pb top_up_counter_timing_summary_routed.pb -rpx top_up_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_up_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_clk_div_10/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.193        0.000                      0                   43        0.332        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.193        0.000                      0                   43        0.332        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.275ns (26.433%)  route 3.549ns (73.567%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.275     9.847    U_clk_div_10/r_clk
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.971 r  U_clk_div_10/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.971    U_clk_div_10/r_counter_0[22]
    SLICE_X60Y19         FDCE                                         r  U_clk_div_10/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    U_clk_div_10/CLK
    SLICE_X60Y19         FDCE                                         r  U_clk_div_10/r_counter_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.077    15.164    U_clk_div_10/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.301ns (26.827%)  route 3.549ns (73.173%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.275     9.847    U_clk_div_10/r_clk
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.150     9.997 r  U_clk_div_10/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.997    U_clk_div_10/r_counter_0[23]
    SLICE_X60Y19         FDCE                                         r  U_clk_div_10/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    U_clk_div_10/CLK
    SLICE_X60Y19         FDCE                                         r  U_clk_div_10/r_counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.118    15.205    U_clk_div_10/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.151ns (25.139%)  route 3.428ns (74.861%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 f  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 f  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 f  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 r  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.154     9.726    U_clk_div_10/r_clk
    SLICE_X60Y21         FDCE                                         r  U_clk_div_10/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    U_clk_div_10/CLK
    SLICE_X60Y21         FDCE                                         r  U_clk_div_10/r_clk_reg/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)       -0.031    15.055    U_clk_div_10/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.828ns (17.928%)  route 3.791ns (82.072%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_fnd_controller/U_clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           1.954     7.557    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[0]
    SLICE_X58Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.670     8.351    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.475 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.167     9.642    U_fnd_controller/U_clk_div/r_clk
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.766 r  U_fnd_controller/U_clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.766    U_fnd_controller/U_clk_div/r_counter[13]
    SLICE_X58Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.029    15.115    U_fnd_controller/U_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.856ns (18.422%)  route 3.791ns (81.578%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_fnd_controller/U_clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           1.954     7.557    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[0]
    SLICE_X58Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.681 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.670     8.351    U_fnd_controller/U_clk_div/r_counter[16]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.475 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.167     9.642    U_fnd_controller/U_clk_div/r_clk
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.794 r  U_fnd_controller/U_clk_div/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.794    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X58Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.075    15.161    U_fnd_controller/U_clk_div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.275ns (27.287%)  route 3.398ns (72.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.124     9.696    U_clk_div_10/r_clk
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.820 r  U_clk_div_10/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.820    U_clk_div_10/r_counter_0[18]
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[18]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.189    U_clk_div_10/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.275ns (27.304%)  route 3.395ns (72.696%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.121     9.693    U_clk_div_10/r_clk
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.817 r  U_clk_div_10/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.817    U_clk_div_10/r_counter_0[19]
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.193    U_clk_div_10/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.301ns (27.689%)  route 3.398ns (72.311%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.124     9.696    U_clk_div_10/r_clk
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.150     9.846 r  U_clk_div_10/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.846    U_clk_div_10/r_counter_0[21]
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[21]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.230    U_clk_div_10/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.301ns (27.707%)  route 3.395ns (72.293%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.121     9.693    U_clk_div_10/r_clk
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.150     9.843 r  U_clk_div_10/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.843    U_clk_div_10/r_counter_0[20]
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.230    U_clk_div_10/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.275ns (28.254%)  route 3.238ns (71.746%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.457    U_clk_div_10/r_counter[20]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.758 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.312     7.070    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.523     7.717    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.607     8.448    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.964     9.536    U_clk_div_10/r_clk
    SLICE_X60Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  U_clk_div_10/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.660    U_clk_div_10/r_counter_0[14]
    SLICE_X60Y17         FDCE                                         r  U_clk_div_10/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.510    14.851    U_clk_div_10/CLK
    SLICE_X60Y17         FDCE                                         r  U_clk_div_10/r_counter_reg[14]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.077    15.167    U_clk_div_10/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    U_clk_div_10/CLK
    SLICE_X60Y14         FDCE                                         r  U_clk_div_10/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 f  U_clk_div_10/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.244     1.881    U_clk_div_10/r_counter[0]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  U_clk_div_10/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.926    U_clk_div_10/r_counter_0[0]
    SLICE_X60Y14         FDCE                                         r  U_clk_div_10/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    U_clk_div_10/CLK
    SLICE_X60Y14         FDCE                                         r  U_clk_div_10/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.121     1.594    U_clk_div_10/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.654%)  route 0.264ns (53.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y19         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_fnd_controller/U_clk_div/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.131     1.741    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[5]
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.786 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.133     1.919    U_fnd_controller/U_clk_div/r_clk
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.964 r  U_fnd_controller/U_clk_div/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X60Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    U_fnd_controller/U_clk_div/clk
    SLICE_X60Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.605    U_fnd_controller/U_clk_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.601%)  route 0.265ns (53.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y19         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_fnd_controller/U_clk_div/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.131     1.741    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[5]
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.786 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.133     1.920    U_fnd_controller/U_clk_div/r_clk
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.965 r  U_fnd_controller/U_clk_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.965    U_fnd_controller/U_clk_div/r_counter[3]
    SLICE_X58Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092     1.576    U_fnd_controller/U_clk_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    U_clk_div_10/CLK
    SLICE_X60Y16         FDCE                                         r  U_clk_div_10/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_clk_div_10/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.696    U_clk_div_10/r_counter[11]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  U_clk_div_10/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.973    U_clk_div_10/data0[11]
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.108     2.081 r  U_clk_div_10/r_counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.081    U_clk_div_10/r_counter_0[11]
    SLICE_X60Y16         FDCE                                         r  U_clk_div_10/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_clk_div_10/CLK
    SLICE_X60Y16         FDCE                                         r  U_clk_div_10/r_counter_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.121     1.593    U_clk_div_10/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U_clk_div_10/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.060     1.694    U_clk_div_10/r_counter[19]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.805 r  U_clk_div_10/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.166     1.971    U_clk_div_10/data0[19]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.108     2.079 r  U_clk_div_10/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.079    U_clk_div_10/r_counter_0[19]
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    U_clk_div_10/CLK
    SLICE_X60Y18         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.591    U_clk_div_10/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    U_clk_div_10/CLK
    SLICE_X60Y15         FDCE                                         r  U_clk_div_10/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_clk_div_10/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.060     1.697    U_clk_div_10/r_counter[7]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  U_clk_div_10/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.166     1.974    U_clk_div_10/data0[7]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.108     2.082 r  U_clk_div_10/r_counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.082    U_clk_div_10/r_counter_0[7]
    SLICE_X60Y15         FDCE                                         r  U_clk_div_10/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    U_clk_div_10/CLK
    SLICE_X60Y15         FDCE                                         r  U_clk_div_10/r_counter_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.121     1.594    U_clk_div_10/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    U_clk_div_10/CLK
    SLICE_X60Y14         FDCE                                         r  U_clk_div_10/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_clk_div_10/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.060     1.697    U_clk_div_10/r_counter[3]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  U_clk_div_10/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.166     1.974    U_clk_div_10/data0[3]
    SLICE_X60Y14         LUT2 (Prop_lut2_I1_O)        0.108     2.082 r  U_clk_div_10/r_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.082    U_clk_div_10/r_counter_0[3]
    SLICE_X60Y14         FDCE                                         r  U_clk_div_10/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    U_clk_div_10/CLK
    SLICE_X60Y14         FDCE                                         r  U_clk_div_10/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.121     1.594    U_clk_div_10/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    U_clk_div_10/CLK
    SLICE_X60Y17         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_clk_div_10/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.061     1.696    U_clk_div_10/r_counter[15]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  U_clk_div_10/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     1.974    U_clk_div_10/data0[15]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.108     2.082 r  U_clk_div_10/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.082    U_clk_div_10/r_counter_0[15]
    SLICE_X60Y17         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_clk_div_10/CLK
    SLICE_X60Y17         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.121     1.592    U_clk_div_10/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y20         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_fnd_controller/U_clk_div/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.671    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[11]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  U_fnd_controller/U_clk_div/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.943    U_fnd_controller/U_clk_div/r_counter0_carry__1_n_5
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  U_fnd_controller/U_clk_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.051    U_fnd_controller/U_clk_div/r_counter[11]
    SLICE_X58Y20         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.980    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y20         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_fnd_controller/U_clk_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.434%)  route 0.386ns (62.566%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y19         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_fnd_controller/U_clk_div/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.131     1.741    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[5]
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.786 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.255     2.041    U_fnd_controller/U_clk_div/r_clk
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.086 r  U_fnd_controller/U_clk_div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.086    U_fnd_controller/U_clk_div/r_counter[4]
    SLICE_X58Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    U_fnd_controller/U_clk_div/clk
    SLICE_X58Y18         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.107     1.591    U_fnd_controller/U_clk_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   U_clk_div_10/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   U_clk_div_10/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_clk_div_10/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_clk_div_10/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_clk_div_10/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_clk_div_10/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   U_clk_div_10/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   U_clk_div_10/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   U_clk_div_10/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clk_div_10/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clk_div_10/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_fnd_controller/U_clk_div/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_fnd_controller/U_clk_div/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_fnd_controller/U_clk_div/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_fnd_controller/U_clk_div/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_fnd_controller/U_clk_div/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   U_clk_div_10/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_clk_div_10/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_clk_div_10/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_clk_div_10/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_clk_div_10/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_clk_div_10/r_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_clk_div_10/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_clk_div_10/r_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_clk_div_10/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_clk_div_10/r_counter_reg[7]/C



