{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-380,-79",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 7 -x 1810 -y 100 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 7 -x 1810 -y 80 -defaultsOSRD
preplace port AXIS_RDMX -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port S_AXI_ABM -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 7 -x 1810 -y 540 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 7 -x 1810 -y 120 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port port-id_pci_range_err_strb -pg 1 -lvl 7 -x 1810 -y 20 -defaultsOSRD
preplace port port-id_pause_pci -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace portBus pci_base -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace portBus pci_size -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 4 -x 1070 -y 80 -swap {78 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 0 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 60L -pinDir M00_AXI right -pinY M00_AXI 280R -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir aclk left -pinY aclk 260L -pinDir aresetn left -pinY aresetn 280L
preplace inst axis_register_slice -pg 1 -lvl 1 -x 130 -y 340 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk right -pinY aclk 20R -pinDir aresetn left -pinY aresetn 20L
preplace inst axis_throttle -pg 1 -lvl 2 -x 370 -y 340 -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir pause left -pinY pause 80L
preplace inst rdmx_to_pci -pg 1 -lvl 3 -x 710 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 42 43 41 40 44} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 100L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 240L -pinDir resetn left -pinY resetn 260L -pinBusDir pci_base left -pinBusY pci_base 140L -pinBusDir pci_size left -pinBusY pci_size 120L -pinDir pci_range_err_strb right -pinY pci_range_err_strb 20R
preplace inst system_ila -pg 1 -lvl 4 -x 1070 -y 600 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXI right -pinY SLOT_1_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst util_ds_buf -pg 1 -lvl 4 -x 1070 -y 460 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 20L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst pcie_bridge -pg 1 -lvl 5 -x 1400 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 88 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 68 89 90 91 92 94 101 96 97 98 105 95 99 93 100 102 103 104} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 280L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 200R -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 380L -pinDir sys_clk_gt left -pinY sys_clk_gt 400L -pinDir sys_rst_n right -pinY sys_rst_n 240R -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 260R -pinDir user_lnk_up right -pinY user_lnk_up 280R -pinDir axi_aclk right -pinY axi_aclk 400R -pinDir axi_aresetn right -pinY axi_aresetn 220R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 300R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 300L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 320R -pinDir msi_enable right -pinY msi_enable 340R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 360R -pinDir interrupt_out right -pinY interrupt_out 380R
preplace inst one -pg 1 -lvl 6 -x 1690 -y 180 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst axi4_lite_plug -pg 1 -lvl 6 -x 1690 -y 280 -defaultsOSRD -pinDir AXI left -pinY AXI 0L -pinDir clk left -pinY clk 200L
preplace netloc one_dout 1 5 1 1590 180n
preplace netloc pause_1 1 0 2 NJ 420 N
preplace netloc pci_base_1 1 0 3 NJ 280 N 280 N
preplace netloc pci_size_1 1 0 3 NJ 260 N 260 N
preplace netloc pcie_bridge_axi_aclk 1 1 6 240 500 500 500 900 540 N 540 1570 540 N
preplace netloc pcie_bridge_axi_aresetn 1 5 2 1570J 120 N
preplace netloc rdmx_to_pci_pci_range_err 1 3 4 920 20 N 20 NJ 20 N
preplace netloc resetn_in_1 1 0 4 20 520 N 520 540 520 920
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 4 1 N 460
preplace netloc util_ds_buf_0_IBUF_OUT 1 4 1 N 480
preplace netloc AXIS_RDMX_1 1 0 1 N 340
preplace netloc CLK_IN_D_0_1 1 0 4 NJ 480 N 480 N 480 NJ
preplace netloc S_AXI_ABM_1 1 0 4 NJ 80 N 80 N 80 NJ
preplace netloc axi4_lite_plug_0_AXI 1 5 1 N 280
preplace netloc axi_crossbar_0_M00_AXI 1 4 1 1220 360n
preplace netloc axis_register_slice_M_AXIS 1 1 1 N 340
preplace netloc axis_throttle_axis_out 1 2 2 520 460 880
preplace netloc pcie_bridge_M_AXI_B 1 5 2 NJ 80 N
preplace netloc pcie_bridge_pcie_mgt 1 5 2 NJ 100 N
preplace netloc rdmx_to_pci_M_AXI 1 3 1 N 140
levelinfo -pg 1 0 130 370 710 1070 1400 1690 1810
pagesize -pg 1 -db -bbox -sgen -160 0 2000 700
",
   "No Loops_ScaleFactor":"0.630647",
   "No Loops_TopLeft":"-155,-101",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 910 -y 70 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 910 -y 50 -defaultsOSRD
preplace port AXIS_RDMX -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port S_AXI_ABM -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 910 -y 130 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 910 -y 150 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_pci_range_err_strb -pg 1 -lvl 4 -x 910 -y 580 -defaultsOSRD
preplace port port-id_pause_pci -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus pci_base -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace portBus pci_size -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 2 -x 390 -y 480 -defaultsOSRD
preplace inst axis_register_slice -pg 1 -lvl 1 -x 130 -y 290 -defaultsOSRD
preplace inst axis_throttle -pg 1 -lvl 2 -x 390 -y 310 -defaultsOSRD
preplace inst rdmx_to_pci -pg 1 -lvl 3 -x 730 -y 570 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 3 -x 730 -y 380 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 2 -x 390 -y 170 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 3 -x 730 -y 150 -defaultsOSRD
preplace inst one -pg 1 -lvl 2 -x 390 -y 60 -defaultsOSRD
preplace netloc one_dout 1 2 1 570 60n
preplace netloc pause_1 1 0 2 NJ 380 230J
preplace netloc pci_base_1 1 0 3 NJ 590 NJ 590 NJ
preplace netloc pci_size_1 1 0 3 NJ 610 NJ 610 NJ
preplace netloc pcie_bridge_axi_aclk 1 0 4 30 370 240 390 540 470 890
preplace netloc pcie_bridge_axi_aresetn 1 3 1 NJ 150
preplace netloc rdmx_to_pci_pci_range_err 1 3 1 NJ 580
preplace netloc resetn_in_1 1 0 3 20 480 230 570 NJ
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 2 1 560 140n
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 1 N 160
preplace netloc AXIS_IN_1 1 2 1 530 310n
preplace netloc AXIS_IN_2 1 0 1 NJ 270
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 170 NJ
preplace netloc S_AXI_ABM_1 1 0 2 NJ 470 NJ
preplace netloc axi_crossbar_0_M00_AXI 1 2 1 550 100n
preplace netloc axis_register_slice_M_AXIS 1 1 1 N 290
preplace netloc pcie_bridge_M_AXI_B 1 3 1 NJ 50
preplace netloc pcie_bridge_pcie_mgt 1 3 1 NJ 70
preplace netloc rdmx_to_pci_M_AXI 1 1 3 250 670 NJ 670 890
levelinfo -pg 1 0 130 390 730 910
pagesize -pg 1 -db -bbox -sgen -150 0 1090 680
"
}
0
