
####################################################################################
# Generated by Vivado 2018.2 built on 'Thu Jun 14 20:03:12 MDT 2018' by 'xbuild'
# Command Used: write_xdc -force H:/FPGA/S9miner_sample-master/P04_SD_BOOT/constrs_1.xdc -no_fixed_only
####################################################################################


####################################################################################
# Constraints from file : 'zynq_processing_system7_0_0.xdc'
####################################################################################

############################################################################
##
##  Xilinx, Inc. 2006            www.xilinx.com
############################################################################
##  File name :       ps7_constraints.xdc
##
##  Details :     Constraints file
##                    FPGA family:       zynq
##                    FPGA:              xc7z010clg400-1
##                    Device Size:        xc7z010
##                    Package:            clg400
##                    Speedgrade:         -1
##
##
############################################################################
############################################################################
############################################################################
# Clock constraints                                                        #
############################################################################


############################################################################
# I/O STANDARDS and Location Constraints                                   #
############################################################################

#  Enet 0 / mdio / MIO[53]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[53]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[53]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[53]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[53]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[53]}]
#  Enet 0 / mdc / MIO[52]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[52]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[52]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[52]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[52]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[52]}]
#  UART 1 / rx / MIO[49]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[49]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[49]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[49]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[49]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[49]}]
#  UART 1 / tx / MIO[48]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[48]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[48]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[48]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[48]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[48]}]
#  SD 0 / cd / MIO[46]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[46]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[46]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[46]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[46]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[46]}]
#  SD 0 / data[3] / MIO[45]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[45]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[45]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[45]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[45]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[45]}]
#  SD 0 / data[2] / MIO[44]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[44]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[44]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[44]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[44]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[44]}]
#  SD 0 / data[1] / MIO[43]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[43]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[43]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[43]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[43]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[43]}]
#  SD 0 / data[0] / MIO[42]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[42]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[42]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[42]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[42]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[42]}]
#  SD 0 / cmd / MIO[41]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[41]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[41]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[41]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[41]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[41]}]
#  SD 0 / clk / MIO[40]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[40]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[40]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[40]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[40]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[40]}]
#  Enet 0 / rx_ctl / MIO[27]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[27]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[27]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[27]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[27]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[27]}]
#  Enet 0 / rxd[3] / MIO[26]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[26]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[26]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[26]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[26]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[26]}]
#  Enet 0 / rxd[2] / MIO[25]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[25]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[25]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[25]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[25]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[25]}]
#  Enet 0 / rxd[1] / MIO[24]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[24]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[24]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[24]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[24]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[24]}]
#  Enet 0 / rxd[0] / MIO[23]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[23]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[23]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[23]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[23]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[23]}]
#  Enet 0 / rx_clk / MIO[22]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[22]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[22]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[22]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[22]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[22]}]
#  Enet 0 / tx_ctl / MIO[21]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[21]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[21]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[21]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[21]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[21]}]
#  Enet 0 / txd[3] / MIO[20]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[20]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[20]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[20]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[20]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[20]}]
#  Enet 0 / txd[2] / MIO[19]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[19]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[19]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[19]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[19]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[19]}]
#  Enet 0 / txd[1] / MIO[18]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[18]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[18]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[18]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[18]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[18]}]
#  Enet 0 / txd[0] / MIO[17]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[17]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[17]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[17]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[17]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[17]}]
#  Enet 0 / tx_clk / MIO[16]
set_property IOSTANDARD LVCMOS25 [get_ports {FIXED_IO_0_mio[16]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[16]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[16]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[16]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[16]}]
#  NAND Flash / busy / MIO[14]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[14]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[14]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[14]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[14]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[14]}]
#  NAND Flash / data[3] / MIO[13]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[13]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[13]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[13]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[13]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[13]}]
#  NAND Flash / data[7] / MIO[12]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[12]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[12]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[12]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[12]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[12]}]
#  NAND Flash / data[6] / MIO[11]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[11]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[11]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[11]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[11]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[11]}]
#  NAND Flash / data[5] / MIO[10]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[10]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[10]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[10]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[10]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[10]}]
#  NAND Flash / data[4] / MIO[9]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[9]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[9]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[9]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[9]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[9]}]
#  NAND Flash / re_b / MIO[8]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[8]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[8]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[8]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[8]}]
#  NAND Flash / cle / MIO[7]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[7]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[7]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[7]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[7]}]
#  NAND Flash / data[1] / MIO[6]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[6]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[6]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[6]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[6]}]
#  NAND Flash / data[0] / MIO[5]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[5]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[5]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[5]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[5]}]
#  NAND Flash / data[2] / MIO[4]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[4]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[4]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[4]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[4]}]
#  NAND Flash / we_b / MIO[3]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[3]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[3]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[3]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[3]}]
#  NAND Flash / ale / MIO[2]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[2]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[2]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[2]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[2]}]
#  NAND Flash / cs / MIO[0]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[0]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[0]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[0]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[0]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_0_ddr_vrp]
set_property SLEW FAST [get_ports FIXED_IO_0_ddr_vrp]
set_property PIO_DIRECTION BIDIR [get_ports FIXED_IO_0_ddr_vrp]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_0_ddr_vrn]
set_property SLEW FAST [get_ports FIXED_IO_0_ddr_vrn]
set_property PIO_DIRECTION BIDIR [get_ports FIXED_IO_0_ddr_vrn]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_we_n]
set_property SLEW SLOW [get_ports DDR_0_we_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_we_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_ras_n]
set_property SLEW SLOW [get_ports DDR_0_ras_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_ras_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_odt]
set_property SLEW SLOW [get_ports DDR_0_odt]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_odt]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_reset_n]
set_property SLEW FAST [get_ports DDR_0_reset_n]
set_property PIO_DIRECTION BIDIR [get_ports DDR_0_reset_n]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[3]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[2]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[1]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[0]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[3]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[2]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[1]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[0]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[9]}]
set_property SLEW FAST [get_ports {DDR_0_dq[9]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[8]}]
set_property SLEW FAST [get_ports {DDR_0_dq[8]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[7]}]
set_property SLEW FAST [get_ports {DDR_0_dq[7]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[6]}]
set_property SLEW FAST [get_ports {DDR_0_dq[6]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[5]}]
set_property SLEW FAST [get_ports {DDR_0_dq[5]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[4]}]
set_property SLEW FAST [get_ports {DDR_0_dq[4]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[3]}]
set_property SLEW FAST [get_ports {DDR_0_dq[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[31]}]
set_property SLEW FAST [get_ports {DDR_0_dq[31]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[30]}]
set_property SLEW FAST [get_ports {DDR_0_dq[30]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[2]}]
set_property SLEW FAST [get_ports {DDR_0_dq[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[29]}]
set_property SLEW FAST [get_ports {DDR_0_dq[29]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[28]}]
set_property SLEW FAST [get_ports {DDR_0_dq[28]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[27]}]
set_property SLEW FAST [get_ports {DDR_0_dq[27]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[26]}]
set_property SLEW FAST [get_ports {DDR_0_dq[26]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[25]}]
set_property SLEW FAST [get_ports {DDR_0_dq[25]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[24]}]
set_property SLEW FAST [get_ports {DDR_0_dq[24]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[23]}]
set_property SLEW FAST [get_ports {DDR_0_dq[23]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[22]}]
set_property SLEW FAST [get_ports {DDR_0_dq[22]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[21]}]
set_property SLEW FAST [get_ports {DDR_0_dq[21]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[20]}]
set_property SLEW FAST [get_ports {DDR_0_dq[20]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[1]}]
set_property SLEW FAST [get_ports {DDR_0_dq[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[19]}]
set_property SLEW FAST [get_ports {DDR_0_dq[19]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[18]}]
set_property SLEW FAST [get_ports {DDR_0_dq[18]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[17]}]
set_property SLEW FAST [get_ports {DDR_0_dq[17]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[16]}]
set_property SLEW FAST [get_ports {DDR_0_dq[16]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[15]}]
set_property SLEW FAST [get_ports {DDR_0_dq[15]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[14]}]
set_property SLEW FAST [get_ports {DDR_0_dq[14]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[13]}]
set_property SLEW FAST [get_ports {DDR_0_dq[13]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[12]}]
set_property SLEW FAST [get_ports {DDR_0_dq[12]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[11]}]
set_property SLEW FAST [get_ports {DDR_0_dq[11]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[10]}]
set_property SLEW FAST [get_ports {DDR_0_dq[10]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[0]}]
set_property SLEW FAST [get_ports {DDR_0_dq[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[3]}]
set_property SLEW FAST [get_ports {DDR_0_dm[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[2]}]
set_property SLEW FAST [get_ports {DDR_0_dm[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[1]}]
set_property SLEW FAST [get_ports {DDR_0_dm[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[0]}]
set_property SLEW FAST [get_ports {DDR_0_dm[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_cs_n]
set_property SLEW SLOW [get_ports DDR_0_cs_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_cs_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_cke]
set_property SLEW SLOW [get_ports DDR_0_cke]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_cke]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_0_ck_p]
set_property SLEW FAST [get_ports DDR_0_ck_p]
set_property PIO_DIRECTION INPUT [get_ports DDR_0_ck_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_0_ck_n]
set_property SLEW FAST [get_ports DDR_0_ck_n]
set_property PIO_DIRECTION INPUT [get_ports DDR_0_ck_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_cas_n]
set_property SLEW SLOW [get_ports DDR_0_cas_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_cas_n]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_ba[2]}]
set_property SLEW SLOW [get_ports {DDR_0_ba[2]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_ba[1]}]
set_property SLEW SLOW [get_ports {DDR_0_ba[1]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_ba[0]}]
set_property SLEW SLOW [get_ports {DDR_0_ba[0]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[9]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[9]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[8]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[8]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[7]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[7]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[6]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[6]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[5]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[5]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[4]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[4]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[3]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[3]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[2]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[2]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[1]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[1]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[14]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[14]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[14]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[13]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[13]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[12]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[12]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[11]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[11]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[10]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[10]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[0]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[0]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_0_ps_porb]
set_property SLEW FAST [get_ports FIXED_IO_0_ps_porb]
set_property IOSTANDARD LVCMOS25 [get_ports FIXED_IO_0_ps_srstb]
set_property SLEW FAST [get_ports FIXED_IO_0_ps_srstb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_0_ps_clk]
set_property PACKAGE_PIN B10 [get_ports FIXED_IO_0_ps_srstb]
set_property PACKAGE_PIN P4 [get_ports DDR_0_ras_n]
set_property PACKAGE_PIN C7 [get_ports FIXED_IO_0_ps_porb]
set_property PACKAGE_PIN N5 [get_ports DDR_0_odt]
set_property PACKAGE_PIN C11 [get_ports {FIXED_IO_0_mio[53]}]
set_property PACKAGE_PIN C10 [get_ports {FIXED_IO_0_mio[52]}]
set_property PACKAGE_PIN C12 [get_ports {FIXED_IO_0_mio[49]}]
set_property PACKAGE_PIN B12 [get_ports {FIXED_IO_0_mio[48]}]
set_property PACKAGE_PIN D16 [get_ports {FIXED_IO_0_mio[46]}]
set_property PACKAGE_PIN B15 [get_ports {FIXED_IO_0_mio[45]}]
set_property PACKAGE_PIN F13 [get_ports {FIXED_IO_0_mio[44]}]
set_property PACKAGE_PIN A9 [get_ports {FIXED_IO_0_mio[43]}]
set_property PACKAGE_PIN E12 [get_ports {FIXED_IO_0_mio[42]}]
set_property PACKAGE_PIN C17 [get_ports {FIXED_IO_0_mio[41]}]
set_property PACKAGE_PIN D14 [get_ports {FIXED_IO_0_mio[40]}]
set_property PACKAGE_PIN D13 [get_ports {FIXED_IO_0_mio[27]}]
set_property PACKAGE_PIN A15 [get_ports {FIXED_IO_0_mio[26]}]
set_property PACKAGE_PIN F15 [get_ports {FIXED_IO_0_mio[25]}]
set_property PACKAGE_PIN A16 [get_ports {FIXED_IO_0_mio[24]}]
set_property PACKAGE_PIN D11 [get_ports {FIXED_IO_0_mio[23]}]
set_property PACKAGE_PIN B17 [get_ports {FIXED_IO_0_mio[22]}]
set_property PACKAGE_PIN F14 [get_ports {FIXED_IO_0_mio[21]}]
set_property PACKAGE_PIN A17 [get_ports {FIXED_IO_0_mio[20]}]
set_property PACKAGE_PIN D10 [get_ports {FIXED_IO_0_mio[19]}]
set_property PACKAGE_PIN B18 [get_ports {FIXED_IO_0_mio[18]}]
set_property PACKAGE_PIN E14 [get_ports {FIXED_IO_0_mio[17]}]
set_property PACKAGE_PIN A19 [get_ports {FIXED_IO_0_mio[16]}]
set_property PACKAGE_PIN C5 [get_ports {FIXED_IO_0_mio[14]}]
set_property PACKAGE_PIN E8 [get_ports {FIXED_IO_0_mio[13]}]
set_property PACKAGE_PIN D9 [get_ports {FIXED_IO_0_mio[12]}]
set_property PACKAGE_PIN C6 [get_ports {FIXED_IO_0_mio[11]}]
set_property PACKAGE_PIN E9 [get_ports {FIXED_IO_0_mio[10]}]
set_property PACKAGE_PIN B5 [get_ports {FIXED_IO_0_mio[9]}]
set_property PACKAGE_PIN D5 [get_ports {FIXED_IO_0_mio[8]}]
set_property PACKAGE_PIN D8 [get_ports {FIXED_IO_0_mio[7]}]
set_property PACKAGE_PIN A5 [get_ports {FIXED_IO_0_mio[6]}]
set_property PACKAGE_PIN A6 [get_ports {FIXED_IO_0_mio[5]}]
set_property PACKAGE_PIN B7 [get_ports {FIXED_IO_0_mio[4]}]
set_property PACKAGE_PIN D6 [get_ports {FIXED_IO_0_mio[3]}]
set_property PACKAGE_PIN B8 [get_ports {FIXED_IO_0_mio[2]}]
set_property PACKAGE_PIN E6 [get_ports {FIXED_IO_0_mio[0]}]
set_property PACKAGE_PIN B4 [get_ports DDR_0_reset_n]
set_property PACKAGE_PIN W5 [get_ports {DDR_0_dqs_p[3]}]
set_property PACKAGE_PIN M5 [get_ports DDR_0_we_n]
set_property PACKAGE_PIN G5 [get_ports FIXED_IO_0_ddr_vrn]
set_property PACKAGE_PIN H5 [get_ports FIXED_IO_0_ddr_vrp]
set_property PACKAGE_PIN N2 [get_ports {DDR_0_addr[0]}]
set_property PACKAGE_PIN K2 [get_ports {DDR_0_addr[1]}]
set_property PACKAGE_PIN M3 [get_ports {DDR_0_addr[2]}]
set_property PACKAGE_PIN K3 [get_ports {DDR_0_addr[3]}]
set_property PACKAGE_PIN M4 [get_ports {DDR_0_addr[4]}]
set_property PACKAGE_PIN L1 [get_ports {DDR_0_addr[5]}]
set_property PACKAGE_PIN L4 [get_ports {DDR_0_addr[6]}]
set_property PACKAGE_PIN K4 [get_ports {DDR_0_addr[7]}]
set_property PACKAGE_PIN K1 [get_ports {DDR_0_addr[8]}]
set_property PACKAGE_PIN J4 [get_ports {DDR_0_addr[9]}]
set_property PACKAGE_PIN F5 [get_ports {DDR_0_addr[10]}]
set_property PACKAGE_PIN G4 [get_ports {DDR_0_addr[11]}]
set_property PACKAGE_PIN E4 [get_ports {DDR_0_addr[12]}]
set_property PACKAGE_PIN F4 [get_ports {DDR_0_addr[14]}]
set_property PACKAGE_PIN D4 [get_ports {DDR_0_addr[13]}]
set_property PACKAGE_PIN L5 [get_ports {DDR_0_ba[0]}]
set_property PACKAGE_PIN R4 [get_ports {DDR_0_ba[1]}]
set_property PACKAGE_PIN J5 [get_ports {DDR_0_ba[2]}]
set_property PACKAGE_PIN P5 [get_ports DDR_0_cas_n]
set_property PACKAGE_PIN N3 [get_ports DDR_0_cke]
set_property PACKAGE_PIN M2 [get_ports DDR_0_ck_n]
set_property PACKAGE_PIN L2 [get_ports DDR_0_ck_p]
set_property PACKAGE_PIN E7 [get_ports FIXED_IO_0_ps_clk]
set_property PACKAGE_PIN N1 [get_ports DDR_0_cs_n]
set_property PACKAGE_PIN A1 [get_ports {DDR_0_dm[0]}]
set_property PACKAGE_PIN F1 [get_ports {DDR_0_dm[1]}]
set_property PACKAGE_PIN T1 [get_ports {DDR_0_dm[2]}]
set_property PACKAGE_PIN Y1 [get_ports {DDR_0_dm[3]}]
set_property PACKAGE_PIN C3 [get_ports {DDR_0_dq[0]}]
set_property PACKAGE_PIN B3 [get_ports {DDR_0_dq[1]}]
set_property PACKAGE_PIN A2 [get_ports {DDR_0_dq[2]}]
set_property PACKAGE_PIN A4 [get_ports {DDR_0_dq[3]}]
set_property PACKAGE_PIN D3 [get_ports {DDR_0_dq[4]}]
set_property PACKAGE_PIN D1 [get_ports {DDR_0_dq[5]}]
set_property PACKAGE_PIN C1 [get_ports {DDR_0_dq[6]}]
set_property PACKAGE_PIN E1 [get_ports {DDR_0_dq[7]}]
set_property PACKAGE_PIN E2 [get_ports {DDR_0_dq[8]}]
set_property PACKAGE_PIN E3 [get_ports {DDR_0_dq[9]}]
set_property PACKAGE_PIN G3 [get_ports {DDR_0_dq[10]}]
set_property PACKAGE_PIN H3 [get_ports {DDR_0_dq[11]}]
set_property PACKAGE_PIN J3 [get_ports {DDR_0_dq[12]}]
set_property PACKAGE_PIN H2 [get_ports {DDR_0_dq[13]}]
set_property PACKAGE_PIN H1 [get_ports {DDR_0_dq[14]}]
set_property PACKAGE_PIN J1 [get_ports {DDR_0_dq[15]}]
set_property PACKAGE_PIN P1 [get_ports {DDR_0_dq[16]}]
set_property PACKAGE_PIN P3 [get_ports {DDR_0_dq[17]}]
set_property PACKAGE_PIN R3 [get_ports {DDR_0_dq[18]}]
set_property PACKAGE_PIN R1 [get_ports {DDR_0_dq[19]}]
set_property PACKAGE_PIN T4 [get_ports {DDR_0_dq[20]}]
set_property PACKAGE_PIN U4 [get_ports {DDR_0_dq[21]}]
set_property PACKAGE_PIN U2 [get_ports {DDR_0_dq[22]}]
set_property PACKAGE_PIN U3 [get_ports {DDR_0_dq[23]}]
set_property PACKAGE_PIN V1 [get_ports {DDR_0_dq[24]}]
set_property PACKAGE_PIN Y3 [get_ports {DDR_0_dq[25]}]
set_property PACKAGE_PIN W1 [get_ports {DDR_0_dq[26]}]
set_property PACKAGE_PIN Y4 [get_ports {DDR_0_dq[27]}]
set_property PACKAGE_PIN Y2 [get_ports {DDR_0_dq[28]}]
set_property PACKAGE_PIN W3 [get_ports {DDR_0_dq[29]}]
set_property PACKAGE_PIN V2 [get_ports {DDR_0_dq[30]}]
set_property PACKAGE_PIN V3 [get_ports {DDR_0_dq[31]}]
set_property PACKAGE_PIN B2 [get_ports {DDR_0_dqs_n[0]}]
set_property PACKAGE_PIN F2 [get_ports {DDR_0_dqs_n[1]}]
set_property PACKAGE_PIN T2 [get_ports {DDR_0_dqs_n[2]}]
set_property PACKAGE_PIN W4 [get_ports {DDR_0_dqs_n[3]}]
set_property PACKAGE_PIN C2 [get_ports {DDR_0_dqs_p[0]}]
set_property PACKAGE_PIN G2 [get_ports {DDR_0_dqs_p[1]}]
set_property PACKAGE_PIN R2 [get_ports {DDR_0_dqs_p[2]}]
set_property SLEW FAST [get_ports FIXED_IO_0_ps_clk]



# Vivado Generated physical constraints 

set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_CAS_n_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_CKE_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_CS_n_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_Clk_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_Clk_n_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_DRSTB_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_ODT_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_RAS_n_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_VRN_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_VRP_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/DDR_WEB_BIBUF]
set_property BEL PS7 [get_cells zynq_i/processing_system7_0/inst/PS7_i]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/PS_CLK_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/PS_PORB_BIBUF]
set_property BEL BUFBIDI [get_cells zynq_i/processing_system7_0/inst/PS_SRSTB_BIBUF]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[0].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[10].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[11].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[12].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[13].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[14].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[15].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[16].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[17].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[18].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[19].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[1].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[20].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[21].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[22].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[23].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[24].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[25].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[26].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[27].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[28].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[29].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[2].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[30].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[31].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[32].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[33].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[34].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[35].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[36].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[37].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[38].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[39].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[3].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[40].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[41].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[42].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[43].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[44].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[45].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[46].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[47].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[48].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[49].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[4].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[50].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[51].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[52].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[53].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[5].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[6].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[7].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[8].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk13[9].MIO_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk14[0].DDR_BankAddr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk14[1].DDR_BankAddr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk14[2].DDR_BankAddr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[0].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[10].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[11].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[12].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[13].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[14].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[1].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[2].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[3].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[4].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[5].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[6].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[7].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[8].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk15[9].DDR_Addr_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk16[0].DDR_DM_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk16[1].DDR_DM_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk16[2].DDR_DM_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk16[3].DDR_DM_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[0].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[10].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[11].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[12].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[13].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[14].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[15].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[16].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[17].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[18].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[19].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[1].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[20].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[21].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[22].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[23].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[24].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[25].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[26].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[27].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[28].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[29].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[2].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[30].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[31].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[3].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[4].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[5].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[6].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[7].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[8].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk17[9].DDR_DQ_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk18[0].DDR_DQS_n_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk18[1].DDR_DQS_n_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk18[2].DDR_DQS_n_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk18[3].DDR_DQS_n_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk19[0].DDR_DQS_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk19[1].DDR_DQS_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk19[2].DDR_DQS_BIBUF}]
set_property BEL BUFBIDI [get_cells {zynq_i/processing_system7_0/inst/genblk19[3].DDR_DQS_BIBUF}]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
