.. _sec-asm:

Assembler
=========

.. contents::
   :local:
   :depth: 4

This chapter include the assembly programming support in Cpu0 backend.

When it comes to assembly language programming, there are two type of
writting in C/C++ as follows,

.. rubric:: ordinary assembly
.. code-block:: cpp-objdump

  asm("ld	$2, 8($sp)");

.. rubric:: inline assembly
.. code-block:: cpp-objdump

  int foo = 10;
  const int bar = 15;
  
  __asm__ __volatile__("addu %0,%1,%2"
                       :"=r"(foo) // 5
                       :"r"(foo), "r"(bar)
                       );

In llvm, the first is supported by LLVM AsmParser, and the second is inline 
assembly handler.
With AsmParser and inline assembly support in Cpu0 backend, we can hand-code 
the assembly language in C/C++ file and translate it into obj (elf format). 


AsmParser support
------------------

This section lists all the AsmParser code for Cpu0 backend with only a few 
explanation. Please refer here [#]_ for more AsmParser explanation.

Run Chapter10_1/ with ch11_1.cpp will get the following error message.

.. rubric:: lbdex/input/ch11_1.cpp
.. literalinclude:: ../lbdex/input/ch11_1.cpp
    :start-after: /// start

.. code-block:: console

  JonathantekiiMac:input Jonathan$ clang -c ch11_1.cpp -emit-llvm -o 
  ch11_1.bc
  JonathantekiiMac:input Jonathan$ /Users/Jonathan/llvm/test/cmake_debug_
  build/Debug/bin/llc -march=cpu0 -relocation-model=pic -filetype=obj ch11_1.bc 
  -o ch11_1.cpu0.o
  LLVM ERROR: Inline asm not supported by this streamer because we don't have 
  an asm parser for this target
  
Since we havn't implemented Cpu0 assembler, it has the error message as above. 
The Cpu0 can translate LLVM IR into assembly and obj directly, but it cannot 
translate hand-code assembly instructions into obj. 

Code structure explanation
~~~~~~~~~~~~~~~~~~~~~~~~~~

Directory AsmParser handle the assembly to obj translation.
The assembling Data Flow Diagram (DFD) as follows,

.. _asm-f1: 
.. graphviz:: ../Fig/asm/asmDfd.gv


.. _asm-f2: 
.. graphviz:: ../Fig/asm/asmDfdEx.gv

  
Given an example of assembly instruction "add $v1, $v0, $at", llvm AsmParser
kernel call backend ParseInstruction() of Cpu0AsmParser.cpp when it 
parses and recognises that the first token at the beginning of line is identifier. 
ParseInstruction() parses one assembly instruction, creates Operands and 
return to llvm AsmParser. Then AsmParser calls backend MatchAndEmitInstruction() 
to set Opcode and Operands to MCInst, then encoder can encode binary instruction
from MCInst with the information come from Cpu0InstrInfo.td which includes binary
value for Opcode ID and Operand IDs of the instruction.

List the key functions and data structure of MatchAndEmitInstruction() and 
encodeInstruction(), explaining in comments which begin with ///.

.. rubric:: llvm/cmake_debug_build/lib/Target/Cpu0/Cpu0GenAsmMatcher.inc
.. code-block:: c++
  
  enum InstructionConversionKind {
    Convert__Reg1_0__Reg1_1__Reg1_2,
    Convert__Reg1_0__Reg1_1__Imm1_2,
    ...
    CVT_NUM_SIGNATURES
  };
  
  } // end anonymous namespace
  
    struct MatchEntry {
      uint16_t Mnemonic;
      uint16_t Opcode;
      uint8_t ConvertFn;
      uint32_t RequiredFeatures;
      uint8_t Classes[3];
      StringRef getMnemonic() const {
        return StringRef(MnemonicTable + Mnemonic + 1,
                         MnemonicTable[Mnemonic]);
      }
    };
    
  static const MatchEntry MatchTable0[] = {
    { 0 /* add */, Cpu0::ADD, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_CPURegs, MCK_CPURegs, MCK_CPURegs }, },
    { 4 /* addiu */, Cpu0::ADDiu, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_CPURegs, MCK_CPURegs, MCK_Imm }, },
    ...
  };
  
  unsigned Cpu0AsmParser::
  MatchInstructionImpl(const OperandVector &Operands,
                       MCInst &Inst, uint64_t &ErrorInfo,
                       bool matchingInlineAsm, unsigned VariantID) {
    ...
    // Find the appropriate table for this asm variant.
    const MatchEntry *Start, *End;
    switch (VariantID) {
    default: llvm_unreachable("invalid variant!");
    case 0: Start = std::begin(MatchTable0); End = std::end(MatchTable0); break;
    }
    // Search the table.
    auto MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());
    ...
    for (const MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;
         it != ie; ++it) {
      ...
      // We have selected a definite instruction, convert the parsed
      // operands into the appropriate MCInst.
      
      /// For instance ADD , V1, AT, V0
      /// MnemonicRange.first = &MatchTable0[0]
      /// MnemonicRange.second = &MatchTable0[1]
      /// it.ConvertFn = Convert__Reg1_0__Reg1_1__Reg1_2
  
      convertToMCInst(it->ConvertFn, Inst, it->Opcode, Operands);
      ...
    }
    ...
  }
  
  static const uint8_t ConversionTable[CVT_NUM_SIGNATURES][9] = {
    // Convert__Reg1_0__Reg1_1__Reg1_2
    { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
    // Convert__Reg1_0__Reg1_1__Imm1_2
    { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
    ...
  };
  
  /// When kind = Convert__Reg1_0__Reg1_1__Reg1_2, ConversionTable[Kind] is equal to CVT_95_Reg
  /// For Operands[1], Operands[2], Operands[3] do the following:
  ///   static_cast<Cpu0Operand&>(*Operands[OpIdx]).addRegOperands(Inst, 1);
  /// Since p = 0, 2, 4, then OpIdx = 1, 2, 3 when OpIdx=*(p+1).
  /// Since, Operands[1] = V1, Operands[2] = AT, Operands[3] = V0, 
  ///   for "ADD , V1, AT, V0" which created by ParseInstruction().
  /// Inst.Opcode = ADD, Inst.Operand[0] = V1, Inst.Operand[1] = AT, 
  ///   Inst.Operand[2] = V0.
  void Cpu0AsmParser::
  convertToMCInst(unsigned Kind, MCInst &Inst, unsigned Opcode,
                  const OperandVector &Operands) {
    assert(Kind < CVT_NUM_SIGNATURES && "Invalid signature!");
    const uint8_t *Converter = ConversionTable[Kind];
    unsigned OpIdx;
    Inst.setOpcode(Opcode);
    for (const uint8_t *p = Converter; *p; p+= 2) {
      OpIdx = *(p + 1);
      switch (*p) {
      default: llvm_unreachable("invalid conversion entry!");
      case CVT_Reg:
        static_cast<Cpu0Operand&>(*Operands[OpIdx]).addRegOperands(Inst, 1);
        break;
      ...
      }
    }
  }

.. rubric:: lbdex/chapters/Chapter11_1/AsmParser/Cpu0AsmParser.cpp
.. code-block:: c++

  /// For "ADD , V1, AT, V0", ParseInstruction() set Operands[1].Reg.RegNum = V1, 
  ///   Operands[2].Reg.RegNum = AT, ..., by Cpu0Operand::CreateReg(RegNo, S,
  ///   Parser.getTok().getLoc()) in calling ParseOperand().
  /// So, after (*Operands[1..3]).addRegOperands(Inst, 1), 
  ///   Inst.Opcode = ADD, Inst.Operand[0] = V1, Inst.Operand[1] = AT, 
  ///   Inst.Operand[2] = V0.
  class Cpu0Operand : public MCParsedAsmOperand {
    ...
    void addRegOperands(MCInst &Inst, unsigned N) const {
      assert(N == 1 && "Invalid number of operands!");
      Inst.addOperand(MCOperand::createReg(getReg()));
    }
    ...    
    unsigned getReg() const override {
      assert((Kind == k_Register) && "Invalid access!");
      return Reg.RegNum;
    }
    ...
  }

.. rubric:: lbdex/chapters/Chapter11_1/MCTargetDesc/Cpu0MCCodeEmitter.cpp
.. code-block:: c++
  
  void Cpu0MCCodeEmitter::
  encodeInstruction(const MCInst &MI, raw_ostream &OS,
                    SmallVectorImpl<MCFixup> &Fixups,
                    const MCSubtargetInfo &STI) const
  {
    uint32_t Binary = getBinaryCodeForInstr(MI, Fixups, STI);
    ...
    EmitInstruction(Binary, Size, OS);
  }

.. rubric:: llvm/cmake_debug_build/lib/Target/Cpu0/Cpu0GenMCCodeEmitter.inc
.. code-block:: c++
  
  uint64_t Cpu0MCCodeEmitter::getBinaryCodeForInstr(const MCInst &MI,
      SmallVectorImpl<MCFixup> &Fixups,
      const MCSubtargetInfo &STI) const {
    static const uint64_t InstBits[] = {
      ...
      UINT64_C(318767104),	// ADD  /// 318767104=0x13000000
      ...
    };
    ...
    
    const unsigned opcode = MI.getOpcode();
    ...
    switch (opcode) {
      case Cpu0::ADD:
      ...
        // op: ra
        op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
        Value |= (op & UINT64_C(15)) << 20;
        // op: rb
        op = getMachineOpValue(MI, MI.getOperand(1), Fixups, STI);
        Value |= (op & UINT64_C(15)) << 16;
        // op: rc
        op = getMachineOpValue(MI, MI.getOperand(2), Fixups, STI);
        Value |= (op & UINT64_C(15)) << 12;
        break;
      }
      ...
    }
    return Value;
  }


.. _asm-f3: 
.. graphviz:: ../Fig/asm/asmDfdEx2.gv
  

.. _asm-f4: 
.. graphviz:: ../Fig/asm/asmDfdEx3.gv


MatchTable0 include all the possibile combinations of opcode and operands type.
Even the assembly instruction of user input may pass Cpu0AsmParser in syntax 
check, the MatchAndEmitInstruction() still can be fail. For example, instruction 
"asm("move $3, $2);" can pass but "asm("move $3, $2, $1");" will fail. 
  

Code list and some detail functions explanation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
The Chapter11_1/ include AsmParser implementation as follows,

.. rubric:: lbdex/chapters/Chapter11_1/AsmParser/Cpu0AsmParser.cpp
.. literalinclude:: ../lbdex/Cpu0/AsmParser/Cpu0AsmParser.cpp

.. rubric:: lbdex/chapters/Chapter11_1/AsmParser/CMakeLists.txt
.. literalinclude:: ../lbdex/Cpu0/AsmParser/CMakeLists.txt

.. rubric:: lbdex/chapters/Chapter11_1/AsmParser/LLVMBuild.txt
.. literalinclude:: ../lbdex/Cpu0/AsmParser/LLVMBuild.txt


The Cpu0AsmParser.cpp contains one thousand lines of code which do the assembly 
language parsing. You can understand it with a little patience only.
To let files in directory of AsmParser be built, modify CMakeLists.txt and 
LLVMBuild.txt as follows,

.. rubric:: lbdex/chapters/Chapter11_1/CMakeLists.txt
.. literalinclude:: ../lbdex/Cpu0/CMakeLists.txt
    :start-after: #if CH >= CH11_1 1
    :end-before: #endif


  
.. rubric:: lbdex/chapters/Chapter11_1/LLVMBuild.txt
.. literalinclude:: ../lbdex/Cpu0/LLVMBuild.txt
    :start-after: [common]
    :end-before: #if CH >= CH11_1 1
.. literalinclude:: ../lbdex/Cpu0/LLVMBuild.txt
    :start-after: #if CH >= CH11_1 1
    :end-before: #endif
.. literalinclude:: ../lbdex/Cpu0/LLVMBuild.txt
    :start-after: #if CH >= CH11_1 2
    :end-before: #endif

.. rubric:: lbdex/chapters/Chapter11_1/Cpu0Asm.td
.. literalinclude:: ../lbdex/Cpu0/Cpu0Asm.td

.. rubric:: lbdex/chapters/Chapter11_1/Cpu0RegisterInfoGPROutForAsm.td
.. literalinclude:: ../lbdex/Cpu0/Cpu0RegisterInfoGPROutForAsm.td


The CMakeLists.txt adds code as above to generate Cpu0GenAsmMatcher.inc 
used by Cpu0AsmParser.cpp. 
Cpu0Asm.td include Cpu0RegisterInfoGPROutForAsm.td which define GPROut to 
CPURegs while Cpu0Other.td include Cpu0RegisterInfoGPROutForOther.td which 
define GPROut to CPURegs exclude SW. 
Cpu0Other.td is used when translating llvm IR to Cpu0 instruction. 
In latter case, the register SW is reserved for keeping the CPU status and not 
allowed to be allocated as a general purpose register. 
For example, if setting GPROut to include SW, when compile with C statement 
"a = (b & c);", it may generate instruction "and $sw, $1, $2", as a result that 
interrupt status in $sw will be destroyed. 
When programming in assembly, instruction "andi $sw, $sw, 0xffdf" is allowed. 
This assembly program is accepted and Cpu0 backend treats it safe since 
assembler programmer can disable trace debug message by
"andi $sw, $sw, 0xffdf" and enable debug message by "ori $sw, $sw, 0x0020".
In addition, the interrupt bits can also be enabled or disabled by "ori" and 
"andi" instructions.

The EPC must set to CPURegs as follows, otherwise, MatchInstructionImpl() of 
MatchAndEmitInstruction() will return fail for "asm("mfc0 $pc, $epc");".

.. rubric:: lbdex/chapters/Chapter2/Cpu0RegisterInfo.td
.. code-block:: c++

  def CPURegs : RegisterClass<"Cpu0", [i32], 32, (add
    ...
    , PC, EPC)>;

.. rubric:: lbdex/chapters/Chapter11_1/Cpu0.td
.. literalinclude:: ../lbdex/Cpu0/Cpu0.td
    :start-after: #if CH >= CH11_1 1
    :end-before: //#endif
    
.. code-block:: c++

  def Cpu0 : Target {
    ...

.. literalinclude:: ../lbdex/Cpu0/Cpu0.td
    :start-after: #if CH >= CH11_1 2
    :end-before: //#endif

.. code-block:: c++

  }
  
.. rubric:: lbdex/chapters/Chapter11_1/Cpu0InstrFormats.td
.. literalinclude:: ../lbdex/Cpu0/Cpu0InstrFormats.td
    :start-after: #if CH >= CH11_1
    :end-before: //#endif
  
.. rubric:: lbdex/chapters/Chapter11_1/Cpu0InstrInfo.td
.. code-block:: c++

  def Cpu0MemAsmOperand : AsmOperandClass {
    let Name = "Mem";
    let ParserMethod = "parseMemOperand";
  }
  
  // Address operand
  def mem : Operand<i32> {
    ...
    let ParserMatchClass = Cpu0MemAsmOperand;
  }
  ...

.. literalinclude:: ../lbdex/Cpu0/Cpu0InstrInfo.td
    :start-after: #if CH >= CH11_1 3
    :end-before: //#endif


Above Cpu0InstrInfo.td declare the **let ParserMethod = "parseMemOperand"** and 
implement the 
parseMemOperand() in Cpu0AsmParser.cpp to handle the **"mem"** operand which 
used in Cpu0 instructions ld and st. 
For example, ld $2, 4($sp), the **mem** operand is 4($sp). 
Accompany with **"let ParserMatchClass = Cpu0MemAsmOperand;"**, 
LLVM will call parseMemOperand() of Cpu0AsmParser.cpp when it meets the assembly 
**mem** operand 4($sp). With above **"let"** assignment, TableGen will generate 
the following structure and functions in Cpu0GenAsmMatcher.inc.

.. rubric:: cmake_debug_build/lib/Target/Cpu0/Cpu0GenAsmMatcher.inc
.. code-block:: c++
  
    enum OperandMatchResultTy {
      MatchOperand_Success,    // operand matched successfully
      MatchOperand_NoMatch,    // operand did not match
      MatchOperand_ParseFail   // operand matched but had errors
    };
    OperandMatchResultTy MatchOperandParserImpl(
      OperandVector &Operands,
      StringRef Mnemonic);
    OperandMatchResultTy tryCustomParseOperand(
      OperandVector &Operands,
      unsigned MCK);
  ...
  Cpu0AsmParser::OperandMatchResultTy Cpu0AsmParser::
  tryCustomParseOperand(OperandVector &Operands,
              unsigned MCK) {
  
    switch(MCK) {
    case MCK_Mem:
      return parseMemOperand(Operands);
    default:
      return MatchOperand_NoMatch;
    }
    return MatchOperand_NoMatch;
  }
  
  Cpu0AsmParser::OperandMatchResultTy Cpu0AsmParser::
  MatchOperandParserImpl(OperandVector &Operands,
               StringRef Mnemonic) {
    ...
  }
  
  /// MatchClassKind - The kinds of classes which participate in
  /// instruction matching.
  enum MatchClassKind {
    ...
    MCK_Mem, // user defined class 'Cpu0MemAsmOperand'
    ...
  };


Above three Pseudo Instruction definitions in Cpu0InstrInfo.td, such as 
LoadImm32Reg, are handled by Cpu0AsmParser.cpp as follows,

.. rubric:: lbdex/chapters/Chapter11_1/AsmParser/Cpu0AsmParser.cpp
.. literalinclude:: ../lbdex/Cpu0/AsmParser/Cpu0AsmParser.cpp
    :start-after: //@1 {
    :end-before: //@1 }
.. literalinclude:: ../lbdex/Cpu0/AsmParser/Cpu0AsmParser.cpp
    :start-after: //@2 {
    :end-before: //@2 }

.. code-block:: c++

    ...
  }

Finally, remind that the CPURegs as below must follow the order of register 
number because AsmParser uses them when do register number encoding.

.. rubric:: lbdex/chapters/Chapter11_1/Cpu0RegisterInfo.td
.. literalinclude:: ../lbdex/Cpu0/Cpu0RegisterInfo.td
    :start-after: //@Registers
    :end-before: //#if CH >= CH4_1 2


Run Chapter11_1/ with ch11_1.cpp to get the correct result as follows,

.. code-block:: console

  JonathantekiiMac:input Jonathan$ /Users/Jonathan/llvm/test/cmake_debug_
  build/Debug/bin/llc -march=cpu0 -relocation-model=pic -filetype=obj ch11_1.bc -o 
  ch11_1.cpu0.o
  JonathantekiiMac:input Jonathan$ /Users/Jonathan/llvm/test/cmake_debug_
  build/Debug/bin/llvm-objdump -d ch11_1.cpu0.o
  
  ch11_1.cpu0.o:  file format ELF32-unknown
  
  Disassembly of section .text:
  .text:
         0:	01 2d 00 08                                  	ld	$2, 8($sp)
         4:	02 0d 00 04                                  	st	$zero, 4($sp)
         8:	09 30 00 00                                  	addiu	$3, $zero, 0
         c:	13 31 20 00                                  	add	$3, $1, $2
        10:	14 32 30 00                                  	sub	$3, $2, $3
        ...

The instructions cmp and jeg printed with explicit $sw displayed in assembly 
and disassembly. You can change the code in AsmParser and Dissassembly (the last 
chapter) to hide the $sw printed in these instructions (such as "jeq 20" 
rather than "jeq $sw, 20").

Both AsmParser and Cpu0AsmParser inherited from MCAsmParser as follows,

.. rubric:: src/lib/MC/MCParser/AsmParser.cpp
.. code-block:: c++

  class AsmParser : public MCAsmParser {
    ...
  }
  ...

AsmParser will call functions ParseInstruction() and MatchAndEmitInstruction()
of Cpu0AsmParser as follows,

.. rubric:: src/lib/MC/MCParser/AsmParser.cpp
.. code-block:: c++

  bool AsmParser::parseStatement(ParseStatementInfo &Info) {
    ...
    // Directives start with "."
    if (IDVal[0] == '.' && IDVal != ".") {
      // First query the target-specific parser. It will return 'true' if it
      // isn't interested in this directive.
      if (!getTargetParser().ParseDirective(ID))
        return false;
      ...
    }
    ...
    bool HadError = getTargetParser().ParseInstruction(IInfo, OpcodeStr, IDLoc,
                                                       Info.ParsedOperands);
    ...
    // If parsing succeeded, match the instruction.
    if (!HadError) {
      unsigned ErrorInfo;
      getTargetParser().MatchAndEmitInstruction(IDLoc, Info.Opcode,
                                                Info.ParsedOperands, Out,
                                                ErrorInfo, ParsingInlineAsm);
    }
    ...
  }

The other functions in Cpu0AsmParser called as follows,

- ParseDirective() -> parseDirectiveSet() -> parseSetReorderDirective(), parseSetNoReorderDirective(), parseSetMacroDirective(), parseSetNoMacroDirective() -> reportParseError()

- ParseInstruction() -> ParseOperand() -> MatchOperandParserImpl() of Cpu0GenAsmMatcher.inc -> tryCustomParseOperand() of Cpu0GenAsmMatcher.inc -> parseMemOperand() -> parseMemOffset(), tryParseRegisterOperand()

- MatchAndEmitInstruction() -> MatchInstructionImpl() of Cpu0GenAsmMatcher.inc, needsExpansion(), expandInstruction()

- parseMemOffset() -> parseRelocOperand() -> getVariantKind()

- tryParseRegisterOperand() -> tryParseRegister() -> matchRegisterName() -> getReg()), matchRegisterByNumber()

- expandInstruction() -> expandLoadImm(), expandLoadAddressImm(), expandLoadAddressReg() -> EmitInstruction() of Cpu0AsmPrint.cpp


Inline assembly
------------------

Run Chapter11_1 with ch11_2 will get the following error.

.. rubric:: lbdex/input/ch11_2.cpp
.. literalinclude:: ../lbdex/input/ch11_2.cpp
    :start-after: /// start

.. code-block:: console
  
  1-160-129-73:input Jonathan$ ~/llvm/test/cmake_debug_build/Debug/bin/llc 
  -march=cpu0 -relocation-model=static -filetype=asm ch11_2.bc -o -
    .section .mdebug.abi32
    .previous
    .file "ch11_2.bc"
  error: couldn't allocate output register for constraint 'r'

The ch11_2.cpp is a inline assembly example. The clang supports inline 
assembly like gcc. 
The inline assembly used in C/C++ when program need to access the 
specific allocated register or memory for the C/C++ variable. For example, the 
variable foo of ch11_2.cpp may be allocated by compiler to register $2, $3 
or any other register. 
The inline assembly fills the gap between high level language and 
assembly language. Reference here [#]_. Chapter11_2 supports inline assembly 
as follows,

.. rubric:: lbdex/chapters/Chapter11_2/Cpu0AsmPrinter.h
.. literalinclude:: ../lbdex/Cpu0/Cpu0AsmPrinter.h
    :start-after: #if CH >= CH11_2
    :end-before: #endif

.. rubric:: lbdex/chapters/Chapter11_2/Cpu0AsmPrinter.cpp
.. literalinclude:: ../lbdex/Cpu0/Cpu0AsmPrinter.cpp
    :start-after: #if CH >= CH11_2
    :end-before: #endif // #if CH >= CH11_2

.. rubric:: lbdex/chapters/Chapter11_2/Cpu0InstrInfo.cpp
.. literalinclude:: ../lbdex/Cpu0/Cpu0InstrInfo.cpp
    :start-after: //@GetInstSizeInBytes {
    :end-before: //@GetInstSizeInBytes - body
.. literalinclude:: ../lbdex/Cpu0/Cpu0InstrInfo.cpp
    :start-after: #if CH >= CH11_2
    :end-before: #endif

.. rubric:: lbdex/chapters/Chapter11_2/Cpu0ISelDAGToDAG.h
.. literalinclude:: ../lbdex/Cpu0/Cpu0ISelDAGToDAG.h
    :start-after: #if CH >= CH11_2
    :end-before: #endif

.. rubric:: lbdex/chapters/Chapter11_2/Cpu0ISelDAGToDAG.cpp
.. literalinclude:: ../lbdex/Cpu0/Cpu0ISelDAGToDAG.cpp
    :start-after: #if CH >= CH11_2
    :end-before: #endif

.. rubric:: lbdex/chapters/Chapter11_2/Cpu0ISelLowering.h
.. literalinclude:: ../lbdex/Cpu0/Cpu0ISelLowering.h
    :start-after: #if CH >= CH11_2
    :end-before: #endif

.. rubric:: lbdex/chapters/Chapter11_2/Cpu0ISelLowering.cpp
.. literalinclude:: ../lbdex/Cpu0/Cpu0ISelLowering.cpp
    :start-after: #if CH >= CH11_2
    :end-before: #endif // #if CH >= CH11_2


Same with backend structure, the structure of inline assembly can be divided by 
file name as Table: the structure of inline assembly.

.. table:: inline assembly functions

  =============================  ================================== 
  File                           Function 
  =============================  ================================== 
  Cpu0ISelLowering.cpp           inline asm DAG node create
  Cpu0ISelDAGToDAG.cpp           save OP code 
  Cpu0AsmPrinter.cpp,            inline asm instructions printing    
  Cpu0InstrInfo.cpp              -                              
  =============================  ================================== 

Except Cpu0ISelDAGToDAG.cpp, the other functions are same with backend's compile 
code. 
The Cpu0ISelLowering.cpp inline asm is explained after the result of running 
with ch11_2.cpp. 
Cpu0ISelDAGToDAG.cpp just save OP code in SelectInlineAsmMemoryOperand(). 
Since the the OP code is Cpu0 inline assembly instruction, 
no llvm IR DAG translation needed further, just save OP 
directly and return false to notify llvm system that Cpu0 backend has finished 
processing this inline assembly instruction.
  
Run Chapter11_2 with ch11_2.cpp will get the following result.

.. code-block:: console
  
  1-160-129-73:input Jonathan$ clang -target mips-unknown-linux-gnu -c 
  ch11_2.cpp -emit-llvm -o ch11_2.bc

  1-160-129-73:input Jonathan$ ~/llvm/test/cmake_debug_build/Debug/bin/
  llvm-dis ch11_2.bc -o -
  ...
  target triple = "mips-unknown-linux-gnu"

  @g = global [3 x i32] [i32 1, i32 2, i32 3], align 4

  ; Function Attrs: nounwind
  define i32 @_Z14inlineasm_adduv() #0 {
    %foo = alloca i32, align 4
    %bar = alloca i32, align 4
    store i32 10, i32* %foo, align 4
    store i32 15, i32* %bar, align 4
    %1 = load i32* %foo, align 4
    %2 = call i32 asm sideeffect "addu $0,$1,$2", "=r,r,r"(i32 %1, i32 15) #1, 
    !srcloc !1
    store i32 %2, i32* %foo, align 4
    %3 = load i32* %foo, align 4
    ret i32 %3
  }

  ; Function Attrs: nounwind
  define i32 @_Z18inlineasm_longlongv() #0 {
    %a = alloca i32, align 4
    %b = alloca i32, align 4
    %bar = alloca i64, align 8
    %p = alloca i32*, align 4
    %q = alloca i32*, align 4
    store i64 21474836486, i64* %bar, align 8
    %1 = bitcast i64* %bar to i32*
    store i32* %1, i32** %p, align 4
    %2 = load i32** %p, align 4
    %3 = call i32 asm sideeffect "ld $0,$1", "=r,*m"(i32* %2) #1, !srcloc !2
    store i32 %3, i32* %a, align 4
    %4 = load i32** %p, align 4
    %5 = getelementptr inbounds i32* %4, i32 1
    store i32* %5, i32** %q, align 4
    %6 = load i32** %q, align 4
    %7 = call i32 asm sideeffect "ld $0,$1", "=r,*m"(i32* %6) #1, !srcloc !3
    store i32 %7, i32* %b, align 4
    %8 = load i32* %a, align 4
    %9 = load i32* %b, align 4
    %10 = add nsw i32 %8, %9
    ret i32 %10
  }

  ; Function Attrs: nounwind
  define i32 @_Z20inlineasm_constraintv() #0 {
    %foo = alloca i32, align 4
    %n_5 = alloca i32, align 4
    %n5 = alloca i32, align 4
    %n0 = alloca i32, align 4
    %un5 = alloca i32, align 4
    %n65536 = alloca i32, align 4
    %n_65531 = alloca i32, align 4
    store i32 10, i32* %foo, align 4
    store i32 -5, i32* %n_5, align 4
    store i32 5, i32* %n5, align 4
    store i32 0, i32* %n0, align 4
    store i32 5, i32* %un5, align 4
    store i32 65536, i32* %n65536, align 4
    store i32 -65531, i32* %n_65531, align 4
    %1 = load i32* %foo, align 4
    %2 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,I"(i32 %1, i32 -5) #1, 
    !srcloc !4
    store i32 %2, i32* %foo, align 4
    %3 = load i32* %foo, align 4
    %4 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,J"(i32 %3, i32 0) #1, 
    !srcloc !5
    store i32 %4, i32* %foo, align 4
    %5 = load i32* %foo, align 4
    %6 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,K"(i32 %5, i32 5) #1, 
    !srcloc !6
    store i32 %6, i32* %foo, align 4
    %7 = load i32* %foo, align 4
    %8 = call i32 asm sideeffect "ori $0,$1,$2", "=r,r,L"(i32 %7, i32 65536) #1, 
    !srcloc !7
    store i32 %8, i32* %foo, align 4
    %9 = load i32* %foo, align 4
    %10 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,N"(i32 %9, i32 -65531) 
    #1, !srcloc !8
    store i32 %10, i32* %foo, align 4
    %11 = load i32* %foo, align 4
    %12 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,O"(i32 %11, i32 -5) #1, 
    !srcloc !9
    store i32 %12, i32* %foo, align 4
    %13 = load i32* %foo, align 4
    %14 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,P"(i32 %13, i32 5) #1, 
    !srcloc !10
    store i32 %14, i32* %foo, align 4
    %15 = load i32* %foo, align 4
    ret i32 %15
  }

  ; Function Attrs: nounwind
  define i32 @_Z13inlineasm_argii(i32 %u, i32 %v) #0 {
    %1 = alloca i32, align 4
    %2 = alloca i32, align 4
    %w = alloca i32, align 4
    store i32 %u, i32* %1, align 4
    store i32 %v, i32* %2, align 4
    %3 = load i32* %1, align 4
    %4 = load i32* %2, align 4
    %5 = call i32 asm sideeffect "subu $0,$1,$2", "=r,r,r"(i32 %3, i32 %4) #1, 
    !srcloc !11
    store i32 %5, i32* %w, align 4
    %6 = load i32* %w, align 4
    ret i32 %6
  }

  ; Function Attrs: nounwind
  define i32 @_Z16inlineasm_globalv() #0 {
    %c = alloca i32, align 4
    %d = alloca i32, align 4
    %1 = call i32 asm sideeffect "ld $0,$1", "=r,*m"(i32* getelementptr inbounds 
    ([3 x i32]* @g, i32 0, i32 2)) #1, !srcloc !12
    store i32 %1, i32* %c, align 4
    %2 = load i32* %c, align 4
    %3 = call i32 asm sideeffect "addiu $0,$1,1", "=r,r"(i32 %2) #1, !srcloc !13
    store i32 %3, i32* %d, align 4
    %4 = load i32* %d, align 4
    ret i32 %4
  }

  ; Function Attrs: nounwind
  define i32 @_Z14test_inlineasmv() #0 {
    %a = alloca i32, align 4
    %b = alloca i32, align 4
    %c = alloca i32, align 4
    %d = alloca i32, align 4
    %e = alloca i32, align 4
    %f = alloca i32, align 4
    %g = alloca i32, align 4
    %1 = call i32 @_Z14inlineasm_adduv()
    store i32 %1, i32* %a, align 4
    %2 = call i32 @_Z18inlineasm_longlongv()
    store i32 %2, i32* %b, align 4
    %3 = call i32 @_Z20inlineasm_constraintv()
    store i32 %3, i32* %c, align 4
    %4 = call i32 @_Z13inlineasm_argii(i32 1, i32 10)
    store i32 %4, i32* %d, align 4
    %5 = call i32 @_Z13inlineasm_argii(i32 6, i32 3)
    store i32 %5, i32* %e, align 4
    %6 = load i32* %e, align 4
    %7 = call i32 asm sideeffect "addiu $0,$1,1", "=r,r"(i32 %6) #1, !srcloc !14
    store i32 %7, i32* %f, align 4
    %8 = call i32 @_Z16inlineasm_globalv()
    store i32 %8, i32* %g, align 4
    %9 = load i32* %a, align 4
    %10 = load i32* %b, align 4
    %11 = add nsw i32 %9, %10
    %12 = load i32* %c, align 4
    %13 = add nsw i32 %11, %12
    %14 = load i32* %d, align 4
    %15 = add nsw i32 %13, %14
    %16 = load i32* %e, align 4
    %17 = add nsw i32 %15, %16
    %18 = load i32* %f, align 4
    %19 = add nsw i32 %17, %18
    %20 = load i32* %g, align 4
    %21 = add nsw i32 %19, %20
    ret i32 %21
  }
  ...
  1-160-129-73:input Jonathan$ ~/llvm/test/cmake_debug_build/Debug/bin/llc 
    -march=cpu0 -relocation-model=static -filetype=asm ch11_2.bc -o -
    .section .mdebug.abi32
    .previous
    .file "ch11_2.bc"
    .text
    .globl  _Z14inlineasm_adduv
    .align  2
    .type _Z14inlineasm_adduv,@function
    .ent  _Z14inlineasm_adduv     # @_Z14inlineasm_adduv
  _Z14inlineasm_adduv:
    .frame  $fp,16,$lr
    .mask   0x00001000,-4
    .set  noreorder
    .set  nomacro
  # BB#0:
    addiu $sp, $sp, -16
    st  $fp, 12($sp)            # 4-byte Folded Spill
    addu  $fp, $sp, $zero
    addiu $2, $zero, 10
    st  $2, 8($fp)
    addiu $2, $zero, 15
    st  $2, 4($fp)
    ld  $3, 8($fp)
    #APP
    addu $2,$3,$2
    #NO_APP
    st  $2, 8($fp)
    addu  $sp, $fp, $zero
    ld  $fp, 12($sp)            # 4-byte Folded Reload
    addiu $sp, $sp, 16
    ret $lr
    nop
    .set  macro
    .set  reorder
    .end  _Z14inlineasm_adduv
  $tmp3:
    .size _Z14inlineasm_adduv, ($tmp3)-_Z14inlineasm_adduv

    .globl  _Z18inlineasm_longlongv
    .align  2
    .type _Z18inlineasm_longlongv,@function
    .ent  _Z18inlineasm_longlongv # @_Z18inlineasm_longlongv
  _Z18inlineasm_longlongv:
    .frame  $fp,32,$lr
    .mask   0x00001000,-4
    .set  noreorder
    .set  nomacro
  # BB#0:
    addiu $sp, $sp, -32
    st  $fp, 28($sp)            # 4-byte Folded Spill
    addu  $fp, $sp, $zero
    addiu $2, $zero, 6
    st  $2, 12($fp)
    addiu $2, $zero, 5
    st  $2, 8($fp)
    addiu $2, $fp, 8
    st  $2, 4($fp)
    #APP
    ld $2,0($2)
    #NO_APP
    st  $2, 24($fp)
    ld  $2, 4($fp)
    addiu $2, $2, 4
    st  $2, 0($fp)
    #APP
    ld $2,0($2)
    #NO_APP
    st  $2, 20($fp)
    ld  $3, 24($fp)
    addu  $2, $3, $2
    addu  $sp, $fp, $zero
    ld  $fp, 28($sp)            # 4-byte Folded Reload
    addiu $sp, $sp, 32
    ret $lr
    .set  macro
    .set  reorder
    .end  _Z18inlineasm_longlongv
  $tmp7:
    .size _Z18inlineasm_longlongv, ($tmp7)-_Z18inlineasm_longlongv

    .globl  _Z20inlineasm_constraintv
    .align  2
    .type _Z20inlineasm_constraintv,@function
    .ent  _Z20inlineasm_constraintv # @_Z20inlineasm_constraintv
  _Z20inlineasm_constraintv:
    .frame  $fp,32,$lr
    .mask   0x00001000,-4
    .set  noreorder
    .set  nomacro
  # BB#0:
    addiu $sp, $sp, -32
    st  $fp, 28($sp)            # 4-byte Folded Spill
    addu  $fp, $sp, $zero
    addiu $2, $zero, 10
    st  $2, 24($fp)
    addiu $2, $zero, -5
    st  $2, 20($fp)
    addiu $2, $zero, 5
    st  $2, 16($fp)
    addiu $3, $zero, 0
    st  $3, 12($fp)
    st  $2, 8($fp)
    lui $2, 1
    st  $2, 4($fp)
    lui $2, 65535
    ori $2, $2, 5
    st  $2, 0($fp)
    ld  $2, 24($fp)
    #APP
    addiu $2,$2,-5
    #NO_APP
    st  $2, 24($fp)
    #APP
    addiu $2,$2,0
    #NO_APP
    st  $2, 24($fp)
    #APP
    addiu $2,$2,5
    #NO_APP
    st  $2, 24($fp)
    #APP
    ori $2,$2,65536
    #NO_APP
    st  $2, 24($fp)
    #APP
    addiu $2,$2,-65531
    #NO_APP
    st  $2, 24($fp)
    #APP
    addiu $2,$2,-5
    #NO_APP
    st  $2, 24($fp)
    #APP
    addiu $2,$2,5
    #NO_APP
    st  $2, 24($fp)
    addu  $sp, $fp, $zero
    ld  $fp, 28($sp)            # 4-byte Folded Reload
    addiu $sp, $sp, 32
    ret $lr
    nop
    .set  macro
    .set  reorder
    .end  _Z20inlineasm_constraintv
  $tmp11:
    .size _Z20inlineasm_constraintv, ($tmp11)-_Z20inlineasm_constraintv

    .globl  _Z13inlineasm_argii
    .align  2
    .type _Z13inlineasm_argii,@function
    .ent  _Z13inlineasm_argii     # @_Z13inlineasm_argii
  _Z13inlineasm_argii:
    .frame  $fp,16,$lr
    .mask   0x00001000,-4
    .set  noreorder
    .set  nomacro
  # BB#0:
    addiu $sp, $sp, -16
    st  $fp, 12($sp)            # 4-byte Folded Spill
    addu  $fp, $sp, $zero
    ld  $2, 16($fp)
    st  $2, 8($fp)
    ld  $2, 20($fp)
    st  $2, 4($fp)
    ld  $3, 8($fp)
    #APP
    subu $2,$3,$2
    #NO_APP
    st  $2, 0($fp)
    addu  $sp, $fp, $zero
    ld  $fp, 12($sp)            # 4-byte Folded Reload
    addiu $sp, $sp, 16
    ret $lr
    nop
    .set  macro
    .set  reorder
    .end  _Z13inlineasm_argii
  $tmp15:
    .size _Z13inlineasm_argii, ($tmp15)-_Z13inlineasm_argii

    .globl  _Z16inlineasm_globalv
    .align  2
    .type _Z16inlineasm_globalv,@function
    .ent  _Z16inlineasm_globalv   # @_Z16inlineasm_globalv
  _Z16inlineasm_globalv:
    .frame  $fp,16,$lr
    .mask   0x00001000,-4
    .set  noreorder
    .set  nomacro
  # BB#0:
    addiu $sp, $sp, -16
    st  $fp, 12($sp)            # 4-byte Folded Spill
    addu  $fp, $sp, $zero
    lui $2, %hi(g)
    ori $2, $2, %lo(g)
    addiu $2, $2, 8
    #APP
    ld $2,0($2)
    #NO_APP
    st  $2, 8($fp)
    #APP
    addiu $2,$2,1
    #NO_APP
    st  $2, 4($fp)
    addu  $sp, $fp, $zero
    ld  $fp, 12($sp)            # 4-byte Folded Reload
    addiu $sp, $sp, 16
    ret $lr
    nop
    .set  macro
    .set  reorder
    .end  _Z16inlineasm_globalv
  $tmp19:
    .size _Z16inlineasm_globalv, ($tmp19)-_Z16inlineasm_globalv

    .globl  _Z14test_inlineasmv
    .align  2
    .type _Z14test_inlineasmv,@function
    .ent  _Z14test_inlineasmv     # @_Z14test_inlineasmv
  _Z14test_inlineasmv:
    .frame  $fp,48,$lr
    .mask   0x00005000,-4
    .set  noreorder
    .set  nomacro
  # BB#0:
    addiu $sp, $sp, -48
    st  $lr, 44($sp)            # 4-byte Folded Spill
    st  $fp, 40($sp)            # 4-byte Folded Spill
    addu  $fp, $sp, $zero
    jsub  _Z14inlineasm_adduv
    nop
    st  $2, 36($fp)
    jsub  _Z18inlineasm_longlongv
    nop
    st  $2, 32($fp)
    jsub  _Z20inlineasm_constraintv
    nop
    st  $2, 28($fp)
    addiu $2, $zero, 10
    st  $2, 4($sp)
    addiu $2, $zero, 1
    st  $2, 0($sp)
    jsub  _Z13inlineasm_argii
    nop
    st  $2, 24($fp)
    addiu $2, $zero, 3
    st  $2, 4($sp)
    addiu $2, $zero, 6
    st  $2, 0($sp)
    jsub  _Z13inlineasm_argii
    nop
    st  $2, 20($fp)
    #APP
    addiu $2,$2,1
    #NO_APP
    st  $2, 16($fp)
    jsub  _Z16inlineasm_globalv
    nop
    st  $2, 12($fp)
    ld  $3, 32($fp)
    ld  $4, 36($fp)
    addu  $3, $4, $3
    ld  $4, 28($fp)
    addu  $3, $3, $4
    ld  $4, 24($fp)
    addu  $3, $3, $4
    ld  $4, 20($fp)
    addu  $3, $3, $4
    ld  $4, 16($fp)
    addu  $3, $3, $4
    addu  $2, $3, $2
    addu  $sp, $fp, $zero
    ld  $fp, 40($sp)            # 4-byte Folded Reload
    ld  $lr, 44($sp)            # 4-byte Folded Reload
    addiu $sp, $sp, 48
    ret $lr
    nop
    .set  macro
    .set  reorder
    .end  _Z14test_inlineasmv
  $tmp23:
    .size _Z14test_inlineasmv, ($tmp23)-_Z14test_inlineasmv

    .type g,@object               # @g
    .data
    .globl  g
    .align  2
  g:
    .4byte  1                       # 0x1
    .4byte  2                       # 0x2
    .4byte  3                       # 0x3
    .size g, 12


Clang translates gcc style inline assembly __asm__  into llvm IR Inline 
Assembler Expressions first [#]_, then replace the variable registers of SSA 
form to physical registers during llc register allocation stage. 
From above example, 
functions LowerAsmOperandForConstraint() and getSingleConstraintMatchWeight() 
of Cpu0ISelLowering.cpp will create different range of const operand by I, J, 
K, L, N, O, or P, and register operand by r . For instance, the following 
__asm__ will create the llvm asm immediately after it.

.. code-block:: cpp-objdump

  __asm__ __volatile__("addiu %0,%1,%2"
                       :"=r"(foo) // 15
                       :"r"(foo), "I"(n_5)
                       );

.. code-block:: llvm

  %2 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,I"(i32 %1, i32 -5) #0, !srcloc !1

.. code-block:: cpp-objdump

  __asm__ __volatile__("addiu %0,%1,%2"
                       :"=r"(foo) // 15
                       :"r"(foo), "N"(n_65531)
                       );

.. code-block:: llvm

  %10 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,N"(i32 %9, i32 -65531) #0, !srcloc !5
  
.. code-block:: cpp-objdump

  __asm__ __volatile__("addiu %0,%1,%2"
                       :"=r"(foo) // 15
                       :"r"(foo), "P"(un5)
                       );

.. code-block:: llvm

  %14 = call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,P"(i32 %13, i32 5) #0, !srcloc !7

The r in __asm__ will generate register, \%1, in llvm IR asm while I 
in __asm__ will generate const operand, -5, in llvm IR asm. Remind, 
the LowerAsmOperandForConstraint() limit the range of positive or negative const 
operand value to 16 bits since FL type immediate operand is 16 bits in Cpu0 
instruction. So, the range of N is -65535 to -1 and the range of P is 65535 to 1. 
For any value out of 
the range, the code in LowerAsmOperandForConstraint() will treat it as error 
since FL instruction format has limitation of 16 bits.


.. [#] http://www.embecosm.com/appnotes/ean10/ean10-howto-llvmas-1.0.html

.. [#] http://www.ibiblio.org/gferg/ldp/GCC-Inline-Assembly-HOWTO.html

.. [#] http://llvm.org/docs/LangRef.html#inline-assembler-expressions

