# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_param ced.repoPaths C:/Users/franc/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/ced_store
set_param simulator.vcsmxInstallPath C:/.Xilinx
set_msg_config -id {HDL-1065} -limit 10000
set_param project.vivado.isBlockSynthRun true
create_project -in_memory -part xc7z020clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.cache/wt [current_project]
set_property parent.project_path D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property ip_output_repo d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property verilog_define VIVADO_MAC=1 [current_fileset]
read_verilog {
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/csr_definition.vh
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/precision_def.vh
}
read_verilog -library xil_defaultlib {
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_core.v
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_mac.v
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_wrapper.v
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/register.v
  D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v
}
read_ip -quiet D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/vivado_mac/vivado_mac.xci

read_ip -quiet D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci

read_ip -quiet D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2.xci
set_property used_in_implementation false [get_files -all d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1

set cached_ip [config_ip_cache -export -no_bom  -dir D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1 -new_name dtpu_dtpu_core_0_2 -ip [get_ips dtpu_dtpu_core_0_2]]

if { $cached_ip eq {} } {
close [open __synthesis_is_running__ w]

synth_design -top dtpu_dtpu_core_0_2 -part xc7z020clg400-1 -mode out_of_context

#---------------------------------------------------------
# Generate Checkpoint/Stub/Simulation Files For IP Cache
#---------------------------------------------------------
# disable binary constraint mode for IPCache checkpoints
set_param constraints.enableBinaryConstraints false

catch {
 write_checkpoint -force -noxdef -rename_prefix dtpu_dtpu_core_0_2_ dtpu_dtpu_core_0_2.dcp

 set ipCachedFiles {}
 write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dtpu_dtpu_core_0_2_stub.v
 lappend ipCachedFiles dtpu_dtpu_core_0_2_stub.v

 write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dtpu_dtpu_core_0_2_stub.vhdl
 lappend ipCachedFiles dtpu_dtpu_core_0_2_stub.vhdl

 write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dtpu_dtpu_core_0_2_sim_netlist.v
 lappend ipCachedFiles dtpu_dtpu_core_0_2_sim_netlist.v

 write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dtpu_dtpu_core_0_2_sim_netlist.vhdl
 lappend ipCachedFiles dtpu_dtpu_core_0_2_sim_netlist.vhdl
set TIME_taken [expr [clock seconds] - $TIME_start]

 config_ip_cache -add -dcp dtpu_dtpu_core_0_2.dcp -move_files $ipCachedFiles -use_project_ipc  -synth_runtime $TIME_taken  -ip [get_ips dtpu_dtpu_core_0_2]
}

rename_ref -prefix_all dtpu_dtpu_core_0_2_

# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef dtpu_dtpu_core_0_2.dcp
create_report "dtpu_dtpu_core_0_2_synth_1_synth_report_utilization_0" "report_utilization -file dtpu_dtpu_core_0_2_utilization_synth.rpt -pb dtpu_dtpu_core_0_2_utilization_synth.pb"

if { [catch {
  file copy -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2.dcp D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  write_verilog -force -mode synth_stub D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode synth_stub D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_verilog -force -mode funcsim D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode funcsim D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}


} else {


if { [catch {
  file copy -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2.dcp D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  file rename -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2_stub.v D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2_stub.vhdl D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2_sim_netlist.v D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  file rename -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2_sim_netlist.vhdl D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

}; # end if cached_ip 

if {[file isdir D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.ip_user_files/ip/dtpu_dtpu_core_0_2]} {
  catch { 
    file copy -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_stub.v D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.ip_user_files/ip/dtpu_dtpu_core_0_2
  }
}

if {[file isdir D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.ip_user_files/ip/dtpu_dtpu_core_0_2]} {
  catch { 
    file copy -force D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_stub.vhdl D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.ip_user_files/ip/dtpu_dtpu_core_0_2
  }
}
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
