{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651530170988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651530170988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 17:22:50 2022 " "Processing started: Mon May 02 17:22:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651530170988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651530170988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevenseg -c sevenseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevenseg -c sevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651530170988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651530171459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651530171459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/counter/counter_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/counter/counter_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_c " "Found entity 1: counter_c" {  } { { "../counter/counter_c.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/counter/counter_c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651530182890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651530182890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/divclkn/divclkn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/divclkn/divclkn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divclkn " "Found entity 1: divclkn" {  } { { "../divclkn/divclkn.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/divclkn/divclkn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651530182906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651530182906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/sieteseg/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651530182907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651530182907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevenseg " "Elaborating entity \"sevenseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651530182930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divclkn divclkn:divisor " "Elaborating entity \"divclkn\" for hierarchy \"divclkn:divisor\"" {  } { { "sevenseg.sv" "divisor" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/sieteseg/sevenseg.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651530182966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divclkn.sv(9) " "Verilog HDL assignment warning at divclkn.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "../divclkn/divclkn.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/divclkn/divclkn.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651530182967 "|sevenseg|divclkn:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_c counter_c:contador " "Elaborating entity \"counter_c\" for hierarchy \"counter_c:contador\"" {  } { { "sevenseg.sv" "contador" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/sieteseg/sevenseg.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651530182985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_c.sv(8) " "Verilog HDL assignment warning at counter_c.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "../counter/counter_c.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/counter/counter_c.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651530182986 "|sevenseg|counter_c:contador"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651530183559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651530183961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651530183961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651530184021 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651530184021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651530184021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651530184021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651530184046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 17:23:04 2022 " "Processing ended: Mon May 02 17:23:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651530184046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651530184046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651530184046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651530184046 ""}
