<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_2_wksheet.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wksheet.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="wksheet.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="wksheet.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wksheet.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="wksheet.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wksheet.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wksheet.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wksheet.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="wksheet.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wksheet.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="wksheet.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="wksheet.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="wksheet.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wksheet.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="wksheet.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wksheet.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wksheet.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="wksheet.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="wksheet.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="wksheet.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wksheet.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="wksheet.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wksheet.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wksheet_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="wksheet_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wksheet_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wksheet_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wksheet_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="wksheet_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wksheet_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wksheet_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="wksheet_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="wksheet_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wksheet_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wksheet_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="wksheet_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="wksheet_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wksheet_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wksheet_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1328661526" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1328661526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328661526" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5657388639182587616" xil_pn:start_ts="1328661526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328661526" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="463402103424863174" xil_pn:start_ts="1328661526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328661526" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1328661526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328661526" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5737680690573347746" xil_pn:start_ts="1328661526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328661526" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1328661526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328661526" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3751062117913310960" xil_pn:start_ts="1328661526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328664244" xil_pn:in_ck="187390231916937259" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5959544807387445097" xil_pn:start_ts="1328664236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wksheet.lso"/>
      <outfile xil_pn:name="wksheet.ngc"/>
      <outfile xil_pn:name="wksheet.ngr"/>
      <outfile xil_pn:name="wksheet.prj"/>
      <outfile xil_pn:name="wksheet.stx"/>
      <outfile xil_pn:name="wksheet.syr"/>
      <outfile xil_pn:name="wksheet.xst"/>
      <outfile xil_pn:name="wksheet_vhdl.prj"/>
      <outfile xil_pn:name="wksheet_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1328663864" xil_pn:in_ck="187390231916936007" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4204005581526804781" xil_pn:start_ts="1328663864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328664257" xil_pn:in_ck="2633301753120913064" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8608400483783776083" xil_pn:start_ts="1328664252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="wksheet.bld"/>
      <outfile xil_pn:name="wksheet.ngd"/>
      <outfile xil_pn:name="wksheet_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1328664263" xil_pn:in_ck="2683843859634639881" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1328664257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="wksheet.pcf"/>
      <outfile xil_pn:name="wksheet_map.map"/>
      <outfile xil_pn:name="wksheet_map.mrp"/>
      <outfile xil_pn:name="wksheet_map.ncd"/>
      <outfile xil_pn:name="wksheet_map.ngm"/>
      <outfile xil_pn:name="wksheet_map.xrpt"/>
      <outfile xil_pn:name="wksheet_summary.xml"/>
      <outfile xil_pn:name="wksheet_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1328664281" xil_pn:in_ck="-1726828526656882046" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1328664263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="wksheet.ncd"/>
      <outfile xil_pn:name="wksheet.pad"/>
      <outfile xil_pn:name="wksheet.par"/>
      <outfile xil_pn:name="wksheet.ptwx"/>
      <outfile xil_pn:name="wksheet.unroutes"/>
      <outfile xil_pn:name="wksheet.xpi"/>
      <outfile xil_pn:name="wksheet_pad.csv"/>
      <outfile xil_pn:name="wksheet_pad.txt"/>
      <outfile xil_pn:name="wksheet_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1328664299" xil_pn:in_ck="187390231916928382" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1328664283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wksheet.bgn"/>
      <outfile xil_pn:name="wksheet.bit"/>
      <outfile xil_pn:name="wksheet.drc"/>
      <outfile xil_pn:name="wksheet.ut"/>
    </transform>
    <transform xil_pn:end_ts="1328664302" xil_pn:in_ck="187390231916915528" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1328664302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1328663397" xil_pn:in_ck="187390231916915528" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1328663394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1328664281" xil_pn:in_ck="-3987714200177299963" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1328664277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="wksheet.twr"/>
      <outfile xil_pn:name="wksheet.twx"/>
    </transform>
    <transform xil_pn:end_ts="1328662002" xil_pn:in_ck="187390231916928514" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1328662000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
