
SX1276_NucleoL476_Transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c108  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d4  0800c298  0800c298  0000d298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca6c  0800ca6c  0000e1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca6c  0800ca6c  0000da6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca74  0800ca74  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca74  0800ca74  0000da74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca78  0800ca78  0000da78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ca7c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001d4  0800cc50  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  0800cc50  0000e4a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014926  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000270a  00000000  00000000  00022b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  00025238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e7d  00000000  00000000  000264c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000291ce  00000000  00000000  00027345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157a6  00000000  00000000  00050513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe5d8  00000000  00000000  00065cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164291  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006508  00000000  00000000  001642d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ba  00000000  00000000  0016a7dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c280 	.word	0x0800c280

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800c280 	.word	0x0800c280

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001024:	f5ad 6de8 	sub.w	sp, sp, #1856	@ 0x740
 8001028:	af0c      	add	r7, sp, #48	@ 0x30

	/* USER CODE BEGIN 1 */
	uint8_t buff[1000]={0};
 800102a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800102e:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001032:	4618      	mov	r0, r3
 8001034:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001038:	461a      	mov	r2, r3
 800103a:	2100      	movs	r1, #0
 800103c:	f007 fc7b 	bl	8008936 <memset>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001040:	f002 fcea 	bl	8003a18 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001044:	f001 f94c 	bl	80022e0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001048:	f001 fa62 	bl	8002510 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800104c:	f001 fa30 	bl	80024b0 <MX_USART2_UART_Init>
	MX_SPI2_Init();
 8001050:	f001 f9c2 	bl	80023d8 <MX_SPI2_Init>
	MX_TIM16_Init();
 8001054:	f001 f9fe 	bl	8002454 <MX_TIM16_Init>
	MX_RTC_Init();
 8001058:	f001 f996 	bl	8002388 <MX_RTC_Init>
	SX1276_Init_Param init, init1, init2, init3, init4;


	if(NUMBER_OF_LORA_NODES >=1)
	{
		test.NSS_GPIOx = SPI2_SX1276_NSS_S0_GPIO_Port;
 800105c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001060:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 8001064:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001068:	605a      	str	r2, [r3, #4]
		test.NSS_GPIO_Pin = SPI2_SX1276_NSS_S0_Pin;
 800106a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800106e:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 8001072:	2201      	movs	r2, #1
 8001074:	811a      	strh	r2, [r3, #8]
		test.hspi = &hspi2;
 8001076:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800107a:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800107e:	4ad0      	ldr	r2, [pc, #832]	@ (80013c0 <main+0x3a0>)
 8001080:	601a      	str	r2, [r3, #0]
		test.hrtc_l = &hrtc;
 8001082:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001086:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800108a:	4ace      	ldr	r2, [pc, #824]	@ (80013c4 <main+0x3a4>)
 800108c:	60da      	str	r2, [r3, #12]

		init.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 800108e:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001092:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8001096:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800109a:	601a      	str	r2, [r3, #0]
		init.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 800109c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80010a0:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 80010a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010a8:	809a      	strh	r2, [r3, #4]
		init.SPI_SX1276 = test;
 80010aa:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80010ae:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 80010b2:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 80010b6:	f5a2 6286 	sub.w	r2, r2, #1072	@ 0x430
 80010ba:	f103 0408 	add.w	r4, r3, #8
 80010be:	4613      	mov	r3, r2
 80010c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init.hrtc_l = &hrtc;
 80010c6:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80010ca:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 80010ce:	4abd      	ldr	r2, [pc, #756]	@ (80013c4 <main+0x3a4>)
 80010d0:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=2)
	{
		test1.NSS_GPIOx = SPI2_SX1276_NSS_S1_GPIO_Port;
 80010d2:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80010d6:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 80010da:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80010de:	605a      	str	r2, [r3, #4]
		test1.NSS_GPIO_Pin = SPI2_SX1276_NSS_S1_Pin;
 80010e0:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80010e4:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 80010e8:	2202      	movs	r2, #2
 80010ea:	811a      	strh	r2, [r3, #8]
		test1.hspi = &hspi2;
 80010ec:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80010f0:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 80010f4:	4ab2      	ldr	r2, [pc, #712]	@ (80013c0 <main+0x3a0>)
 80010f6:	601a      	str	r2, [r3, #0]
		test1.hrtc_l = &hrtc;
 80010f8:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80010fc:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 8001100:	4ab0      	ldr	r2, [pc, #704]	@ (80013c4 <main+0x3a4>)
 8001102:	60da      	str	r2, [r3, #12]

		init1.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 8001104:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001108:	f5a3 6395 	sub.w	r3, r3, #1192	@ 0x4a8
 800110c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001110:	601a      	str	r2, [r3, #0]
		init1.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 8001112:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001116:	f5a3 6395 	sub.w	r3, r3, #1192	@ 0x4a8
 800111a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800111e:	809a      	strh	r2, [r3, #4]
		init1.SPI_SX1276 = test1;
 8001120:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001124:	f5a3 6395 	sub.w	r3, r3, #1192	@ 0x4a8
 8001128:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 800112c:	f5a2 6288 	sub.w	r2, r2, #1088	@ 0x440
 8001130:	f103 0408 	add.w	r4, r3, #8
 8001134:	4613      	mov	r3, r2
 8001136:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001138:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init1.hrtc_l = &hrtc;
 800113c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001140:	f5a3 6395 	sub.w	r3, r3, #1192	@ 0x4a8
 8001144:	4a9f      	ldr	r2, [pc, #636]	@ (80013c4 <main+0x3a4>)
 8001146:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=3)
	{
		test2.NSS_GPIOx = SPI2_SX1276_NSS_S2_GPIO_Port;
 8001148:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800114c:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001150:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001154:	605a      	str	r2, [r3, #4]
		test2.NSS_GPIO_Pin = SPI2_SX1276_NSS_S2_Pin;
 8001156:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800115a:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800115e:	2210      	movs	r2, #16
 8001160:	811a      	strh	r2, [r3, #8]
		test2.hspi = &hspi2;
 8001162:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001166:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800116a:	4a95      	ldr	r2, [pc, #596]	@ (80013c0 <main+0x3a0>)
 800116c:	601a      	str	r2, [r3, #0]
		test2.hrtc_l = &hrtc;
 800116e:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001172:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001176:	4a93      	ldr	r2, [pc, #588]	@ (80013c4 <main+0x3a4>)
 8001178:	60da      	str	r2, [r3, #12]

		init2.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 800117a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800117e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8001182:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001186:	601a      	str	r2, [r3, #0]
		init2.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 8001188:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800118c:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8001190:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001194:	809a      	strh	r2, [r3, #4]
		init2.SPI_SX1276 = test2;
 8001196:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800119a:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800119e:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 80011a2:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 80011a6:	f103 0408 	add.w	r4, r3, #8
 80011aa:	4613      	mov	r3, r2
 80011ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init2.hrtc_l = &hrtc;
 80011b2:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80011b6:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80011ba:	4a82      	ldr	r2, [pc, #520]	@ (80013c4 <main+0x3a4>)
 80011bc:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=4)
	{
		test3.NSS_GPIOx = SPI2_SX1276_NSS_S3_GPIO_Port;
 80011be:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80011c2:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 80011c6:	4a80      	ldr	r2, [pc, #512]	@ (80013c8 <main+0x3a8>)
 80011c8:	605a      	str	r2, [r3, #4]
		test3.NSS_GPIO_Pin = SPI2_SX1276_NSS_S3_Pin;
 80011ca:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80011ce:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 80011d2:	2201      	movs	r2, #1
 80011d4:	811a      	strh	r2, [r3, #8]
		test3.hspi = &hspi2;
 80011d6:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80011da:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 80011de:	4a78      	ldr	r2, [pc, #480]	@ (80013c0 <main+0x3a0>)
 80011e0:	601a      	str	r2, [r3, #0]
		test3.hrtc_l = &hrtc;
 80011e2:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80011e6:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 80011ea:	4a76      	ldr	r2, [pc, #472]	@ (80013c4 <main+0x3a4>)
 80011ec:	60da      	str	r2, [r3, #12]

		init3.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 80011ee:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80011f2:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 80011f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011fa:	601a      	str	r2, [r3, #0]
		init3.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 80011fc:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001200:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8001204:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001208:	809a      	strh	r2, [r3, #4]
		init3.SPI_SX1276 = test3;
 800120a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800120e:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8001212:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 8001216:	f5a2 628c 	sub.w	r2, r2, #1120	@ 0x460
 800121a:	f103 0408 	add.w	r4, r3, #8
 800121e:	4613      	mov	r3, r2
 8001220:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001222:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init3.hrtc_l = &hrtc;
 8001226:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800122a:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 800122e:	4a65      	ldr	r2, [pc, #404]	@ (80013c4 <main+0x3a4>)
 8001230:	619a      	str	r2, [r3, #24]
	}

	if(NUMBER_OF_LORA_NODES >=5)
	{
		test4.NSS_GPIOx = SPI2_SX1276_NSS_S4_GPIO_Port;
 8001232:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001236:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800123a:	4a64      	ldr	r2, [pc, #400]	@ (80013cc <main+0x3ac>)
 800123c:	605a      	str	r2, [r3, #4]
		test4.NSS_GPIO_Pin = SPI2_SX1276_NSS_S4_Pin;
 800123e:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001242:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8001246:	2202      	movs	r2, #2
 8001248:	811a      	strh	r2, [r3, #8]
		test4.hspi = &hspi2;
 800124a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800124e:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8001252:	4a5b      	ldr	r2, [pc, #364]	@ (80013c0 <main+0x3a0>)
 8001254:	601a      	str	r2, [r3, #0]
		test4.hrtc_l = &hrtc;
 8001256:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800125a:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800125e:	4a59      	ldr	r2, [pc, #356]	@ (80013c4 <main+0x3a4>)
 8001260:	60da      	str	r2, [r3, #12]

		init4.NRESET_GPIOx = SX1276_NRESET_GPIO_Port;
 8001262:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001266:	f2a3 43fc 	subw	r3, r3, #1276	@ 0x4fc
 800126a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800126e:	601a      	str	r2, [r3, #0]
		init4.NRESET_GPIO_Pin = SX1276_NRESET_Pin;
 8001270:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001274:	f2a3 43fc 	subw	r3, r3, #1276	@ 0x4fc
 8001278:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800127c:	809a      	strh	r2, [r3, #4]
		init4.SPI_SX1276 = test4;
 800127e:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001282:	f2a3 43fc 	subw	r3, r3, #1276	@ 0x4fc
 8001286:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 800128a:	f5a2 628e 	sub.w	r2, r2, #1136	@ 0x470
 800128e:	f103 0408 	add.w	r4, r3, #8
 8001292:	4613      	mov	r3, r2
 8001294:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001296:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		init4.hrtc_l = &hrtc;
 800129a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800129e:	f2a3 43fc 	subw	r3, r3, #1276	@ 0x4fc
 80012a2:	4a48      	ldr	r2, [pc, #288]	@ (80013c4 <main+0x3a4>)
 80012a4:	619a      	str	r2, [r3, #24]
	}

	//---------------------------------------------
	SX1276_CommParam CommParam;
	CommParam.Bandwidth = SX1276_LoRa_REG_MODEM_CONFIG1_BW_125_kHz;
 80012a6:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80012aa:	f2a3 5304 	subw	r3, r3, #1284	@ 0x504
 80012ae:	2270      	movs	r2, #112	@ 0x70
 80012b0:	701a      	strb	r2, [r3, #0]
	CommParam.CodingRate= SX1276_LoRa_REG_MODEM_CONFIG1_CR_4_5;
 80012b2:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80012b6:	f2a3 5304 	subw	r3, r3, #1284	@ 0x504
 80012ba:	2202      	movs	r2, #2
 80012bc:	705a      	strb	r2, [r3, #1]
	CommParam.Spreadfactor = SX1276_LoRa_REG_MODEM_CONFIG2_SF7;
 80012be:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80012c2:	f2a3 5304 	subw	r3, r3, #1284	@ 0x504
 80012c6:	2270      	movs	r2, #112	@ 0x70
 80012c8:	709a      	strb	r2, [r3, #2]
	CommParam.PreambleLength = 8;
 80012ca:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80012ce:	f2a3 5304 	subw	r3, r3, #1284	@ 0x504
 80012d2:	2208      	movs	r2, #8
 80012d4:	809a      	strh	r2, [r3, #4]

	sprintf((char *)buff, "SX1276 Init \r\n");
 80012d6:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80012da:	493d      	ldr	r1, [pc, #244]	@ (80013d0 <main+0x3b0>)
 80012dc:	4618      	mov	r0, r3
 80012de:	f007 fac5 	bl	800886c <siprintf>
	HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80012e2:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80012e6:	2364      	movs	r3, #100	@ 0x64
 80012e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012ec:	4839      	ldr	r0, [pc, #228]	@ (80013d4 <main+0x3b4>)
 80012ee:	f005 fe3b 	bl	8006f68 <HAL_UART_Transmit>

	uint8_t buffLoRa[255]={0};
 80012f2:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80012f6:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 80012fa:	4618      	mov	r0, r3
 80012fc:	23ff      	movs	r3, #255	@ 0xff
 80012fe:	461a      	mov	r2, r3
 8001300:	2100      	movs	r1, #0
 8001302:	f007 fb18 	bl	8008936 <memset>
	uint8_t buffLoRaR[255]={0};
 8001306:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800130a:	f2a3 7304 	subw	r3, r3, #1796	@ 0x704
 800130e:	4618      	mov	r0, r3
 8001310:	23ff      	movs	r3, #255	@ 0xff
 8001312:	461a      	mov	r2, r3
 8001314:	2100      	movs	r1, #0
 8001316:	f007 fb0e 	bl	8008936 <memset>
	sprintf((char *)buffLoRa, " 0000000000111111111122222222223333333333444444444455555555556666666666777777777788888888889999999999.0000000000111111111122222222223333333333444444444455555555556666666666777777777788888888889999999999.abcdefghijklmnopqabcdefghijklmnopq");
 800131a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800131e:	492e      	ldr	r1, [pc, #184]	@ (80013d8 <main+0x3b8>)
 8001320:	4618      	mov	r0, r3
 8001322:	f007 faa3 	bl	800886c <siprintf>
	buffLoRa[0] = 0;
 8001326:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800132a:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
	uint8_t count=0;
 8001332:	2300      	movs	r3, #0
 8001334:	f887 36f7 	strb.w	r3, [r7, #1783]	@ 0x6f7

	uint8_t PacketSize_bytes=240;
 8001338:	23f0      	movs	r3, #240	@ 0xf0
 800133a:	f887 36f6 	strb.w	r3, [r7, #1782]	@ 0x6f6
	uint8_t PacketSize_bytesR=0;
 800133e:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001342:	f2a3 7305 	subw	r3, r3, #1797	@ 0x705
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]

	buffLoRa[1] = count;
 800134a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800134e:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 8001352:	f897 26f7 	ldrb.w	r2, [r7, #1783]	@ 0x6f7
 8001356:	705a      	strb	r2, [r3, #1]

	uint8_t AvailableLoRaNodes=0xFF;
 8001358:	23ff      	movs	r3, #255	@ 0xff
 800135a:	f887 370f 	strb.w	r3, [r7, #1807]	@ 0x70f

	uint32_t ToA_Delay_ms = ComputeToA(CommParam, PacketSize_bytes);
 800135e:	f897 26f6 	ldrb.w	r2, [r7, #1782]	@ 0x6f6
 8001362:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001366:	f2a3 5304 	subw	r3, r3, #1284	@ 0x504
 800136a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800136e:	f001 fcd7 	bl	8002d20 <ComputeToA>
 8001372:	f8c7 06f0 	str.w	r0, [r7, #1776]	@ 0x6f0
	 * Init Code
	 ****************************************************/
	// Node 0-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=1)
	{
		if(SX1276_Init(init)!=SX1276_OK)
 8001376:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800137a:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 800137e:	466c      	mov	r4, sp
 8001380:	f103 0210 	add.w	r2, r3, #16
 8001384:	ca07      	ldmia	r2, {r0, r1, r2}
 8001386:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800138a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800138c:	f001 fffc 	bl	8003388 <SX1276_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d024      	beq.n	80013e0 <main+0x3c0>
		{
			AvailableLoRaNodes &= 0b11111110;
 8001396:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 800139a:	f023 0301 	bic.w	r3, r3, #1
 800139e:	f887 370f 	strb.w	r3, [r7, #1807]	@ 0x70f
			sprintf((char *)buff, "SX1276 Init 0: FAIL \r\n");
 80013a2:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80013a6:	490d      	ldr	r1, [pc, #52]	@ (80013dc <main+0x3bc>)
 80013a8:	4618      	mov	r0, r3
 80013aa:	f007 fa5f 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80013ae:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80013b2:	2364      	movs	r3, #100	@ 0x64
 80013b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013b8:	4806      	ldr	r0, [pc, #24]	@ (80013d4 <main+0x3b4>)
 80013ba:	f005 fdd5 	bl	8006f68 <HAL_UART_Transmit>
 80013be:	e01d      	b.n	80013fc <main+0x3dc>
 80013c0:	20000214 	.word	0x20000214
 80013c4:	200001f0 	.word	0x200001f0
 80013c8:	48000400 	.word	0x48000400
 80013cc:	48000800 	.word	0x48000800
 80013d0:	0800c298 	.word	0x0800c298
 80013d4:	200002c4 	.word	0x200002c4
 80013d8:	0800c2a8 	.word	0x0800c2a8
 80013dc:	0800c398 	.word	0x0800c398
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 0: OK \r\n");
 80013e0:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80013e4:	4964      	ldr	r1, [pc, #400]	@ (8001578 <main+0x558>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	f007 fa40 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80013ec:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80013f0:	2364      	movs	r3, #100	@ 0x64
 80013f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013f6:	4861      	ldr	r0, [pc, #388]	@ (800157c <main+0x55c>)
 80013f8:	f005 fdb6 	bl	8006f68 <HAL_UART_Transmit>
	}

	// Node 1-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=2)
	{
		if(SX1276_Init(init1)!=SX1276_OK)
 80013fc:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001400:	f5a3 6395 	sub.w	r3, r3, #1192	@ 0x4a8
 8001404:	466c      	mov	r4, sp
 8001406:	f103 0210 	add.w	r2, r3, #16
 800140a:	ca07      	ldmia	r2, {r0, r1, r2}
 800140c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001410:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001412:	f001 ffb9 	bl	8003388 <SX1276_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d014      	beq.n	8001446 <main+0x426>
		{
			AvailableLoRaNodes &= 0b11111101;
 800141c:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001420:	f023 0302 	bic.w	r3, r3, #2
 8001424:	f887 370f 	strb.w	r3, [r7, #1807]	@ 0x70f
			sprintf((char *)buff, "SX1276 Init 1: FAIL \r\n");
 8001428:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 800142c:	4954      	ldr	r1, [pc, #336]	@ (8001580 <main+0x560>)
 800142e:	4618      	mov	r0, r3
 8001430:	f007 fa1c 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001434:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001438:	2364      	movs	r3, #100	@ 0x64
 800143a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800143e:	484f      	ldr	r0, [pc, #316]	@ (800157c <main+0x55c>)
 8001440:	f005 fd92 	bl	8006f68 <HAL_UART_Transmit>
 8001444:	e00d      	b.n	8001462 <main+0x442>
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 1: OK \r\n");
 8001446:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 800144a:	494e      	ldr	r1, [pc, #312]	@ (8001584 <main+0x564>)
 800144c:	4618      	mov	r0, r3
 800144e:	f007 fa0d 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001452:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001456:	2364      	movs	r3, #100	@ 0x64
 8001458:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800145c:	4847      	ldr	r0, [pc, #284]	@ (800157c <main+0x55c>)
 800145e:	f005 fd83 	bl	8006f68 <HAL_UART_Transmit>
	}

	// Node 2-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=3)
	{
		if(SX1276_Init(init2)!=SX1276_OK)
 8001462:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001466:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 800146a:	466c      	mov	r4, sp
 800146c:	f103 0210 	add.w	r2, r3, #16
 8001470:	ca07      	ldmia	r2, {r0, r1, r2}
 8001472:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001476:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001478:	f001 ff86 	bl	8003388 <SX1276_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d014      	beq.n	80014ac <main+0x48c>
		{
			AvailableLoRaNodes &= 0b11111011;
 8001482:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001486:	f023 0304 	bic.w	r3, r3, #4
 800148a:	f887 370f 	strb.w	r3, [r7, #1807]	@ 0x70f
			sprintf((char *)buff, "SX1276 Init 2: FAIL \r\n");
 800148e:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001492:	493d      	ldr	r1, [pc, #244]	@ (8001588 <main+0x568>)
 8001494:	4618      	mov	r0, r3
 8001496:	f007 f9e9 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800149a:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 800149e:	2364      	movs	r3, #100	@ 0x64
 80014a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014a4:	4835      	ldr	r0, [pc, #212]	@ (800157c <main+0x55c>)
 80014a6:	f005 fd5f 	bl	8006f68 <HAL_UART_Transmit>
 80014aa:	e00d      	b.n	80014c8 <main+0x4a8>
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 2: OK \r\n");
 80014ac:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80014b0:	4936      	ldr	r1, [pc, #216]	@ (800158c <main+0x56c>)
 80014b2:	4618      	mov	r0, r3
 80014b4:	f007 f9da 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80014b8:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80014bc:	2364      	movs	r3, #100	@ 0x64
 80014be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014c2:	482e      	ldr	r0, [pc, #184]	@ (800157c <main+0x55c>)
 80014c4:	f005 fd50 	bl	8006f68 <HAL_UART_Transmit>
	}

	// Node 3-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=4)
	{
		if(SX1276_Init(init3)!=SX1276_OK)
 80014c8:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80014cc:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 80014d0:	466c      	mov	r4, sp
 80014d2:	f103 0210 	add.w	r2, r3, #16
 80014d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80014d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80014dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014de:	f001 ff53 	bl	8003388 <SX1276_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d014      	beq.n	8001512 <main+0x4f2>
		{
			AvailableLoRaNodes &= 0b11110111;
 80014e8:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 80014ec:	f023 0308 	bic.w	r3, r3, #8
 80014f0:	f887 370f 	strb.w	r3, [r7, #1807]	@ 0x70f
			sprintf((char *)buff, "SX1276 Init 3: FAIL \r\n");
 80014f4:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80014f8:	4925      	ldr	r1, [pc, #148]	@ (8001590 <main+0x570>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f007 f9b6 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001500:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001504:	2364      	movs	r3, #100	@ 0x64
 8001506:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800150a:	481c      	ldr	r0, [pc, #112]	@ (800157c <main+0x55c>)
 800150c:	f005 fd2c 	bl	8006f68 <HAL_UART_Transmit>
 8001510:	e00d      	b.n	800152e <main+0x50e>
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 3: OK \r\n");
 8001512:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001516:	491f      	ldr	r1, [pc, #124]	@ (8001594 <main+0x574>)
 8001518:	4618      	mov	r0, r3
 800151a:	f007 f9a7 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800151e:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001522:	2364      	movs	r3, #100	@ 0x64
 8001524:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001528:	4814      	ldr	r0, [pc, #80]	@ (800157c <main+0x55c>)
 800152a:	f005 fd1d 	bl	8006f68 <HAL_UART_Transmit>
	}

	// Node 4-----------------------------------------------------
	if(NUMBER_OF_LORA_NODES >=5)
	{
		if(SX1276_Init(init4)!=SX1276_OK)
 800152e:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001532:	f2a3 43fc 	subw	r3, r3, #1276	@ 0x4fc
 8001536:	466c      	mov	r4, sp
 8001538:	f103 0210 	add.w	r2, r3, #16
 800153c:	ca07      	ldmia	r2, {r0, r1, r2}
 800153e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001542:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001544:	f001 ff20 	bl	8003388 <SX1276_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d026      	beq.n	800159c <main+0x57c>
		{
			AvailableLoRaNodes &= 0b11101111;
 800154e:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001552:	f023 0310 	bic.w	r3, r3, #16
 8001556:	f887 370f 	strb.w	r3, [r7, #1807]	@ 0x70f
			sprintf((char *)buff, "SX1276 Init 4: FAIL \r\n");
 800155a:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 800155e:	490e      	ldr	r1, [pc, #56]	@ (8001598 <main+0x578>)
 8001560:	4618      	mov	r0, r3
 8001562:	f007 f983 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001566:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 800156a:	2364      	movs	r3, #100	@ 0x64
 800156c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001570:	4802      	ldr	r0, [pc, #8]	@ (800157c <main+0x55c>)
 8001572:	f005 fcf9 	bl	8006f68 <HAL_UART_Transmit>
 8001576:	e01f      	b.n	80015b8 <main+0x598>
 8001578:	0800c3b0 	.word	0x0800c3b0
 800157c:	200002c4 	.word	0x200002c4
 8001580:	0800c3c8 	.word	0x0800c3c8
 8001584:	0800c3e0 	.word	0x0800c3e0
 8001588:	0800c3f8 	.word	0x0800c3f8
 800158c:	0800c410 	.word	0x0800c410
 8001590:	0800c428 	.word	0x0800c428
 8001594:	0800c440 	.word	0x0800c440
 8001598:	0800c458 	.word	0x0800c458
		}
		else
		{
			sprintf((char *)buff, "SX1276 Init 4: OK \r\n");
 800159c:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80015a0:	49be      	ldr	r1, [pc, #760]	@ (800189c <main+0x87c>)
 80015a2:	4618      	mov	r0, r3
 80015a4:	f007 f962 	bl	800886c <siprintf>
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80015a8:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80015ac:	2364      	movs	r3, #100	@ 0x64
 80015ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015b2:	48bb      	ldr	r0, [pc, #748]	@ (80018a0 <main+0x880>)
 80015b4:	f005 fcd8 	bl	8006f68 <HAL_UART_Transmit>
		}

	}

	HAL_GPIO_WritePin(SX1276_NRESET_GPIO_Port, SX1276_NRESET_Pin, GPIO_PIN_RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c2:	f002 fda5 	bl	8004110 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80015c6:	2064      	movs	r0, #100	@ 0x64
 80015c8:	f002 faa2 	bl	8003b10 <HAL_Delay>
	HAL_GPIO_WritePin(SX1276_NRESET_GPIO_Port, SX1276_NRESET_Pin, GPIO_PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d6:	f002 fd9b 	bl	8004110 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80015da:	2064      	movs	r0, #100	@ 0x64
 80015dc:	f002 fa98 	bl	8003b10 <HAL_Delay>
	/****************************************************
	 * Dummy Transmit
	 ***************************************************/

	// Check Number of LoRa Nodes set and if the node is available
	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes && 0b00000001) )
 80015e0:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d02b      	beq.n	8001640 <main+0x620>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 0 Transmit : %u\r\n", SX1276_Transmit(test, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 80015e8:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80015ec:	f5a3 6286 	sub.w	r2, r3, #1072	@ 0x430
 80015f0:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80015f4:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 80015f8:	ab05      	add	r3, sp, #20
 80015fa:	c903      	ldmia	r1, {r0, r1}
 80015fc:	6018      	str	r0, [r3, #0]
 80015fe:	3304      	adds	r3, #4
 8001600:	8019      	strh	r1, [r3, #0]
 8001602:	2300      	movs	r3, #0
 8001604:	9304      	str	r3, [sp, #16]
 8001606:	23ff      	movs	r3, #255	@ 0xff
 8001608:	9303      	str	r3, [sp, #12]
 800160a:	4ba6      	ldr	r3, [pc, #664]	@ (80018a4 <main+0x884>)
 800160c:	9302      	str	r3, [sp, #8]
 800160e:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800161c:	f001 faf1 	bl	8002c02 <SX1276_Transmit>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001628:	499f      	ldr	r1, [pc, #636]	@ (80018a8 <main+0x888>)
 800162a:	4618      	mov	r0, r3
 800162c:	f007 f91e 	bl	800886c <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001630:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001634:	2364      	movs	r3, #100	@ 0x64
 8001636:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800163a:	4899      	ldr	r0, [pc, #612]	@ (80018a0 <main+0x880>)
 800163c:	f005 fc94 	bl	8006f68 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) && 0b00000001) )
 8001640:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001644:	085b      	lsrs	r3, r3, #1
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d02b      	beq.n	80016a4 <main+0x684>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 1 Transmit : %u\r\n", SX1276_Transmit(test1, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 800164c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001650:	f5a3 6288 	sub.w	r2, r3, #1088	@ 0x440
 8001654:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001658:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 800165c:	ab05      	add	r3, sp, #20
 800165e:	c903      	ldmia	r1, {r0, r1}
 8001660:	6018      	str	r0, [r3, #0]
 8001662:	3304      	adds	r3, #4
 8001664:	8019      	strh	r1, [r3, #0]
 8001666:	2300      	movs	r3, #0
 8001668:	9304      	str	r3, [sp, #16]
 800166a:	23ff      	movs	r3, #255	@ 0xff
 800166c:	9303      	str	r3, [sp, #12]
 800166e:	4b8d      	ldr	r3, [pc, #564]	@ (80018a4 <main+0x884>)
 8001670:	9302      	str	r3, [sp, #8]
 8001672:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001680:	f001 fabf 	bl	8002c02 <SX1276_Transmit>
 8001684:	4603      	mov	r3, r0
 8001686:	461a      	mov	r2, r3
 8001688:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 800168c:	4987      	ldr	r1, [pc, #540]	@ (80018ac <main+0x88c>)
 800168e:	4618      	mov	r0, r3
 8001690:	f007 f8ec 	bl	800886c <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001694:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001698:	2364      	movs	r3, #100	@ 0x64
 800169a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800169e:	4880      	ldr	r0, [pc, #512]	@ (80018a0 <main+0x880>)
 80016a0:	f005 fc62 	bl	8006f68 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) && 0b00000001) )
 80016a4:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 80016a8:	089b      	lsrs	r3, r3, #2
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d02b      	beq.n	8001708 <main+0x6e8>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 2 Transmit : %u\r\n", SX1276_Transmit(test2, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 80016b0:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80016b4:	f5a3 628a 	sub.w	r2, r3, #1104	@ 0x450
 80016b8:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80016bc:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 80016c0:	ab05      	add	r3, sp, #20
 80016c2:	c903      	ldmia	r1, {r0, r1}
 80016c4:	6018      	str	r0, [r3, #0]
 80016c6:	3304      	adds	r3, #4
 80016c8:	8019      	strh	r1, [r3, #0]
 80016ca:	2300      	movs	r3, #0
 80016cc:	9304      	str	r3, [sp, #16]
 80016ce:	23ff      	movs	r3, #255	@ 0xff
 80016d0:	9303      	str	r3, [sp, #12]
 80016d2:	4b74      	ldr	r3, [pc, #464]	@ (80018a4 <main+0x884>)
 80016d4:	9302      	str	r3, [sp, #8]
 80016d6:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 80016da:	9301      	str	r3, [sp, #4]
 80016dc:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80016e4:	f001 fa8d 	bl	8002c02 <SX1276_Transmit>
 80016e8:	4603      	mov	r3, r0
 80016ea:	461a      	mov	r2, r3
 80016ec:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80016f0:	496f      	ldr	r1, [pc, #444]	@ (80018b0 <main+0x890>)
 80016f2:	4618      	mov	r0, r3
 80016f4:	f007 f8ba 	bl	800886c <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80016f8:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80016fc:	2364      	movs	r3, #100	@ 0x64
 80016fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001702:	4867      	ldr	r0, [pc, #412]	@ (80018a0 <main+0x880>)
 8001704:	f005 fc30 	bl	8006f68 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) && 0b00000001) )
 8001708:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 800170c:	08db      	lsrs	r3, r3, #3
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d02b      	beq.n	800176c <main+0x74c>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 3 Transmit : %u\r\n", SX1276_Transmit(test3, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 8001714:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001718:	f5a3 628c 	sub.w	r2, r3, #1120	@ 0x460
 800171c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001720:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001724:	ab05      	add	r3, sp, #20
 8001726:	c903      	ldmia	r1, {r0, r1}
 8001728:	6018      	str	r0, [r3, #0]
 800172a:	3304      	adds	r3, #4
 800172c:	8019      	strh	r1, [r3, #0]
 800172e:	2300      	movs	r3, #0
 8001730:	9304      	str	r3, [sp, #16]
 8001732:	23ff      	movs	r3, #255	@ 0xff
 8001734:	9303      	str	r3, [sp, #12]
 8001736:	4b5b      	ldr	r3, [pc, #364]	@ (80018a4 <main+0x884>)
 8001738:	9302      	str	r3, [sp, #8]
 800173a:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 800173e:	9301      	str	r3, [sp, #4]
 8001740:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001748:	f001 fa5b 	bl	8002c02 <SX1276_Transmit>
 800174c:	4603      	mov	r3, r0
 800174e:	461a      	mov	r2, r3
 8001750:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001754:	4957      	ldr	r1, [pc, #348]	@ (80018b4 <main+0x894>)
 8001756:	4618      	mov	r0, r3
 8001758:	f007 f888 	bl	800886c <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800175c:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001760:	2364      	movs	r3, #100	@ 0x64
 8001762:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001766:	484e      	ldr	r0, [pc, #312]	@ (80018a0 <main+0x880>)
 8001768:	f005 fbfe 	bl	8006f68 <HAL_UART_Transmit>
	}

	if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) && 0b00000001) )
 800176c:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001770:	091b      	lsrs	r3, r3, #4
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d02b      	beq.n	80017d0 <main+0x7b0>
	{
		sprintf((char *)buff, "SX1276 Dummy Node 4 Transmit : %u\r\n", SX1276_Transmit(test4, buffLoRa, PacketSize_bytes, 906000, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, NORMAL_MODE_MCU_STOP_MODE, CommParam));
 8001778:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800177c:	f5a3 628e 	sub.w	r2, r3, #1136	@ 0x470
 8001780:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001784:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001788:	ab05      	add	r3, sp, #20
 800178a:	c903      	ldmia	r1, {r0, r1}
 800178c:	6018      	str	r0, [r3, #0]
 800178e:	3304      	adds	r3, #4
 8001790:	8019      	strh	r1, [r3, #0]
 8001792:	2300      	movs	r3, #0
 8001794:	9304      	str	r3, [sp, #16]
 8001796:	23ff      	movs	r3, #255	@ 0xff
 8001798:	9303      	str	r3, [sp, #12]
 800179a:	4b42      	ldr	r3, [pc, #264]	@ (80018a4 <main+0x884>)
 800179c:	9302      	str	r3, [sp, #8]
 800179e:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 80017a2:	9301      	str	r3, [sp, #4]
 80017a4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 80017ac:	f001 fa29 	bl	8002c02 <SX1276_Transmit>
 80017b0:	4603      	mov	r3, r0
 80017b2:	461a      	mov	r2, r3
 80017b4:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 80017b8:	493f      	ldr	r1, [pc, #252]	@ (80018b8 <main+0x898>)
 80017ba:	4618      	mov	r0, r3
 80017bc:	f007 f856 	bl	800886c <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 80017c0:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80017c4:	2364      	movs	r3, #100	@ 0x64
 80017c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017ca:	4835      	ldr	r0, [pc, #212]	@ (80018a0 <main+0x880>)
 80017cc:	f005 fbcc 	bl	8006f68 <HAL_UART_Transmit>
	 * Run Sync Schedule
	 * 	-	Set seperately from dummy code so that the dummy code can commented out easily.
	 *	-	The node availability check logic shall be the same.
	 *****************************************************************************************************/

	uint32_t LoRaFrequnecy_KHz = 915000;
 80017d0:	4b3a      	ldr	r3, [pc, #232]	@ (80018bc <main+0x89c>)
 80017d2:	f8c7 36ec 	str.w	r3, [r7, #1772]	@ 0x6ec
	float RxConfigTime=0;
 80017d6:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80017da:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
	float ReceivePropDelayTime=0;
 80017e4:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80017e8:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 80017ec:	f04f 0200 	mov.w	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]

	float RxConfigTimeTotal=0;
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	f507 62e1 	add.w	r2, r7, #1800	@ 0x708
 80017fa:	6013      	str	r3, [r2, #0]
	float ReceivePropDelayTimeTotal=0;		// this includes  ConfigTxTime (~1ms) + 100 ms + Buffer read  (~1 ms)
 80017fc:	f04f 0300 	mov.w	r3, #0
 8001800:	f207 7204 	addw	r2, r7, #1796	@ 0x704
 8001804:	6013      	str	r3, [r2, #0]

	if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes & 0b00000001) )
 8001806:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	2b00      	cmp	r3, #0
 8001810:	f000 8272 	beq.w	8001cf8 <main+0xcd8>
	{

		if(SX1276_Transmitter_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, &RxConfigTime, &ReceivePropDelayTime, CommParam, &htim16, TIM16_PRESCALR)!=SX1276_OK)
 8001814:	4b2a      	ldr	r3, [pc, #168]	@ (80018c0 <main+0x8a0>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 800181c:	f5a2 6286 	sub.w	r2, r2, #1072	@ 0x430
 8001820:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001822:	4b28      	ldr	r3, [pc, #160]	@ (80018c4 <main+0x8a4>)
 8001824:	930a      	str	r3, [sp, #40]	@ 0x28
 8001826:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800182a:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 800182e:	ab08      	add	r3, sp, #32
 8001830:	c903      	ldmia	r1, {r0, r1}
 8001832:	6018      	str	r0, [r3, #0]
 8001834:	3304      	adds	r3, #4
 8001836:	8019      	strh	r1, [r3, #0]
 8001838:	463b      	mov	r3, r7
 800183a:	9307      	str	r3, [sp, #28]
 800183c:	1d3b      	adds	r3, r7, #4
 800183e:	9306      	str	r3, [sp, #24]
 8001840:	23ff      	movs	r3, #255	@ 0xff
 8001842:	9305      	str	r3, [sp, #20]
 8001844:	f8d7 36ec 	ldr.w	r3, [r7, #1772]	@ 0x6ec
 8001848:	9304      	str	r3, [sp, #16]
 800184a:	f107 030b 	add.w	r3, r7, #11
 800184e:	9303      	str	r3, [sp, #12]
 8001850:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001854:	9302      	str	r3, [sp, #8]
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	9301      	str	r3, [sp, #4]
 800185c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001864:	f000 ff08 	bl	8002678 <SX1276_Transmitter_RunSyncSchedule>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d02e      	beq.n	80018cc <main+0x8ac>
		{
			strcpy((char *)buff, "Run Sync Node 0; 1; failed");
 800186e:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001872:	4a15      	ldr	r2, [pc, #84]	@ (80018c8 <main+0x8a8>)
 8001874:	461c      	mov	r4, r3
 8001876:	4615      	mov	r5, r2
 8001878:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800187a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800187c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001880:	c403      	stmia	r4!, {r0, r1}
 8001882:	8022      	strh	r2, [r4, #0]
 8001884:	3402      	adds	r4, #2
 8001886:	0c13      	lsrs	r3, r2, #16
 8001888:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800188a:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 800188e:	2364      	movs	r3, #100	@ 0x64
 8001890:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <main+0x880>)
 8001896:	f005 fb67 	bl	8006f68 <HAL_UART_Transmit>
 800189a:	e017      	b.n	80018cc <main+0x8ac>
 800189c:	0800c470 	.word	0x0800c470
 80018a0:	200002c4 	.word	0x200002c4
 80018a4:	000dd310 	.word	0x000dd310
 80018a8:	0800c488 	.word	0x0800c488
 80018ac:	0800c4ac 	.word	0x0800c4ac
 80018b0:	0800c4d0 	.word	0x0800c4d0
 80018b4:	0800c4f4 	.word	0x0800c4f4
 80018b8:	0800c518 	.word	0x0800c518
 80018bc:	000df638 	.word	0x000df638
 80018c0:	2000034c 	.word	0x2000034c
 80018c4:	20000278 	.word	0x20000278
 80018c8:	0800c53c 	.word	0x0800c53c
		}

		RxConfigTimeTotal 			+= RxConfigTime;
 80018cc:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80018d0:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 80018d4:	edd3 7a00 	vldr	s15, [r3]
 80018d8:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80018dc:	ed93 7a00 	vldr	s14, [r3]
 80018e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018e4:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80018e8:	edc3 7a00 	vstr	s15, [r3]
		ReceivePropDelayTimeTotal	+= ReceivePropDelayTime;
 80018ec:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80018f0:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 80018fc:	ed93 7a00 	vldr	s14, [r3]
 8001900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001904:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001908:	edc3 7a00 	vstr	s15, [r3]

		RxConfigTime				=	0;
 800190c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001910:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
		ReceivePropDelayTime		=	0;
 800191a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800191e:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	601a      	str	r2, [r3, #0]


		if(SX1276_Transmitter_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, &RxConfigTime, &ReceivePropDelayTime, CommParam, &htim16, TIM16_PRESCALR)!=SX1276_OK)
 8001928:	4bc4      	ldr	r3, [pc, #784]	@ (8001c3c <main+0xc1c>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 8001930:	f5a2 6286 	sub.w	r2, r2, #1072	@ 0x430
 8001934:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001936:	4bc2      	ldr	r3, [pc, #776]	@ (8001c40 <main+0xc20>)
 8001938:	930a      	str	r3, [sp, #40]	@ 0x28
 800193a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800193e:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001942:	ab08      	add	r3, sp, #32
 8001944:	c903      	ldmia	r1, {r0, r1}
 8001946:	6018      	str	r0, [r3, #0]
 8001948:	3304      	adds	r3, #4
 800194a:	8019      	strh	r1, [r3, #0]
 800194c:	463b      	mov	r3, r7
 800194e:	9307      	str	r3, [sp, #28]
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	9306      	str	r3, [sp, #24]
 8001954:	23ff      	movs	r3, #255	@ 0xff
 8001956:	9305      	str	r3, [sp, #20]
 8001958:	f8d7 36ec 	ldr.w	r3, [r7, #1772]	@ 0x6ec
 800195c:	9304      	str	r3, [sp, #16]
 800195e:	f107 030b 	add.w	r3, r7, #11
 8001962:	9303      	str	r3, [sp, #12]
 8001964:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001968:	9302      	str	r3, [sp, #8]
 800196a:	f107 030c 	add.w	r3, r7, #12
 800196e:	9301      	str	r3, [sp, #4]
 8001970:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001978:	f000 fe7e 	bl	8002678 <SX1276_Transmitter_RunSyncSchedule>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d015      	beq.n	80019ae <main+0x98e>
		{
			strcpy((char *)buff, "Run Sync Node 0; 2; failed");
 8001982:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001986:	4aaf      	ldr	r2, [pc, #700]	@ (8001c44 <main+0xc24>)
 8001988:	461c      	mov	r4, r3
 800198a:	4615      	mov	r5, r2
 800198c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800198e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001990:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001994:	c403      	stmia	r4!, {r0, r1}
 8001996:	8022      	strh	r2, [r4, #0]
 8001998:	3402      	adds	r4, #2
 800199a:	0c13      	lsrs	r3, r2, #16
 800199c:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 800199e:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 80019a2:	2364      	movs	r3, #100	@ 0x64
 80019a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019a8:	48a7      	ldr	r0, [pc, #668]	@ (8001c48 <main+0xc28>)
 80019aa:	f005 fadd 	bl	8006f68 <HAL_UART_Transmit>
		}

		RxConfigTimeTotal 			+= RxConfigTime;
 80019ae:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80019b2:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 80019b6:	edd3 7a00 	vldr	s15, [r3]
 80019ba:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80019be:	ed93 7a00 	vldr	s14, [r3]
 80019c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c6:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80019ca:	edc3 7a00 	vstr	s15, [r3]
		ReceivePropDelayTimeTotal	+= ReceivePropDelayTime;
 80019ce:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80019d2:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 80019d6:	edd3 7a00 	vldr	s15, [r3]
 80019da:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 80019de:	ed93 7a00 	vldr	s14, [r3]
 80019e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019e6:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 80019ea:	edc3 7a00 	vstr	s15, [r3]

		RxConfigTime				=	0;
 80019ee:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80019f2:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
		ReceivePropDelayTime		=	0;
 80019fc:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001a00:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]


		if(SX1276_Transmitter_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, &RxConfigTime, &ReceivePropDelayTime, CommParam, &htim16, TIM16_PRESCALR)!=SX1276_OK)
 8001a0a:	4b8c      	ldr	r3, [pc, #560]	@ (8001c3c <main+0xc1c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 8001a12:	f5a2 6286 	sub.w	r2, r2, #1072	@ 0x430
 8001a16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001a18:	4b89      	ldr	r3, [pc, #548]	@ (8001c40 <main+0xc20>)
 8001a1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8001a1c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001a20:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001a24:	ab08      	add	r3, sp, #32
 8001a26:	c903      	ldmia	r1, {r0, r1}
 8001a28:	6018      	str	r0, [r3, #0]
 8001a2a:	3304      	adds	r3, #4
 8001a2c:	8019      	strh	r1, [r3, #0]
 8001a2e:	463b      	mov	r3, r7
 8001a30:	9307      	str	r3, [sp, #28]
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	9306      	str	r3, [sp, #24]
 8001a36:	23ff      	movs	r3, #255	@ 0xff
 8001a38:	9305      	str	r3, [sp, #20]
 8001a3a:	f8d7 36ec 	ldr.w	r3, [r7, #1772]	@ 0x6ec
 8001a3e:	9304      	str	r3, [sp, #16]
 8001a40:	f107 030b 	add.w	r3, r7, #11
 8001a44:	9303      	str	r3, [sp, #12]
 8001a46:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001a4a:	9302      	str	r3, [sp, #8]
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001a5a:	f000 fe0d 	bl	8002678 <SX1276_Transmitter_RunSyncSchedule>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d015      	beq.n	8001a90 <main+0xa70>
		{
			strcpy((char *)buff, "Run Sync Node 0; 3; failed");
 8001a64:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001a68:	4a78      	ldr	r2, [pc, #480]	@ (8001c4c <main+0xc2c>)
 8001a6a:	461c      	mov	r4, r3
 8001a6c:	4615      	mov	r5, r2
 8001a6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a76:	c403      	stmia	r4!, {r0, r1}
 8001a78:	8022      	strh	r2, [r4, #0]
 8001a7a:	3402      	adds	r4, #2
 8001a7c:	0c13      	lsrs	r3, r2, #16
 8001a7e:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001a80:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001a84:	2364      	movs	r3, #100	@ 0x64
 8001a86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a8a:	486f      	ldr	r0, [pc, #444]	@ (8001c48 <main+0xc28>)
 8001a8c:	f005 fa6c 	bl	8006f68 <HAL_UART_Transmit>
		}

		RxConfigTimeTotal 			+= RxConfigTime;
 8001a90:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001a94:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001aa0:	ed93 7a00 	vldr	s14, [r3]
 8001aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa8:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001aac:	edc3 7a00 	vstr	s15, [r3]
		ReceivePropDelayTimeTotal	+= ReceivePropDelayTime;
 8001ab0:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001ab4:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 8001ab8:	edd3 7a00 	vldr	s15, [r3]
 8001abc:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001ac0:	ed93 7a00 	vldr	s14, [r3]
 8001ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac8:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001acc:	edc3 7a00 	vstr	s15, [r3]

		RxConfigTime				=	0;
 8001ad0:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001ad4:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
		ReceivePropDelayTime		=	0;
 8001ade:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001ae2:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]

		if(SX1276_Transmitter_RunSyncSchedule(test, buffLoRa, buffLoRaR, PacketSize_bytes, &PacketSize_bytesR, LoRaFrequnecy_KHz, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, &RxConfigTime, &ReceivePropDelayTime, CommParam, &htim16, TIM16_PRESCALR)!=SX1276_OK)
 8001aec:	4b53      	ldr	r3, [pc, #332]	@ (8001c3c <main+0xc1c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f507 62e2 	add.w	r2, r7, #1808	@ 0x710
 8001af4:	f5a2 6286 	sub.w	r2, r2, #1072	@ 0x430
 8001af8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001afa:	4b51      	ldr	r3, [pc, #324]	@ (8001c40 <main+0xc20>)
 8001afc:	930a      	str	r3, [sp, #40]	@ 0x28
 8001afe:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001b02:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001b06:	ab08      	add	r3, sp, #32
 8001b08:	c903      	ldmia	r1, {r0, r1}
 8001b0a:	6018      	str	r0, [r3, #0]
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	8019      	strh	r1, [r3, #0]
 8001b10:	463b      	mov	r3, r7
 8001b12:	9307      	str	r3, [sp, #28]
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	9306      	str	r3, [sp, #24]
 8001b18:	23ff      	movs	r3, #255	@ 0xff
 8001b1a:	9305      	str	r3, [sp, #20]
 8001b1c:	f8d7 36ec 	ldr.w	r3, [r7, #1772]	@ 0x6ec
 8001b20:	9304      	str	r3, [sp, #16]
 8001b22:	f107 030b 	add.w	r3, r7, #11
 8001b26:	9303      	str	r3, [sp, #12]
 8001b28:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001b2c:	9302      	str	r3, [sp, #8]
 8001b2e:	f107 030c 	add.w	r3, r7, #12
 8001b32:	9301      	str	r3, [sp, #4]
 8001b34:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001b3c:	f000 fd9c 	bl	8002678 <SX1276_Transmitter_RunSyncSchedule>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d015      	beq.n	8001b72 <main+0xb52>
		{
			strcpy((char *)buff, "Run Sync Node 0; 4; failed");
 8001b46:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 8001b4a:	4a41      	ldr	r2, [pc, #260]	@ (8001c50 <main+0xc30>)
 8001b4c:	461c      	mov	r4, r3
 8001b4e:	4615      	mov	r5, r2
 8001b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b54:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b58:	c403      	stmia	r4!, {r0, r1}
 8001b5a:	8022      	strh	r2, [r4, #0]
 8001b5c:	3402      	adds	r4, #2
 8001b5e:	0c13      	lsrs	r3, r2, #16
 8001b60:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001b62:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001b66:	2364      	movs	r3, #100	@ 0x64
 8001b68:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b6c:	4836      	ldr	r0, [pc, #216]	@ (8001c48 <main+0xc28>)
 8001b6e:	f005 f9fb 	bl	8006f68 <HAL_UART_Transmit>
		}

		RxConfigTimeTotal 			+= RxConfigTime;
 8001b72:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001b76:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001b82:	ed93 7a00 	vldr	s14, [r3]
 8001b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8a:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001b8e:	edc3 7a00 	vstr	s15, [r3]
		ReceivePropDelayTimeTotal	+= ReceivePropDelayTime;
 8001b92:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001b96:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 8001b9a:	edd3 7a00 	vldr	s15, [r3]
 8001b9e:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001ba2:	ed93 7a00 	vldr	s14, [r3]
 8001ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001baa:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001bae:	edc3 7a00 	vstr	s15, [r3]

		RxConfigTime				=	0;
 8001bb2:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001bb6:	f2a3 730c 	subw	r3, r3, #1804	@ 0x70c
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
		ReceivePropDelayTime		=	0;
 8001bc0:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001bc4:	f5a3 63e2 	sub.w	r3, r3, #1808	@ 0x710
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]

		RxConfigTimeTotal			= RxConfigTimeTotal/4;
 8001bce:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001bd2:	ed93 7a00 	vldr	s14, [r3]
 8001bd6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001bda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bde:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001be2:	edc3 7a00 	vstr	s15, [r3]
		ReceivePropDelayTimeTotal	= ReceivePropDelayTimeTotal/4;
 8001be6:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001bea:	ed93 7a00 	vldr	s14, [r3]
 8001bee:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001bf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bf6:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001bfa:	edc3 7a00 	vstr	s15, [r3]

		if(((uint32_t)RxConfigTimeTotal)<RxConfigTimeTotal)
 8001bfe:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001c02:	edd3 7a00 	vldr	s15, [r3]
 8001c06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c0e:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001c12:	ed93 7a00 	vldr	s14, [r3]
 8001c16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1e:	dd1b      	ble.n	8001c58 <main+0xc38>
		{
			RxConfigTimeTotal++;
 8001c20:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001c24:	edd3 7a00 	vldr	s15, [r3]
 8001c28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c30:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001c34:	edc3 7a00 	vstr	s15, [r3]
 8001c38:	e00e      	b.n	8001c58 <main+0xc38>
 8001c3a:	bf00      	nop
 8001c3c:	2000034c 	.word	0x2000034c
 8001c40:	20000278 	.word	0x20000278
 8001c44:	0800c558 	.word	0x0800c558
 8001c48:	200002c4 	.word	0x200002c4
 8001c4c:	0800c574 	.word	0x0800c574
 8001c50:	0800c590 	.word	0x0800c590
 8001c54:	42cc0000 	.word	0x42cc0000
		}

		if(((uint32_t)ReceivePropDelayTimeTotal)<ReceivePropDelayTimeTotal)
 8001c58:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001c5c:	edd3 7a00 	vldr	s15, [r3]
 8001c60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c68:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001c6c:	ed93 7a00 	vldr	s14, [r3]
 8001c70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c78:	dd0b      	ble.n	8001c92 <main+0xc72>
		{
			ReceivePropDelayTimeTotal++;
 8001c7a:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001c7e:	edd3 7a00 	vldr	s15, [r3]
 8001c82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c8a:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001c8e:	edc3 7a00 	vstr	s15, [r3]
		}

		ReceivePropDelayTimeTotal = ReceivePropDelayTimeTotal -102 - ToA_Delay_ms;
 8001c92:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001c96:	edd3 7a00 	vldr	s15, [r3]
 8001c9a:	ed1f 7a12 	vldr	s14, [pc, #-72]	@ 8001c54 <main+0xc34>
 8001c9e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001ca2:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	@ 0x6f0
 8001ca6:	ee07 3a90 	vmov	s15, r3
 8001caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb2:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001cb6:	edc3 7a00 	vstr	s15, [r3]

		sprintf((char *)buff, "SX1276 Node 0 Sync Schedule RxConfigTime, ReceivePropDelayTime: %f, %f\r\n", RxConfigTimeTotal, ReceivePropDelayTimeTotal);
 8001cba:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	f7fe fc42 	bl	8000548 <__aeabi_f2d>
 8001cc4:	4604      	mov	r4, r0
 8001cc6:	460d      	mov	r5, r1
 8001cc8:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 8001ccc:	6818      	ldr	r0, [r3, #0]
 8001cce:	f7fe fc3b 	bl	8000548 <__aeabi_f2d>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	f507 703c 	add.w	r0, r7, #752	@ 0x2f0
 8001cda:	e9cd 2300 	strd	r2, r3, [sp]
 8001cde:	4622      	mov	r2, r4
 8001ce0:	462b      	mov	r3, r5
 8001ce2:	4955      	ldr	r1, [pc, #340]	@ (8001e38 <main+0xe18>)
 8001ce4:	f006 fdc2 	bl	800886c <siprintf>
		HAL_UART_Transmit(&huart2, buff, sizeof(buff), 100);
 8001ce8:	f507 713c 	add.w	r1, r7, #752	@ 0x2f0
 8001cec:	2364      	movs	r3, #100	@ 0x64
 8001cee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cf2:	4852      	ldr	r0, [pc, #328]	@ (8001e3c <main+0xe1c>)
 8001cf4:	f005 f938 	bl	8006f68 <HAL_UART_Transmit>
	}

	uint32_t  HoppFrequencyMultiplier = 250;	//relates to displacement of signal in Hz; Shall be fixed on the basis of bandwidth and spread factor
 8001cf8:	23fa      	movs	r3, #250	@ 0xfa
 8001cfa:	f8c7 36e8 	str.w	r3, [r7, #1768]	@ 0x6e8
	uint8_t Status = 0;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7

	uint32_t NumberOfHopps = 117;
 8001d04:	2375      	movs	r3, #117	@ 0x75
 8001d06:	f8c7 36e0 	str.w	r3, [r7, #1760]	@ 0x6e0
	uint32_t FirstFrequencies[NumberOfHopps] = {};
 8001d0a:	f8d7 16e0 	ldr.w	r1, [r7, #1760]	@ 0x6e0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	3b01      	subs	r3, #1
 8001d12:	f8c7 36dc 	str.w	r3, [r7, #1756]	@ 0x6dc
 8001d16:	2300      	movs	r3, #0
 8001d18:	468a      	mov	sl, r1
 8001d1a:	469b      	mov	fp, r3
 8001d1c:	f04f 0200 	mov.w	r2, #0
 8001d20:	f04f 0300 	mov.w	r3, #0
 8001d24:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8001d28:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8001d2c:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8001d30:	0088      	lsls	r0, r1, #2
 8001d32:	2300      	movs	r3, #0
 8001d34:	4688      	mov	r8, r1
 8001d36:	4699      	mov	r9, r3
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001d44:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001d48:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001d4c:	008b      	lsls	r3, r1, #2
 8001d4e:	3307      	adds	r3, #7
 8001d50:	08db      	lsrs	r3, r3, #3
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	ebad 0d03 	sub.w	sp, sp, r3
 8001d58:	ab0c      	add	r3, sp, #48	@ 0x30
 8001d5a:	3303      	adds	r3, #3
 8001d5c:	089b      	lsrs	r3, r3, #2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	f8c7 36d8 	str.w	r3, [r7, #1752]	@ 0x6d8
 8001d64:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001d68:	4602      	mov	r2, r0
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f006 fde2 	bl	8008936 <memset>

	FirstFrequencies[0] = 902500;
 8001d72:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001d76:	4a32      	ldr	r2, [pc, #200]	@ (8001e40 <main+0xe20>)
 8001d78:	601a      	str	r2, [r3, #0]

	for (uint32_t counter = 1; counter<NumberOfHopps-1; counter=counter+2)
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	f8c7 3700 	str.w	r3, [r7, #1792]	@ 0x700
 8001d80:	e04b      	b.n	8001e1a <main+0xdfa>
	{
		if( (counter>1) && ((FirstFrequencies[counter-1] + (HoppFrequencyMultiplier*NUMBER_OF_LORA_NODES))>= 928000))
 8001d82:	f8d7 3700 	ldr.w	r3, [r7, #1792]	@ 0x700
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d91d      	bls.n	8001dc6 <main+0xda6>
 8001d8a:	f8d7 3700 	ldr.w	r3, [r7, #1792]	@ 0x700
 8001d8e:	1e5a      	subs	r2, r3, #1
 8001d90:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001d94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001d98:	f8d7 26e8 	ldr.w	r2, [r7, #1768]	@ 0x6e8
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	4413      	add	r3, r2
 8001da2:	440b      	add	r3, r1
 8001da4:	4a27      	ldr	r2, [pc, #156]	@ (8001e44 <main+0xe24>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d90d      	bls.n	8001dc6 <main+0xda6>
		{
			// The next freq is out of ISM band, USA => 902 to 928MHz; wrap freq
			FirstFrequencies[counter] = FirstFrequencies[0];
 8001daa:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001dae:	6819      	ldr	r1, [r3, #0]
 8001db0:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001db4:	f8d7 2700 	ldr.w	r2, [r7, #1792]	@ 0x700
 8001db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			counter++;
 8001dbc:	f8d7 3700 	ldr.w	r3, [r7, #1792]	@ 0x700
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	f8c7 3700 	str.w	r3, [r7, #1792]	@ 0x700
		}
		FirstFrequencies[counter] = FirstFrequencies[counter-1] + HoppFrequencyMultiplier/2;
 8001dc6:	f8d7 3700 	ldr.w	r3, [r7, #1792]	@ 0x700
 8001dca:	1e5a      	subs	r2, r3, #1
 8001dcc:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001dd0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001dd4:	f8d7 36e8 	ldr.w	r3, [r7, #1768]	@ 0x6e8
 8001dd8:	085b      	lsrs	r3, r3, #1
 8001dda:	18d1      	adds	r1, r2, r3
 8001ddc:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001de0:	f8d7 2700 	ldr.w	r2, [r7, #1792]	@ 0x700
 8001de4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		FirstFrequencies[counter+1] = FirstFrequencies[counter-1] + (HoppFrequencyMultiplier*NUMBER_OF_LORA_NODES);
 8001de8:	f8d7 3700 	ldr.w	r3, [r7, #1792]	@ 0x700
 8001dec:	1e5a      	subs	r2, r3, #1
 8001dee:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001df2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001df6:	f8d7 26e8 	ldr.w	r2, [r7, #1768]	@ 0x6e8
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	f8d7 2700 	ldr.w	r2, [r7, #1792]	@ 0x700
 8001e04:	3201      	adds	r2, #1
 8001e06:	4419      	add	r1, r3
 8001e08:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001e0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint32_t counter = 1; counter<NumberOfHopps-1; counter=counter+2)
 8001e10:	f8d7 3700 	ldr.w	r3, [r7, #1792]	@ 0x700
 8001e14:	3302      	adds	r3, #2
 8001e16:	f8c7 3700 	str.w	r3, [r7, #1792]	@ 0x700
 8001e1a:	f8d7 36e0 	ldr.w	r3, [r7, #1760]	@ 0x6e0
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	f8d7 2700 	ldr.w	r2, [r7, #1792]	@ 0x700
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d3ac      	bcc.n	8001d82 <main+0xd62>
	}

	uint32_t temp=0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	f8c7 36fc 	str.w	r3, [r7, #1788]	@ 0x6fc
	for (uint32_t counter = 0; counter<NumberOfHopps; counter++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f8c7 36f8 	str.w	r3, [r7, #1784]	@ 0x6f8
 8001e34:	e249      	b.n	80022ca <main+0x12aa>
 8001e36:	bf00      	nop
 8001e38:	0800c5ac 	.word	0x0800c5ac
 8001e3c:	200002c4 	.word	0x200002c4
 8001e40:	000dc564 	.word	0x000dc564
 8001e44:	000e28ff 	.word	0x000e28ff
	{

		if((counter>0) && (FirstFrequencies[counter]==FirstFrequencies[0]))
 8001e48:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	@ 0x6f8
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d02b      	beq.n	8001ea8 <main+0xe88>
 8001e50:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001e54:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 8001e58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e5c:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d120      	bne.n	8001ea8 <main+0xe88>
		{
		    // How long ago did we use the FirstFrequencies[0]
		    if (temp == 0)
 8001e66:	f8d7 36fc 	ldr.w	r3, [r7, #1788]	@ 0x6fc
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d103      	bne.n	8001e76 <main+0xe56>
		    {
		        temp = counter;
 8001e6e:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	@ 0x6f8
 8001e72:	f8c7 36fc 	str.w	r3, [r7, #1788]	@ 0x6fc
		    }

		    if ((temp * (ToA_Delay_ms + HOP_OVERHEAD_MS)) < 20000)
 8001e76:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	@ 0x6f0
 8001e7a:	3306      	adds	r3, #6
 8001e7c:	f8d7 26fc 	ldr.w	r2, [r7, #1788]	@ 0x6fc
 8001e80:	fb02 f303 	mul.w	r3, r2, r3
 8001e84:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d80d      	bhi.n	8001ea8 <main+0xe88>
		    {
		        // Put MCU to Sleep until FCC dwell-time requirement is met
		        MCU_STOP_Delay_ms(20000 - (temp * (ToA_Delay_ms + HOP_OVERHEAD_MS)), &hrtc);
 8001e8c:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	@ 0x6f0
 8001e90:	3306      	adds	r3, #6
 8001e92:	f8d7 26fc 	ldr.w	r2, [r7, #1788]	@ 0x6fc
 8001e96:	fb02 f303 	mul.w	r3, r2, r3
 8001e9a:	f5c3 439c 	rsb	r3, r3, #19968	@ 0x4e00
 8001e9e:	3320      	adds	r3, #32
 8001ea0:	49cc      	ldr	r1, [pc, #816]	@ (80021d4 <main+0x11b4>)
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f001 f8ac 	bl	8003000 <MCU_STOP_Delay_ms>
		}

		/**************************************************
		 * Wait for RxConfigTime
		 **************************************************/
		MCU_STOP_Delay_ms(RxConfigTimeTotal * NUMBER_OF_LORA_NODES, &hrtc);
 8001ea8:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8001eac:	edd3 7a00 	vldr	s15, [r3]
 8001eb0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001eb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ebc:	49c5      	ldr	r1, [pc, #788]	@ (80021d4 <main+0x11b4>)
 8001ebe:	ee17 0a90 	vmov	r0, s15
 8001ec2:	f001 f89d 	bl	8003000 <MCU_STOP_Delay_ms>
		 *	-	The node availability check logic shall be the same.
		 ***************************************************************************************************
		 */


		if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes & 0b00000001) )
 8001ec6:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d021      	beq.n	8001f16 <main+0xef6>
		{
			Status = SX1276_Multi_Transmitter_SetConfiguration(test, buffLoRa, PacketSize_bytes, FirstFrequencies[counter]+HoppFrequencyMultiplier*0, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam);
 8001ed2:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001ed6:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 8001eda:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8001ede:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001ee2:	f5a3 6286 	sub.w	r2, r3, #1072	@ 0x430
 8001ee6:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001eea:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001eee:	ab04      	add	r3, sp, #16
 8001ef0:	c903      	ldmia	r1, {r0, r1}
 8001ef2:	6018      	str	r0, [r3, #0]
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	8019      	strh	r1, [r3, #0]
 8001ef8:	23ff      	movs	r3, #255	@ 0xff
 8001efa:	9303      	str	r3, [sp, #12]
 8001efc:	9402      	str	r4, [sp, #8]
 8001efe:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001f0c:	f000 fde2 	bl	8002ad4 <SX1276_Multi_Transmitter_SetConfiguration>
 8001f10:	4603      	mov	r3, r0
 8001f12:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) & 0b00000001) )
 8001f16:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001f1a:	085b      	lsrs	r3, r3, #1
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d024      	beq.n	8001f70 <main+0xf50>
		{
			Status = SX1276_Multi_Transmitter_SetConfiguration(test1, buffLoRa, PacketSize_bytes, FirstFrequencies[counter]+HoppFrequencyMultiplier*1, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam);
 8001f26:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001f2a:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 8001f2e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001f32:	f8d7 36e8 	ldr.w	r3, [r7, #1768]	@ 0x6e8
 8001f36:	18d4      	adds	r4, r2, r3
 8001f38:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001f3c:	f5a3 6288 	sub.w	r2, r3, #1088	@ 0x440
 8001f40:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001f44:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001f48:	ab04      	add	r3, sp, #16
 8001f4a:	c903      	ldmia	r1, {r0, r1}
 8001f4c:	6018      	str	r0, [r3, #0]
 8001f4e:	3304      	adds	r3, #4
 8001f50:	8019      	strh	r1, [r3, #0]
 8001f52:	23ff      	movs	r3, #255	@ 0xff
 8001f54:	9303      	str	r3, [sp, #12]
 8001f56:	9402      	str	r4, [sp, #8]
 8001f58:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001f5c:	9301      	str	r3, [sp, #4]
 8001f5e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001f66:	f000 fdb5 	bl	8002ad4 <SX1276_Multi_Transmitter_SetConfiguration>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) & 0b00000001) )
 8001f70:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001f74:	089b      	lsrs	r3, r3, #2
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d025      	beq.n	8001fcc <main+0xfac>
		{
			Status = SX1276_Multi_Transmitter_SetConfiguration(test2, buffLoRa, PacketSize_bytes, FirstFrequencies[counter]+HoppFrequencyMultiplier*2, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam);
 8001f80:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001f84:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 8001f88:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001f8c:	f8d7 36e8 	ldr.w	r3, [r7, #1768]	@ 0x6e8
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	18d4      	adds	r4, r2, r3
 8001f94:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001f98:	f5a3 628a 	sub.w	r2, r3, #1104	@ 0x450
 8001f9c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001fa0:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8001fa4:	ab04      	add	r3, sp, #16
 8001fa6:	c903      	ldmia	r1, {r0, r1}
 8001fa8:	6018      	str	r0, [r3, #0]
 8001faa:	3304      	adds	r3, #4
 8001fac:	8019      	strh	r1, [r3, #0]
 8001fae:	23ff      	movs	r3, #255	@ 0xff
 8001fb0:	9303      	str	r3, [sp, #12]
 8001fb2:	9402      	str	r4, [sp, #8]
 8001fb4:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8001fb8:	9301      	str	r3, [sp, #4]
 8001fba:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001fc2:	f000 fd87 	bl	8002ad4 <SX1276_Multi_Transmitter_SetConfiguration>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) & 0b00000001) )
 8001fcc:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8001fd0:	08db      	lsrs	r3, r3, #3
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d027      	beq.n	800202c <main+0x100c>
		{
			Status = SX1276_Multi_Transmitter_SetConfiguration(test3, buffLoRa, PacketSize_bytes, FirstFrequencies[counter]+HoppFrequencyMultiplier*3, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam);
 8001fdc:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8001fe0:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 8001fe4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001fe8:	f8d7 26e8 	ldr.w	r2, [r7, #1768]	@ 0x6e8
 8001fec:	4613      	mov	r3, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	4413      	add	r3, r2
 8001ff2:	18cc      	adds	r4, r1, r3
 8001ff4:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8001ff8:	f5a3 628c 	sub.w	r2, r3, #1120	@ 0x460
 8001ffc:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002000:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8002004:	ab04      	add	r3, sp, #16
 8002006:	c903      	ldmia	r1, {r0, r1}
 8002008:	6018      	str	r0, [r3, #0]
 800200a:	3304      	adds	r3, #4
 800200c:	8019      	strh	r1, [r3, #0]
 800200e:	23ff      	movs	r3, #255	@ 0xff
 8002010:	9303      	str	r3, [sp, #12]
 8002012:	9402      	str	r4, [sp, #8]
 8002014:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8002018:	9301      	str	r3, [sp, #4]
 800201a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8002022:	f000 fd57 	bl	8002ad4 <SX1276_Multi_Transmitter_SetConfiguration>
 8002026:	4603      	mov	r3, r0
 8002028:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) & 0b00000001) )
 800202c:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8002030:	091b      	lsrs	r3, r3, #4
 8002032:	b2db      	uxtb	r3, r3
 8002034:	f003 0301 	and.w	r3, r3, #1
 8002038:	2b00      	cmp	r3, #0
 800203a:	d025      	beq.n	8002088 <main+0x1068>
		{
			Status = SX1276_Multi_Transmitter_SetConfiguration(test4, buffLoRa, PacketSize_bytes, FirstFrequencies[counter]+HoppFrequencyMultiplier*4, SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17, CommParam);
 800203c:	f8d7 36d8 	ldr.w	r3, [r7, #1752]	@ 0x6d8
 8002040:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 8002044:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002048:	f8d7 36e8 	ldr.w	r3, [r7, #1768]	@ 0x6e8
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	18d4      	adds	r4, r2, r3
 8002050:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002054:	f5a3 628e 	sub.w	r2, r3, #1136	@ 0x470
 8002058:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800205c:	f2a3 5104 	subw	r1, r3, #1284	@ 0x504
 8002060:	ab04      	add	r3, sp, #16
 8002062:	c903      	ldmia	r1, {r0, r1}
 8002064:	6018      	str	r0, [r3, #0]
 8002066:	3304      	adds	r3, #4
 8002068:	8019      	strh	r1, [r3, #0]
 800206a:	23ff      	movs	r3, #255	@ 0xff
 800206c:	9303      	str	r3, [sp, #12]
 800206e:	9402      	str	r4, [sp, #8]
 8002070:	f897 36f6 	ldrb.w	r3, [r7, #1782]	@ 0x6f6
 8002074:	9301      	str	r3, [sp, #4]
 8002076:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800207e:	f000 fd29 	bl	8002ad4 <SX1276_Multi_Transmitter_SetConfiguration>
 8002082:	4603      	mov	r3, r0
 8002084:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		 *	-	Set OP mode for all Nodes
		 *	-	Put MCU to STOP2 mode for ToA time
		 *	-	Clear TxDone IRQ flag for all Nodes
		 *	-	Set all Nodes to sleep
		 ***************************************************************************************************/
		if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes & 0b00000001) )
 8002088:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00b      	beq.n	80020ac <main+0x108c>
		{
			Status = SX1276_SetOperationMode(test, SX1276_LoRa_REG_OP_MODE_TX);
 8002094:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002098:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800209c:	2283      	movs	r2, #131	@ 0x83
 800209e:	9200      	str	r2, [sp, #0]
 80020a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020a2:	f001 f951 	bl	8003348 <SX1276_SetOperationMode>
 80020a6:	4603      	mov	r3, r0
 80020a8:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) & 0b00000001) )
 80020ac:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 80020b0:	085b      	lsrs	r3, r3, #1
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00b      	beq.n	80020d4 <main+0x10b4>
		{
			Status = SX1276_SetOperationMode(test1, SX1276_LoRa_REG_OP_MODE_TX);
 80020bc:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80020c0:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 80020c4:	2283      	movs	r2, #131	@ 0x83
 80020c6:	9200      	str	r2, [sp, #0]
 80020c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020ca:	f001 f93d 	bl	8003348 <SX1276_SetOperationMode>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) & 0b00000001) )
 80020d4:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 80020d8:	089b      	lsrs	r3, r3, #2
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	f003 0301 	and.w	r3, r3, #1
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00b      	beq.n	80020fc <main+0x10dc>
		{
			Status = SX1276_SetOperationMode(test2, SX1276_LoRa_REG_OP_MODE_TX);
 80020e4:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80020e8:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80020ec:	2283      	movs	r2, #131	@ 0x83
 80020ee:	9200      	str	r2, [sp, #0]
 80020f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020f2:	f001 f929 	bl	8003348 <SX1276_SetOperationMode>
 80020f6:	4603      	mov	r3, r0
 80020f8:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) & 0b00000001) )
 80020fc:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8002100:	08db      	lsrs	r3, r3, #3
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	2b00      	cmp	r3, #0
 800210a:	d00b      	beq.n	8002124 <main+0x1104>
		{
			Status = SX1276_SetOperationMode(test3, SX1276_LoRa_REG_OP_MODE_TX);;
 800210c:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002110:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 8002114:	2283      	movs	r2, #131	@ 0x83
 8002116:	9200      	str	r2, [sp, #0]
 8002118:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800211a:	f001 f915 	bl	8003348 <SX1276_SetOperationMode>
 800211e:	4603      	mov	r3, r0
 8002120:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) & 0b00000001) )
 8002124:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	b2db      	uxtb	r3, r3
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	2b00      	cmp	r3, #0
 8002132:	d00b      	beq.n	800214c <main+0x112c>
		{
			Status = SX1276_SetOperationMode(test4, SX1276_LoRa_REG_OP_MODE_TX);
 8002134:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002138:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800213c:	2283      	movs	r2, #131	@ 0x83
 800213e:	9200      	str	r2, [sp, #0]
 8002140:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002142:	f001 f901 	bl	8003348 <SX1276_SetOperationMode>
 8002146:	4603      	mov	r3, r0
 8002148:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		MCU_STOP_Delay_ms(ToA_Delay_ms, &hrtc);
 800214c:	4921      	ldr	r1, [pc, #132]	@ (80021d4 <main+0x11b4>)
 800214e:	f8d7 06f0 	ldr.w	r0, [r7, #1776]	@ 0x6f0
 8002152:	f000 ff55 	bl	8003000 <MCU_STOP_Delay_ms>

		if( (NUMBER_OF_LORA_NODES >=1) && (AvailableLoRaNodes & 0b00000001) )
 8002156:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	d017      	beq.n	8002192 <main+0x1172>
		{
			Status = SX1276_ClearIRQFlags(test, TxDone);
 8002162:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002166:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 800216a:	2203      	movs	r2, #3
 800216c:	9200      	str	r2, [sp, #0]
 800216e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002170:	f001 f80b 	bl	800318a <SX1276_ClearIRQFlags>
 8002174:	4603      	mov	r3, r0
 8002176:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
			Status = SX1276_SetOperationMode(test, SX1276_LoRa_REG_OP_MODE_SLEEP);
 800217a:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800217e:	f5a3 6386 	sub.w	r3, r3, #1072	@ 0x430
 8002182:	2280      	movs	r2, #128	@ 0x80
 8002184:	9200      	str	r2, [sp, #0]
 8002186:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002188:	f001 f8de 	bl	8003348 <SX1276_SetOperationMode>
 800218c:	4603      	mov	r3, r0
 800218e:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=2) && ((AvailableLoRaNodes>>1) & 0b00000001) )
 8002192:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 8002196:	085b      	lsrs	r3, r3, #1
 8002198:	b2db      	uxtb	r3, r3
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d01a      	beq.n	80021d8 <main+0x11b8>
		{
			Status = SX1276_ClearIRQFlags(test1, TxDone);
 80021a2:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80021a6:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 80021aa:	2203      	movs	r2, #3
 80021ac:	9200      	str	r2, [sp, #0]
 80021ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021b0:	f000 ffeb 	bl	800318a <SX1276_ClearIRQFlags>
 80021b4:	4603      	mov	r3, r0
 80021b6:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
			Status = SX1276_SetOperationMode(test1, SX1276_LoRa_REG_OP_MODE_SLEEP);
 80021ba:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80021be:	f5a3 6388 	sub.w	r3, r3, #1088	@ 0x440
 80021c2:	2280      	movs	r2, #128	@ 0x80
 80021c4:	9200      	str	r2, [sp, #0]
 80021c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021c8:	f001 f8be 	bl	8003348 <SX1276_SetOperationMode>
 80021cc:	4603      	mov	r3, r0
 80021ce:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
 80021d2:	e001      	b.n	80021d8 <main+0x11b8>
 80021d4:	200001f0 	.word	0x200001f0
		}

		if( (NUMBER_OF_LORA_NODES >=3) && ((AvailableLoRaNodes>>2) & 0b00000001) )
 80021d8:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 80021dc:	089b      	lsrs	r3, r3, #2
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d017      	beq.n	8002218 <main+0x11f8>
		{
			Status = SX1276_ClearIRQFlags(test2, TxDone);
 80021e8:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 80021ec:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80021f0:	2203      	movs	r2, #3
 80021f2:	9200      	str	r2, [sp, #0]
 80021f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021f6:	f000 ffc8 	bl	800318a <SX1276_ClearIRQFlags>
 80021fa:	4603      	mov	r3, r0
 80021fc:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
			Status = SX1276_SetOperationMode(test2, SX1276_LoRa_REG_OP_MODE_SLEEP);
 8002200:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002204:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8002208:	2280      	movs	r2, #128	@ 0x80
 800220a:	9200      	str	r2, [sp, #0]
 800220c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800220e:	f001 f89b 	bl	8003348 <SX1276_SetOperationMode>
 8002212:	4603      	mov	r3, r0
 8002214:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=4) && ((AvailableLoRaNodes>>3) & 0b00000001) )
 8002218:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 800221c:	08db      	lsrs	r3, r3, #3
 800221e:	b2db      	uxtb	r3, r3
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b00      	cmp	r3, #0
 8002226:	d017      	beq.n	8002258 <main+0x1238>
		{
			Status = SX1276_ClearIRQFlags(test3, TxDone);
 8002228:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800222c:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 8002230:	2203      	movs	r2, #3
 8002232:	9200      	str	r2, [sp, #0]
 8002234:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002236:	f000 ffa8 	bl	800318a <SX1276_ClearIRQFlags>
 800223a:	4603      	mov	r3, r0
 800223c:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
			Status = SX1276_SetOperationMode(test3, SX1276_LoRa_REG_OP_MODE_SLEEP);
 8002240:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002244:	f5a3 638c 	sub.w	r3, r3, #1120	@ 0x460
 8002248:	2280      	movs	r2, #128	@ 0x80
 800224a:	9200      	str	r2, [sp, #0]
 800224c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800224e:	f001 f87b 	bl	8003348 <SX1276_SetOperationMode>
 8002252:	4603      	mov	r3, r0
 8002254:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
		}

		if( (NUMBER_OF_LORA_NODES >=5) && ((AvailableLoRaNodes>>4) & 0b00000001) )
 8002258:	f897 370f 	ldrb.w	r3, [r7, #1807]	@ 0x70f
 800225c:	091b      	lsrs	r3, r3, #4
 800225e:	b2db      	uxtb	r3, r3
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b00      	cmp	r3, #0
 8002266:	d017      	beq.n	8002298 <main+0x1278>
		{
			Status = SX1276_ClearIRQFlags(test4, TxDone);
 8002268:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 800226c:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8002270:	2203      	movs	r2, #3
 8002272:	9200      	str	r2, [sp, #0]
 8002274:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002276:	f000 ff88 	bl	800318a <SX1276_ClearIRQFlags>
 800227a:	4603      	mov	r3, r0
 800227c:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7
			Status = SX1276_SetOperationMode(test4, SX1276_LoRa_REG_OP_MODE_SLEEP);
 8002280:	f507 63e2 	add.w	r3, r7, #1808	@ 0x710
 8002284:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8002288:	2280      	movs	r2, #128	@ 0x80
 800228a:	9200      	str	r2, [sp, #0]
 800228c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800228e:	f001 f85b 	bl	8003348 <SX1276_SetOperationMode>
 8002292:	4603      	mov	r3, r0
 8002294:	f887 36e7 	strb.w	r3, [r7, #1767]	@ 0x6e7


		/**************************************************
		 * Wait for ReceivePropDelayTime
		 **************************************************/
		if(ReceivePropDelayTimeTotal!=0)
 8002298:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 800229c:	edd3 7a00 	vldr	s15, [r3]
 80022a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80022a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a8:	d00a      	beq.n	80022c0 <main+0x12a0>
		{
			MCU_STOP_Delay_ms(ReceivePropDelayTimeTotal, &hrtc);
 80022aa:	f207 7304 	addw	r3, r7, #1796	@ 0x704
 80022ae:	edd3 7a00 	vldr	s15, [r3]
 80022b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022b6:	4909      	ldr	r1, [pc, #36]	@ (80022dc <main+0x12bc>)
 80022b8:	ee17 0a90 	vmov	r0, s15
 80022bc:	f000 fea0 	bl	8003000 <MCU_STOP_Delay_ms>
	for (uint32_t counter = 0; counter<NumberOfHopps; counter++)
 80022c0:	f8d7 36f8 	ldr.w	r3, [r7, #1784]	@ 0x6f8
 80022c4:	3301      	adds	r3, #1
 80022c6:	f8c7 36f8 	str.w	r3, [r7, #1784]	@ 0x6f8
 80022ca:	f8d7 26f8 	ldr.w	r2, [r7, #1784]	@ 0x6f8
 80022ce:	f8d7 36e0 	ldr.w	r3, [r7, #1760]	@ 0x6e0
 80022d2:	429a      	cmp	r2, r3
 80022d4:	f4ff adb8 	bcc.w	8001e48 <main+0xe28>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80022d8:	bf00      	nop
 80022da:	e7fd      	b.n	80022d8 <main+0x12b8>
 80022dc:	200001f0 	.word	0x200001f0

080022e0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b096      	sub	sp, #88	@ 0x58
 80022e4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	2244      	movs	r2, #68	@ 0x44
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f006 fb21 	bl	8008936 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f4:	463b      	mov	r3, r7
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	605a      	str	r2, [r3, #4]
 80022fc:	609a      	str	r2, [r3, #8]
 80022fe:	60da      	str	r2, [r3, #12]
 8002300:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002302:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002306:	f001 ff4d 	bl	80041a4 <HAL_PWREx_ControlVoltageScaling>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8002310:	f000 f9ac 	bl	800266c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002314:	230a      	movs	r3, #10
 8002316:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002318:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800231c:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800231e:	2310      	movs	r3, #16
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002322:	2301      	movs	r3, #1
 8002324:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002326:	2302      	movs	r3, #2
 8002328:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800232a:	2302      	movs	r3, #2
 800232c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 800232e:	2301      	movs	r3, #1
 8002330:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8002332:	230a      	movs	r3, #10
 8002334:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002336:	2307      	movs	r3, #7
 8002338:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800233a:	2302      	movs	r3, #2
 800233c:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800233e:	2302      	movs	r3, #2
 8002340:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002342:	f107 0314 	add.w	r3, r7, #20
 8002346:	4618      	mov	r0, r3
 8002348:	f001 ffae 	bl	80042a8 <HAL_RCC_OscConfig>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <SystemClock_Config+0x76>
	{
		Error_Handler();
 8002352:	f000 f98b 	bl	800266c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002356:	230f      	movs	r3, #15
 8002358:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800235a:	2303      	movs	r3, #3
 800235c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800235e:	2300      	movs	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800236a:	463b      	mov	r3, r7
 800236c:	2104      	movs	r1, #4
 800236e:	4618      	mov	r0, r3
 8002370:	f002 fb76 	bl	8004a60 <HAL_RCC_ClockConfig>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <SystemClock_Config+0x9e>
	{
		Error_Handler();
 800237a:	f000 f977 	bl	800266c <Error_Handler>
	}
}
 800237e:	bf00      	nop
 8002380:	3758      	adds	r7, #88	@ 0x58
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
	...

08002388 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 800238c:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <MX_RTC_Init+0x48>)
 800238e:	4a11      	ldr	r2, [pc, #68]	@ (80023d4 <MX_RTC_Init+0x4c>)
 8002390:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002392:	4b0f      	ldr	r3, [pc, #60]	@ (80023d0 <MX_RTC_Init+0x48>)
 8002394:	2200      	movs	r2, #0
 8002396:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8002398:	4b0d      	ldr	r3, [pc, #52]	@ (80023d0 <MX_RTC_Init+0x48>)
 800239a:	227f      	movs	r2, #127	@ 0x7f
 800239c:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 800239e:	4b0c      	ldr	r3, [pc, #48]	@ (80023d0 <MX_RTC_Init+0x48>)
 80023a0:	22ff      	movs	r2, #255	@ 0xff
 80023a2:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80023a4:	4b0a      	ldr	r3, [pc, #40]	@ (80023d0 <MX_RTC_Init+0x48>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80023aa:	4b09      	ldr	r3, [pc, #36]	@ (80023d0 <MX_RTC_Init+0x48>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80023b0:	4b07      	ldr	r3, [pc, #28]	@ (80023d0 <MX_RTC_Init+0x48>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80023b6:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <MX_RTC_Init+0x48>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	61da      	str	r2, [r3, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80023bc:	4804      	ldr	r0, [pc, #16]	@ (80023d0 <MX_RTC_Init+0x48>)
 80023be:	f003 fa2f 	bl	8005820 <HAL_RTC_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_RTC_Init+0x44>
	{
		Error_Handler();
 80023c8:	f000 f950 	bl	800266c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	200001f0 	.word	0x200001f0
 80023d4:	40002800 	.word	0x40002800

080023d8 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80023dc:	4b1b      	ldr	r3, [pc, #108]	@ (800244c <MX_SPI2_Init+0x74>)
 80023de:	4a1c      	ldr	r2, [pc, #112]	@ (8002450 <MX_SPI2_Init+0x78>)
 80023e0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80023e2:	4b1a      	ldr	r3, [pc, #104]	@ (800244c <MX_SPI2_Init+0x74>)
 80023e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023e8:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80023ea:	4b18      	ldr	r3, [pc, #96]	@ (800244c <MX_SPI2_Init+0x74>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80023f0:	4b16      	ldr	r3, [pc, #88]	@ (800244c <MX_SPI2_Init+0x74>)
 80023f2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80023f6:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023f8:	4b14      	ldr	r3, [pc, #80]	@ (800244c <MX_SPI2_Init+0x74>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023fe:	4b13      	ldr	r3, [pc, #76]	@ (800244c <MX_SPI2_Init+0x74>)
 8002400:	2200      	movs	r2, #0
 8002402:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8002404:	4b11      	ldr	r3, [pc, #68]	@ (800244c <MX_SPI2_Init+0x74>)
 8002406:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800240a:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800240c:	4b0f      	ldr	r3, [pc, #60]	@ (800244c <MX_SPI2_Init+0x74>)
 800240e:	2218      	movs	r2, #24
 8002410:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002412:	4b0e      	ldr	r3, [pc, #56]	@ (800244c <MX_SPI2_Init+0x74>)
 8002414:	2200      	movs	r2, #0
 8002416:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002418:	4b0c      	ldr	r3, [pc, #48]	@ (800244c <MX_SPI2_Init+0x74>)
 800241a:	2200      	movs	r2, #0
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <MX_SPI2_Init+0x74>)
 8002420:	2200      	movs	r2, #0
 8002422:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 8002424:	4b09      	ldr	r3, [pc, #36]	@ (800244c <MX_SPI2_Init+0x74>)
 8002426:	2207      	movs	r2, #7
 8002428:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800242a:	4b08      	ldr	r3, [pc, #32]	@ (800244c <MX_SPI2_Init+0x74>)
 800242c:	2200      	movs	r2, #0
 800242e:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002430:	4b06      	ldr	r3, [pc, #24]	@ (800244c <MX_SPI2_Init+0x74>)
 8002432:	2208      	movs	r2, #8
 8002434:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002436:	4805      	ldr	r0, [pc, #20]	@ (800244c <MX_SPI2_Init+0x74>)
 8002438:	f003 fc32 	bl	8005ca0 <HAL_SPI_Init>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_SPI2_Init+0x6e>
	{
		Error_Handler();
 8002442:	f000 f913 	bl	800266c <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000214 	.word	0x20000214
 8002450:	40003800 	.word	0x40003800

08002454 <MX_TIM16_Init>:
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
	/* USER CODE END TIM16_Init 0 */

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 8002458:	4b12      	ldr	r3, [pc, #72]	@ (80024a4 <MX_TIM16_Init+0x50>)
 800245a:	4a13      	ldr	r2, [pc, #76]	@ (80024a8 <MX_TIM16_Init+0x54>)
 800245c:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 4000;
 800245e:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <MX_TIM16_Init+0x50>)
 8002460:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8002464:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002466:	4b0f      	ldr	r3, [pc, #60]	@ (80024a4 <MX_TIM16_Init+0x50>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 65535;
 800246c:	4b0d      	ldr	r3, [pc, #52]	@ (80024a4 <MX_TIM16_Init+0x50>)
 800246e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002472:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002474:	4b0b      	ldr	r3, [pc, #44]	@ (80024a4 <MX_TIM16_Init+0x50>)
 8002476:	2200      	movs	r2, #0
 8002478:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 800247a:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <MX_TIM16_Init+0x50>)
 800247c:	2200      	movs	r2, #0
 800247e:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002480:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <MX_TIM16_Init+0x50>)
 8002482:	2200      	movs	r2, #0
 8002484:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002486:	4807      	ldr	r0, [pc, #28]	@ (80024a4 <MX_TIM16_Init+0x50>)
 8002488:	f004 fb36 	bl	8006af8 <HAL_TIM_Base_Init>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_TIM16_Init+0x42>
	{
		Error_Handler();
 8002492:	f000 f8eb 	bl	800266c <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */
	TIM16_PRESCALR = htim16.Init.Prescaler;
 8002496:	4b03      	ldr	r3, [pc, #12]	@ (80024a4 <MX_TIM16_Init+0x50>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <MX_TIM16_Init+0x58>)
 800249c:	6013      	str	r3, [r2, #0]
	/* USER CODE END TIM16_Init 2 */

}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000278 	.word	0x20000278
 80024a8:	40014400 	.word	0x40014400
 80024ac:	2000034c 	.word	0x2000034c

080024b0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80024b4:	4b14      	ldr	r3, [pc, #80]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024b6:	4a15      	ldr	r2, [pc, #84]	@ (800250c <MX_USART2_UART_Init+0x5c>)
 80024b8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80024ba:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024c0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024c2:	4b11      	ldr	r3, [pc, #68]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80024c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80024ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80024d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024d6:	220c      	movs	r2, #12
 80024d8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024da:	4b0b      	ldr	r3, [pc, #44]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024dc:	2200      	movs	r2, #0
 80024de:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e0:	4b09      	ldr	r3, [pc, #36]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024e6:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024ec:	4b06      	ldr	r3, [pc, #24]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80024f2:	4805      	ldr	r0, [pc, #20]	@ (8002508 <MX_USART2_UART_Init+0x58>)
 80024f4:	f004 fcea 	bl	8006ecc <HAL_UART_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 80024fe:	f000 f8b5 	bl	800266c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	200002c4 	.word	0x200002c4
 800250c:	40004400 	.word	0x40004400

08002510 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	@ 0x28
 8002514:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002516:	f107 0314 	add.w	r3, r7, #20
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	60da      	str	r2, [r3, #12]
 8002524:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002526:	4b4e      	ldr	r3, [pc, #312]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252a:	4a4d      	ldr	r2, [pc, #308]	@ (8002660 <MX_GPIO_Init+0x150>)
 800252c:	f043 0304 	orr.w	r3, r3, #4
 8002530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002532:	4b4b      	ldr	r3, [pc, #300]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800253e:	4b48      	ldr	r3, [pc, #288]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002542:	4a47      	ldr	r2, [pc, #284]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800254a:	4b45      	ldr	r3, [pc, #276]	@ (8002660 <MX_GPIO_Init+0x150>)
 800254c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002556:	4b42      	ldr	r3, [pc, #264]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255a:	4a41      	ldr	r2, [pc, #260]	@ (8002660 <MX_GPIO_Init+0x150>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002562:	4b3f      	ldr	r3, [pc, #252]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60bb      	str	r3, [r7, #8]
 800256c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800256e:	4b3c      	ldr	r3, [pc, #240]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002572:	4a3b      	ldr	r2, [pc, #236]	@ (8002660 <MX_GPIO_Init+0x150>)
 8002574:	f043 0302 	orr.w	r3, r3, #2
 8002578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800257a:	4b39      	ldr	r3, [pc, #228]	@ (8002660 <MX_GPIO_Init+0x150>)
 800257c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, Temp_Pin_Pin|SPI2_SX1276_NSS_S4_Pin, GPIO_PIN_RESET);
 8002586:	2200      	movs	r2, #0
 8002588:	2103      	movs	r1, #3
 800258a:	4836      	ldr	r0, [pc, #216]	@ (8002664 <MX_GPIO_Init+0x154>)
 800258c:	f001 fdc0 	bl	8004110 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, SPI2_SX1276_NSS_S0_Pin|SX1276_NRESET_Pin, GPIO_PIN_SET);
 8002590:	2201      	movs	r2, #1
 8002592:	f240 1101 	movw	r1, #257	@ 0x101
 8002596:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800259a:	f001 fdb9 	bl	8004110 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, SPI2_SX1276_NSS_S1_Pin|SPI2_SX1276_NSS_S2_Pin, GPIO_PIN_RESET);
 800259e:	2200      	movs	r2, #0
 80025a0:	2112      	movs	r1, #18
 80025a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025a6:	f001 fdb3 	bl	8004110 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI2_SX1276_NSS_S3_GPIO_Port, SPI2_SX1276_NSS_S3_Pin, GPIO_PIN_RESET);
 80025aa:	2200      	movs	r2, #0
 80025ac:	2101      	movs	r1, #1
 80025ae:	482e      	ldr	r0, [pc, #184]	@ (8002668 <MX_GPIO_Init+0x158>)
 80025b0:	f001 fdae 	bl	8004110 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80025b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025b8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80025be:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	4619      	mov	r1, r3
 80025ca:	4826      	ldr	r0, [pc, #152]	@ (8002664 <MX_GPIO_Init+0x154>)
 80025cc:	f001 fbf6 	bl	8003dbc <HAL_GPIO_Init>

	/*Configure GPIO pins : Temp_Pin_Pin SPI2_SX1276_NSS_S4_Pin */
	GPIO_InitStruct.Pin = Temp_Pin_Pin|SPI2_SX1276_NSS_S4_Pin;
 80025d0:	2303      	movs	r3, #3
 80025d2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025d4:	2301      	movs	r3, #1
 80025d6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	4619      	mov	r1, r3
 80025e6:	481f      	ldr	r0, [pc, #124]	@ (8002664 <MX_GPIO_Init+0x154>)
 80025e8:	f001 fbe8 	bl	8003dbc <HAL_GPIO_Init>

	/*Configure GPIO pins : SPI2_SX1276_NSS_S0_Pin SPI2_SX1276_NSS_S1_Pin SPI2_SX1276_NSS_S2_Pin */
	GPIO_InitStruct.Pin = SPI2_SX1276_NSS_S0_Pin|SPI2_SX1276_NSS_S1_Pin|SPI2_SX1276_NSS_S2_Pin;
 80025ec:	2313      	movs	r3, #19
 80025ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f0:	2301      	movs	r3, #1
 80025f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f8:	2300      	movs	r3, #0
 80025fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fc:	f107 0314 	add.w	r3, r7, #20
 8002600:	4619      	mov	r1, r3
 8002602:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002606:	f001 fbd9 	bl	8003dbc <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI2_SX1276_NSS_S3_Pin */
	GPIO_InitStruct.Pin = SPI2_SX1276_NSS_S3_Pin;
 800260a:	2301      	movs	r3, #1
 800260c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260e:	2301      	movs	r3, #1
 8002610:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002616:	2300      	movs	r3, #0
 8002618:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI2_SX1276_NSS_S3_GPIO_Port, &GPIO_InitStruct);
 800261a:	f107 0314 	add.w	r3, r7, #20
 800261e:	4619      	mov	r1, r3
 8002620:	4811      	ldr	r0, [pc, #68]	@ (8002668 <MX_GPIO_Init+0x158>)
 8002622:	f001 fbcb 	bl	8003dbc <HAL_GPIO_Init>

	/*Configure GPIO pin : SX1276_NRESET_Pin */
	GPIO_InitStruct.Pin = SX1276_NRESET_Pin;
 8002626:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800262a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800262c:	2311      	movs	r3, #17
 800262e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	2300      	movs	r3, #0
 8002632:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002634:	2300      	movs	r3, #0
 8002636:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SX1276_NRESET_GPIO_Port, &GPIO_InitStruct);
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	4619      	mov	r1, r3
 800263e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002642:	f001 fbbb 	bl	8003dbc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002646:	2200      	movs	r2, #0
 8002648:	2100      	movs	r1, #0
 800264a:	2028      	movs	r0, #40	@ 0x28
 800264c:	f001 fb7f 	bl	8003d4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002650:	2028      	movs	r0, #40	@ 0x28
 8002652:	f001 fb98 	bl	8003d86 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8002656:	bf00      	nop
 8002658:	3728      	adds	r7, #40	@ 0x28
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40021000 	.word	0x40021000
 8002664:	48000800 	.word	0x48000800
 8002668:	48000400 	.word	0x48000400

0800266c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002670:	b672      	cpsid	i
}
 8002672:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002674:	bf00      	nop
 8002676:	e7fd      	b.n	8002674 <Error_Handler+0x8>

08002678 <SX1276_Transmitter_RunSyncSchedule>:
		float *ConfigRxTime,
		float *ReceivePropDelay,
		SX1276_CommParam sCommParam,
		TIM_HandleTypeDef *htim,
		uint32_t TIM_PRESCALR)
{
 8002678:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800267c:	b08c      	sub	sp, #48	@ 0x30
 800267e:	af06      	add	r7, sp, #24
 8002680:	463c      	mov	r4, r7
 8002682:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SX1276_StatusTypeDef ret;
	// 1) Tx Config, ~90ms to execute
	ret = SX1276_Multi_Transmitter_SetConfiguration(hSPI_SX1276, pDataTx, TxDataLength, LoRaFrequnecy_KHz, TxPower, sCommParam);
 8002686:	ab04      	add	r3, sp, #16
 8002688:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800268c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002690:	6018      	str	r0, [r3, #0]
 8002692:	3304      	adds	r3, #4
 8002694:	8019      	strh	r1, [r3, #0]
 8002696:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800269a:	9303      	str	r3, [sp, #12]
 800269c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800269e:	9302      	str	r3, [sp, #8]
 80026a0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80026a4:	9301      	str	r3, [sp, #4]
 80026a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	463b      	mov	r3, r7
 80026ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026ae:	f000 fa11 	bl	8002ad4 <SX1276_Multi_Transmitter_SetConfiguration>
 80026b2:	4603      	mov	r3, r0
 80026b4:	75fb      	strb	r3, [r7, #23]
	if(ret !=SX1276_OK)
 80026b6:	7dfb      	ldrb	r3, [r7, #23]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <SX1276_Transmitter_RunSyncSchedule+0x48>
	{
		return ret;
 80026bc:	7dfb      	ldrb	r3, [r7, #23]
 80026be:	e0c7      	b.n	8002850 <SX1276_Transmitter_RunSyncSchedule+0x1d8>
	}


	// 2) Wait for 100 ms
	MCU_STOP_Delay_ms(100, hSPI_SX1276.hrtc_l);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4619      	mov	r1, r3
 80026c4:	2064      	movs	r0, #100	@ 0x64
 80026c6:	f000 fc9b 	bl	8003000 <MCU_STOP_Delay_ms>

	// 3) Transmit data ~funcToA to execute
	ret = SX1276_Multi_Transmitter_Transmit(hSPI_SX1276, TxDataLength, SYNC_MODE_MCU_HAL_DELAY, sCommParam);
 80026ca:	ab02      	add	r3, sp, #8
 80026cc:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80026d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026d4:	6018      	str	r0, [r3, #0]
 80026d6:	3304      	adds	r3, #4
 80026d8:	8019      	strh	r1, [r3, #0]
 80026da:	2301      	movs	r3, #1
 80026dc:	9301      	str	r3, [sp, #4]
 80026de:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80026e2:	9300      	str	r3, [sp, #0]
 80026e4:	463b      	mov	r3, r7
 80026e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026e8:	f000 fa3e 	bl	8002b68 <SX1276_Multi_Transmitter_Transmit>
 80026ec:	4603      	mov	r3, r0
 80026ee:	75fb      	strb	r3, [r7, #23]
	if(ret !=SX1276_OK)
 80026f0:	7dfb      	ldrb	r3, [r7, #23]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <SX1276_Transmitter_RunSyncSchedule+0x82>
	{
		return ret;
 80026f6:	7dfb      	ldrb	r3, [r7, #23]
 80026f8:	e0aa      	b.n	8002850 <SX1276_Transmitter_RunSyncSchedule+0x1d8>

	/*
	 * Calculate Config Rx time
	 */
	// Reset counter to zero before starting for easier timing
	__HAL_TIM_SET_COUNTER(htim, 0);
 80026fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2200      	movs	r2, #0
 8002700:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_TIM_Base_Start(htim);
 8002702:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002704:	f004 faac 	bl	8006c60 <HAL_TIM_Base_Start>

	ret = SX1276_Multi_Receiver_Contineous_SetConfiguration(hSPI_SX1276, LoRaFrequnecy_KHz, sCommParam);
 8002708:	ab01      	add	r3, sp, #4
 800270a:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800270e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002712:	6018      	str	r0, [r3, #0]
 8002714:	3304      	adds	r3, #4
 8002716:	8019      	strh	r1, [r3, #0]
 8002718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	463b      	mov	r3, r7
 800271e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002720:	f000 f929 	bl	8002976 <SX1276_Multi_Receiver_Contineous_SetConfiguration>
 8002724:	4603      	mov	r3, r0
 8002726:	75fb      	strb	r3, [r7, #23]

	if(ret !=SX1276_OK)
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <SX1276_Transmitter_RunSyncSchedule+0xba>
	{
		return ret;
 800272e:	7dfb      	ldrb	r3, [r7, #23]
 8002730:	e08e      	b.n	8002850 <SX1276_Transmitter_RunSyncSchedule+0x1d8>
	}

	uint32_t end = __HAL_TIM_GET_COUNTER(htim);
 8002732:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002738:	613b      	str	r3, [r7, #16]

	HAL_TIM_Base_Stop(htim);
 800273a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800273c:	f004 faf8 	bl	8006d30 <HAL_TIM_Base_Stop>

	*ConfigRxTime= end*(TIM_PRESCALR*1.0*1e3/ GetTimerClkFromHW());
 8002740:	6938      	ldr	r0, [r7, #16]
 8002742:	f7fd fedf 	bl	8000504 <__aeabi_ui2d>
 8002746:	4604      	mov	r4, r0
 8002748:	460d      	mov	r5, r1
 800274a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800274c:	f7fd feda 	bl	8000504 <__aeabi_ui2d>
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	4b41      	ldr	r3, [pc, #260]	@ (800285c <SX1276_Transmitter_RunSyncSchedule+0x1e4>)
 8002756:	f7fd ff4f 	bl	80005f8 <__aeabi_dmul>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	4690      	mov	r8, r2
 8002760:	4699      	mov	r9, r3
 8002762:	f000 fc09 	bl	8002f78 <GetTimerClkFromHW>
 8002766:	4603      	mov	r3, r0
 8002768:	4618      	mov	r0, r3
 800276a:	f7fd fecb 	bl	8000504 <__aeabi_ui2d>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	4640      	mov	r0, r8
 8002774:	4649      	mov	r1, r9
 8002776:	f7fe f869 	bl	800084c <__aeabi_ddiv>
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	4620      	mov	r0, r4
 8002780:	4629      	mov	r1, r5
 8002782:	f7fd ff39 	bl	80005f8 <__aeabi_dmul>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f7fe fa2b 	bl	8000be8 <__aeabi_d2f>
 8002792:	4602      	mov	r2, r0
 8002794:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002796:	601a      	str	r2, [r3, #0]
	end=0;
 8002798:	2300      	movs	r3, #0
 800279a:	613b      	str	r3, [r7, #16]

	/*
	 * Calculate Receiving+Prop+delay
	 */
	// Reset counter to zero before starting for easier timing
	__HAL_TIM_SET_COUNTER(htim, 0);
 800279c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2200      	movs	r2, #0
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_TIM_Base_Start(htim);
 80027a4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80027a6:	f004 fa5b 	bl	8006c60 <HAL_TIM_Base_Start>

	ret = SX1276_Multi_Receiver_Contineous_Receive(hSPI_SX1276, pDataRx, LengthOfDataReceived);
 80027aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	463b      	mov	r3, r7
 80027b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027b6:	f000 f855 	bl	8002864 <SX1276_Multi_Receiver_Contineous_Receive>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]

	if(ret !=SX1276_OK)
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d00e      	beq.n	80027e2 <SX1276_Transmitter_RunSyncSchedule+0x16a>
	{
		// Stop the timer and return to main function
		end = __HAL_TIM_GET_COUNTER(htim);
 80027c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ca:	613b      	str	r3, [r7, #16]

		HAL_TIM_Base_Stop(htim);
 80027cc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80027ce:	f004 faaf 	bl	8006d30 <HAL_TIM_Base_Stop>

		*ReceivePropDelay= -1.0;
 80027d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027d4:	4a22      	ldr	r2, [pc, #136]	@ (8002860 <SX1276_Transmitter_RunSyncSchedule+0x1e8>)
 80027d6:	601a      	str	r2, [r3, #0]

		// Deinit the timer
		HAL_TIM_Base_DeInit(htim);
 80027d8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80027da:	f004 f9e4 	bl	8006ba6 <HAL_TIM_Base_DeInit>

		return ret;
 80027de:	7dfb      	ldrb	r3, [r7, #23]
 80027e0:	e036      	b.n	8002850 <SX1276_Transmitter_RunSyncSchedule+0x1d8>
	}

	end = __HAL_TIM_GET_COUNTER(htim);
 80027e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e8:	613b      	str	r3, [r7, #16]

	HAL_TIM_Base_Stop(htim);
 80027ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80027ec:	f004 faa0 	bl	8006d30 <HAL_TIM_Base_Stop>

	*ReceivePropDelay= end*(TIM_PRESCALR*1.0*1e3/ GetTimerClkFromHW());
 80027f0:	6938      	ldr	r0, [r7, #16]
 80027f2:	f7fd fe87 	bl	8000504 <__aeabi_ui2d>
 80027f6:	4604      	mov	r4, r0
 80027f8:	460d      	mov	r5, r1
 80027fa:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80027fc:	f7fd fe82 	bl	8000504 <__aeabi_ui2d>
 8002800:	f04f 0200 	mov.w	r2, #0
 8002804:	4b15      	ldr	r3, [pc, #84]	@ (800285c <SX1276_Transmitter_RunSyncSchedule+0x1e4>)
 8002806:	f7fd fef7 	bl	80005f8 <__aeabi_dmul>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4690      	mov	r8, r2
 8002810:	4699      	mov	r9, r3
 8002812:	f000 fbb1 	bl	8002f78 <GetTimerClkFromHW>
 8002816:	4603      	mov	r3, r0
 8002818:	4618      	mov	r0, r3
 800281a:	f7fd fe73 	bl	8000504 <__aeabi_ui2d>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4640      	mov	r0, r8
 8002824:	4649      	mov	r1, r9
 8002826:	f7fe f811 	bl	800084c <__aeabi_ddiv>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	4620      	mov	r0, r4
 8002830:	4629      	mov	r1, r5
 8002832:	f7fd fee1 	bl	80005f8 <__aeabi_dmul>
 8002836:	4602      	mov	r2, r0
 8002838:	460b      	mov	r3, r1
 800283a:	4610      	mov	r0, r2
 800283c:	4619      	mov	r1, r3
 800283e:	f7fe f9d3 	bl	8000be8 <__aeabi_d2f>
 8002842:	4602      	mov	r2, r0
 8002844:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002846:	601a      	str	r2, [r3, #0]

	// Deinit the timer
	HAL_TIM_Base_DeInit(htim);
 8002848:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800284a:	f004 f9ac 	bl	8006ba6 <HAL_TIM_Base_DeInit>
	return SX1276_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800285a:	bf00      	nop
 800285c:	408f4000 	.word	0x408f4000
 8002860:	bf800000 	.word	0xbf800000

08002864 <SX1276_Multi_Receiver_Contineous_Receive>:

SX1276_StatusTypeDef SX1276_Multi_Receiver_Contineous_Receive(SPI_SX1276_TypeDef hSPI_SX1276,
		uint8_t *pDataRx,
		uint8_t *LengthOfDataReceived)
{
 8002864:	b590      	push	{r4, r7, lr}
 8002866:	b089      	sub	sp, #36	@ 0x24
 8002868:	af02      	add	r7, sp, #8
 800286a:	463c      	mov	r4, r7
 800286c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SX1276_StatusTypeDef ret;
	uint32_t counterToTimeoutReceive=0;
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
	uint8_t pDataTemp[2]={0};
 8002874:	2300      	movs	r3, #0
 8002876:	823b      	strh	r3, [r7, #16]
	uint8_t Flags=0;
 8002878:	2300      	movs	r3, #0
 800287a:	74fb      	strb	r3, [r7, #19]

	do
	{
		counterToTimeoutReceive++;
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	3301      	adds	r3, #1
 8002880:	617b      	str	r3, [r7, #20]
		pDataTemp[0] = SX1276_LoRa_REG_IRQ_FLAGS;
 8002882:	2312      	movs	r3, #18
 8002884:	743b      	strb	r3, [r7, #16]
		pDataTemp[1] = 0;
 8002886:	2300      	movs	r3, #0
 8002888:	747b      	strb	r3, [r7, #17]

		if(SX1276_SPI_Read(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 800288a:	2302      	movs	r3, #2
 800288c:	9301      	str	r3, [sp, #4]
 800288e:	f107 0310 	add.w	r3, r7, #16
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	463b      	mov	r3, r7
 8002896:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002898:	f000 fdf9 	bl	800348e <SX1276_SPI_Read>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <SX1276_Multi_Receiver_Contineous_Receive+0x42>
		{
			return SX1276_SPI_ERROR;
 80028a2:	2305      	movs	r3, #5
 80028a4:	e063      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}

		Flags = pDataTemp[1];
 80028a6:	7c7b      	ldrb	r3, [r7, #17]
 80028a8:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(1);
 80028aa:	2001      	movs	r0, #1
 80028ac:	f001 f930 	bl	8003b10 <HAL_Delay>

		// If the loop ran for more than 10000ms = 10s => timeout
		if(counterToTimeoutReceive>10000)
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d901      	bls.n	80028be <SX1276_Multi_Receiver_Contineous_Receive+0x5a>
		{
			return SX1276_RX_NOTHING_RECEIVED;
 80028ba:	2307      	movs	r3, #7
 80028bc:	e057      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}

	}while(!(Flags>>RxDone & 0x01));
 80028be:	7cfb      	ldrb	r3, [r7, #19]
 80028c0:	099b      	lsrs	r3, r3, #6
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0d7      	beq.n	800287c <SX1276_Multi_Receiver_Contineous_Receive+0x18>



	if( 	(Flags>>ValidHeader & 0x01)	&&
 80028cc:	7cfb      	ldrb	r3, [r7, #19]
 80028ce:	091b      	lsrs	r3, r3, #4
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d024      	beq.n	8002924 <SX1276_Multi_Receiver_Contineous_Receive+0xc0>
			((Flags>>PayloadCrcError  & 0x01) == 0)		)
 80028da:	7cfb      	ldrb	r3, [r7, #19]
 80028dc:	095b      	lsrs	r3, r3, #5
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	f003 0301 	and.w	r3, r3, #1
	if( 	(Flags>>ValidHeader & 0x01)	&&
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d11d      	bne.n	8002924 <SX1276_Multi_Receiver_Contineous_Receive+0xc0>
	{
		pDataTemp[0] = SX1276_LoRa_REG_OP_MODE;
 80028e8:	2301      	movs	r3, #1
 80028ea:	743b      	strb	r3, [r7, #16]
		pDataTemp[1] = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	747b      	strb	r3, [r7, #17]


		// Go do the FIFO read thing
		ret = SX1276_Get_FIFO_Buffer(hSPI_SX1276, pDataRx, LengthOfDataReceived);
 80028f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	463b      	mov	r3, r7
 80028fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028fc:	f000 f895 	bl	8002a2a <SX1276_Get_FIFO_Buffer>
 8002900:	4603      	mov	r3, r0
 8002902:	74bb      	strb	r3, [r7, #18]
		if(ret != SX1276_OK)
 8002904:	7cbb      	ldrb	r3, [r7, #18]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <SX1276_Multi_Receiver_Contineous_Receive+0xaa>
		{
			return ret;
 800290a:	7cbb      	ldrb	r3, [r7, #18]
 800290c:	e02f      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}


		//Clear all flags
		ret = SX1276_ClearAllIRQFlags(hSPI_SX1276);
 800290e:	463b      	mov	r3, r7
 8002910:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002912:	f000 fc57 	bl	80031c4 <SX1276_ClearAllIRQFlags>
 8002916:	4603      	mov	r3, r0
 8002918:	74bb      	strb	r3, [r7, #18]
		if(ret!=SX1276_OK)
 800291a:	7cbb      	ldrb	r3, [r7, #18]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d01a      	beq.n	8002956 <SX1276_Multi_Receiver_Contineous_Receive+0xf2>
		{
			return ret;
 8002920:	7cbb      	ldrb	r3, [r7, #18]
 8002922:	e024      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}

	}
	else
	{
		if(Flags>>PayloadCrcError  & 0x01)
 8002924:	7cfb      	ldrb	r3, [r7, #19]
 8002926:	095b      	lsrs	r3, r3, #5
 8002928:	b2db      	uxtb	r3, r3
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00c      	beq.n	800294c <SX1276_Multi_Receiver_Contineous_Receive+0xe8>
		{
			//Clear all flags
			ret = SX1276_ClearAllIRQFlags(hSPI_SX1276);
 8002932:	463b      	mov	r3, r7
 8002934:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002936:	f000 fc45 	bl	80031c4 <SX1276_ClearAllIRQFlags>
 800293a:	4603      	mov	r3, r0
 800293c:	74bb      	strb	r3, [r7, #18]
			if(ret!=SX1276_OK)
 800293e:	7cbb      	ldrb	r3, [r7, #18]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <SX1276_Multi_Receiver_Contineous_Receive+0xe4>
			{
				return ret;
 8002944:	7cbb      	ldrb	r3, [r7, #18]
 8002946:	e012      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
			}
			return SX1276_RX_FLAG_CRC_ERROR;
 8002948:	2306      	movs	r3, #6
 800294a:	e010      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}
		if(Flags == 0)
 800294c:	7cfb      	ldrb	r3, [r7, #19]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <SX1276_Multi_Receiver_Contineous_Receive+0xf2>
		{
			return SX1276_RX_NOTHING_RECEIVED;
 8002952:	2307      	movs	r3, #7
 8002954:	e00b      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
		}
	}

	// 9) Set SX1276 to SLEEP
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_SLEEP)!=SX1276_OK)
 8002956:	2380      	movs	r3, #128	@ 0x80
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	463b      	mov	r3, r7
 800295c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800295e:	f000 fcf3 	bl	8003348 <SX1276_SetOperationMode>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <SX1276_Multi_Receiver_Contineous_Receive+0x108>
	{
		return SX1276_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e000      	b.n	800296e <SX1276_Multi_Receiver_Contineous_Receive+0x10a>
	}

	return SX1276_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	371c      	adds	r7, #28
 8002972:	46bd      	mov	sp, r7
 8002974:	bd90      	pop	{r4, r7, pc}

08002976 <SX1276_Multi_Receiver_Contineous_SetConfiguration>:

SX1276_StatusTypeDef SX1276_Multi_Receiver_Contineous_SetConfiguration(SPI_SX1276_TypeDef hSPI_SX1276,
		uint32_t LoRaFrequnecy_KHz,
		SX1276_CommParam sCommParam)
{
 8002976:	b590      	push	{r4, r7, lr}
 8002978:	b089      	sub	sp, #36	@ 0x24
 800297a:	af02      	add	r7, sp, #8
 800297c:	463c      	mov	r4, r7
 800297e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	SX1276_StatusTypeDef ret;
	uint8_t pDataTemp[2]={0};
 8002982:	2300      	movs	r3, #0
 8002984:	82bb      	strh	r3, [r7, #20]
	// 1) Set SX1276 RF Carrier frequency.
	if(SX1276_SetLoRaFrequency(hSPI_SX1276, LoRaFrequnecy_KHz) !=SX1276_OK)
 8002986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	463b      	mov	r3, r7
 800298c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800298e:	f000 fc93 	bl	80032b8 <SX1276_SetLoRaFrequency>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x26>
	{
		return SX1276_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e042      	b.n	8002a22 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	// 2) Set LoRa communication parameter
	ret = SX1276_SetLoRaCommunicationParameter(hSPI_SX1276, sCommParam);
 800299c:	466b      	mov	r3, sp
 800299e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80029a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029a6:	6018      	str	r0, [r3, #0]
 80029a8:	3304      	adds	r3, #4
 80029aa:	8019      	strh	r1, [r3, #0]
 80029ac:	463b      	mov	r3, r7
 80029ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029b0:	f000 fb42 	bl	8003038 <SX1276_SetLoRaCommunicationParameter>
 80029b4:	4603      	mov	r3, r0
 80029b6:	75fb      	strb	r3, [r7, #23]
	if(ret!=SX1276_OK)
 80029b8:	7dfb      	ldrb	r3, [r7, #23]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x4c>
	{
		return ret;
 80029be:	7dfb      	ldrb	r3, [r7, #23]
 80029c0:	e02f      	b.n	8002a22 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	// 3) Set SX1276_LoRa_REG_FIFO_RX_BASE_ADDR (RegFifoRxBaseAddr) = 0x00.
	pDataTemp[0] = SX1276_LoRa_REG_FIFO_RX_BASE_ADDR;
 80029c2:	230f      	movs	r3, #15
 80029c4:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 80029ca:	2302      	movs	r3, #2
 80029cc:	9301      	str	r3, [sp, #4]
 80029ce:	f107 0314 	add.w	r3, r7, #20
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	463b      	mov	r3, r7
 80029d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029d8:	f000 fd2e 	bl	8003438 <SX1276_SPI_Write>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x70>
	{
		return SX1276_SPI_ERROR;
 80029e2:	2305      	movs	r3, #5
 80029e4:	e01d      	b.n	8002a22 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}


	// 4) Set SX1276_LoRa_REG_FIFO_ADDR_PTR (RegFifoAddrPtr) = 0x00.
	pDataTemp[0] = SX1276_LoRa_REG_FIFO_ADDR_PTR;
 80029e6:	230d      	movs	r3, #13
 80029e8:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 80029ee:	2302      	movs	r3, #2
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	f107 0314 	add.w	r3, r7, #20
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	463b      	mov	r3, r7
 80029fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029fc:	f000 fd1c 	bl	8003438 <SX1276_SPI_Write>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <SX1276_Multi_Receiver_Contineous_SetConfiguration+0x94>
	{
		return SX1276_SPI_ERROR;
 8002a06:	2305      	movs	r3, #5
 8002a08:	e00b      	b.n	8002a22 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	// 5) Set SX1276 to RXCONT mode
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_RXCONT)!=SX1276_OK)
 8002a0a:	2385      	movs	r3, #133	@ 0x85
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	463b      	mov	r3, r7
 8002a10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a12:	f000 fc99 	bl	8003348 <SX1276_SetOperationMode>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xaa>
	{
		return SX1276_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e000      	b.n	8002a22 <SX1276_Multi_Receiver_Contineous_SetConfiguration+0xac>
	}

	return SX1276_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	371c      	adds	r7, #28
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd90      	pop	{r4, r7, pc}

08002a2a <SX1276_Get_FIFO_Buffer>:
 * @param
 * 			SX1276 handle
 * 			FIFO Addr + Data
 */
SX1276_StatusTypeDef SX1276_Get_FIFO_Buffer(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pDataRx, uint8_t *ptr_vardat_SX1276_LoRa_REG_RX_NB_BYTES)
{
 8002a2a:	b590      	push	{r4, r7, lr}
 8002a2c:	b089      	sub	sp, #36	@ 0x24
 8002a2e:	af02      	add	r7, sp, #8
 8002a30:	463c      	mov	r4, r7
 8002a32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pData[2] ={SX1276_LoRa_REG_RX_NB_BYTES, 0x00};
 8002a36:	2313      	movs	r3, #19
 8002a38:	82bb      	strh	r3, [r7, #20]


	// 2) Read SX1276_LoRa_REG_RX_NB_BYTES (RegRxNbBytes)
	uint8_t vardat_SX1276_LoRa_REG_RX_NB_BYTES=0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	75fb      	strb	r3, [r7, #23]
	if(SX1276_SPI_Read(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8002a3e:	2302      	movs	r3, #2
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	f107 0314 	add.w	r3, r7, #20
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	463b      	mov	r3, r7
 8002a4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a4c:	f000 fd1f 	bl	800348e <SX1276_SPI_Read>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <SX1276_Get_FIFO_Buffer+0x30>
	{
		return SX1276_SPI_ERROR;
 8002a56:	2305      	movs	r3, #5
 8002a58:	e038      	b.n	8002acc <SX1276_Get_FIFO_Buffer+0xa2>
	}
	vardat_SX1276_LoRa_REG_RX_NB_BYTES = pData[1];
 8002a5a:	7d7b      	ldrb	r3, [r7, #21]
 8002a5c:	75fb      	strb	r3, [r7, #23]


	// 3) Read SX1276_LoRa_REG_FIFO_RX_CURRENT_ADDR (RegFifoRxCurrentAddr)
	pData[0] = SX1276_LoRa_REG_FIFO_RX_CURRENT_ADDR;
 8002a5e:	2310      	movs	r3, #16
 8002a60:	753b      	strb	r3, [r7, #20]
	pData[1] = 0;
 8002a62:	2300      	movs	r3, #0
 8002a64:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Read(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8002a66:	2302      	movs	r3, #2
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	f107 0314 	add.w	r3, r7, #20
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	463b      	mov	r3, r7
 8002a72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a74:	f000 fd0b 	bl	800348e <SX1276_SPI_Read>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <SX1276_Get_FIFO_Buffer+0x58>
	{
		return SX1276_SPI_ERROR;
 8002a7e:	2305      	movs	r3, #5
 8002a80:	e024      	b.n	8002acc <SX1276_Get_FIFO_Buffer+0xa2>
	}

	// 4) Set SX1276_LoRa_REG_FIFO_ADDR_PTR (RegFifoAddrPtr) = SX1276_LoRa_REG_FIFO_RX_CURRENT_ADDR (RegFifoRxCurrentAddr)
	pData[0] = SX1276_LoRa_REG_FIFO_ADDR_PTR;
 8002a82:	230d      	movs	r3, #13
 8002a84:	753b      	strb	r3, [r7, #20]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8002a86:	2302      	movs	r3, #2
 8002a88:	9301      	str	r3, [sp, #4]
 8002a8a:	f107 0314 	add.w	r3, r7, #20
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	463b      	mov	r3, r7
 8002a92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a94:	f000 fcd0 	bl	8003438 <SX1276_SPI_Write>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <SX1276_Get_FIFO_Buffer+0x78>
	{
		return SX1276_SPI_ERROR;
 8002a9e:	2305      	movs	r3, #5
 8002aa0:	e014      	b.n	8002acc <SX1276_Get_FIFO_Buffer+0xa2>
	}

	// 5) Read the FIFO data
	pDataRx[0] = 0x00;
 8002aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
	if(SX1276_SPI_Read(hSPI_SX1276, pDataRx, vardat_SX1276_LoRa_REG_RX_NB_BYTES)!=SX1276_OK)
 8002aa8:	7dfb      	ldrb	r3, [r7, #23]
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	9301      	str	r3, [sp, #4]
 8002aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	463b      	mov	r3, r7
 8002ab4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ab6:	f000 fcea 	bl	800348e <SX1276_SPI_Read>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <SX1276_Get_FIFO_Buffer+0x9a>
	{
		return SX1276_SPI_ERROR;
 8002ac0:	2305      	movs	r3, #5
 8002ac2:	e003      	b.n	8002acc <SX1276_Get_FIFO_Buffer+0xa2>
	}

	*ptr_vardat_SX1276_LoRa_REG_RX_NB_BYTES = vardat_SX1276_LoRa_REG_RX_NB_BYTES;
 8002ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac6:	7dfa      	ldrb	r2, [r7, #23]
 8002ac8:	701a      	strb	r2, [r3, #0]


	return SX1276_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	371c      	adds	r7, #28
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd90      	pop	{r4, r7, pc}

08002ad4 <SX1276_Multi_Transmitter_SetConfiguration>:
		uint8_t *pDataTx,
		uint8_t TxDataLength,
		uint32_t LoRaFrequnecy_KHz,
		uint8_t TxPower,
		SX1276_CommParam sCommParam)
{
 8002ad4:	b590      	push	{r4, r7, lr}
 8002ad6:	b089      	sub	sp, #36	@ 0x24
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	463c      	mov	r4, r7
 8002adc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataTemp[2]={0};
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	82bb      	strh	r3, [r7, #20]
	// 1) Set SX1276 RF Carrier frequency.
	if(SX1276_SetLoRaFrequency(hSPI_SX1276, LoRaFrequnecy_KHz) !=SX1276_OK)
 8002ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	463b      	mov	r3, r7
 8002aea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002aec:	f000 fbe4 	bl	80032b8 <SX1276_SetLoRaFrequency>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <SX1276_Multi_Transmitter_SetConfiguration+0x26>
	{
		return SX1276_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e032      	b.n	8002b60 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	// 2) Fill LoRa FIFO data buffer
	if(SX1276_Set_FIFO_Buffer(hSPI_SX1276, pDataTx, TxDataLength)!=SX1276_OK)
 8002afa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	463b      	mov	r3, r7
 8002b06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b08:	f000 fb73 	bl	80031f2 <SX1276_Set_FIFO_Buffer>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <SX1276_Multi_Transmitter_SetConfiguration+0x42>
	{
		return SX1276_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e024      	b.n	8002b60 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	// 3) Set PA Config to 1 (NiceRF requirement)
	pDataTemp[0] = SX1276_LoRa_REG_PA_CONFIG;
 8002b16:	2309      	movs	r3, #9
 8002b18:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = TxPower;
 8002b1a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002b1e:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8002b20:	2302      	movs	r3, #2
 8002b22:	9301      	str	r3, [sp, #4]
 8002b24:	f107 0314 	add.w	r3, r7, #20
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	463b      	mov	r3, r7
 8002b2c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b2e:	f000 fc83 	bl	8003438 <SX1276_SPI_Write>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <SX1276_Multi_Transmitter_SetConfiguration+0x68>
	{
		return SX1276_SPI_ERROR;
 8002b38:	2305      	movs	r3, #5
 8002b3a:	e011      	b.n	8002b60 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	// 4) Set Communication Parameter
	if(SX1276_SetLoRaCommunicationParameter(hSPI_SX1276, sCommParam)!=SX1276_OK)
 8002b3c:	466b      	mov	r3, sp
 8002b3e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8002b42:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b46:	6018      	str	r0, [r3, #0]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	8019      	strh	r1, [r3, #0]
 8002b4c:	463b      	mov	r3, r7
 8002b4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b50:	f000 fa72 	bl	8003038 <SX1276_SetLoRaCommunicationParameter>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <SX1276_Multi_Transmitter_SetConfiguration+0x8a>
	{
		return SX1276_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <SX1276_Multi_Transmitter_SetConfiguration+0x8c>
	}

	return SX1276_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	371c      	adds	r7, #28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd90      	pop	{r4, r7, pc}

08002b68 <SX1276_Multi_Transmitter_Transmit>:
 */
SX1276_StatusTypeDef SX1276_Multi_Transmitter_Transmit(SPI_SX1276_TypeDef hSPI_SX1276,
		uint8_t TxDataLength,
		SX1276_DelayType delay,
		SX1276_CommParam sCommParam)
{
 8002b68:	b590      	push	{r4, r7, lr}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af02      	add	r7, sp, #8
 8002b6e:	463c      	mov	r4, r7
 8002b70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// 4) Transmit
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_TX)!=SX1276_OK)
 8002b74:	2383      	movs	r3, #131	@ 0x83
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	463b      	mov	r3, r7
 8002b7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b7c:	f000 fbe4 	bl	8003348 <SX1276_SetOperationMode>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <SX1276_Multi_Transmitter_Transmit+0x22>
	{
		return SX1276_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e037      	b.n	8002bfa <SX1276_Multi_Transmitter_Transmit+0x92>
	}

	// Wait for transmission to complete
	if(delay==SYNC_MODE_MCU_HAL_DELAY)
 8002b8a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d10d      	bne.n	8002bae <SX1276_Multi_Transmitter_Transmit+0x46>
	{
		HAL_Delay(ComputeToA(sCommParam, TxDataLength));
 8002b92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b96:	461a      	mov	r2, r3
 8002b98:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b9c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002ba0:	f000 f8be 	bl	8002d20 <ComputeToA>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 ffb2 	bl	8003b10 <HAL_Delay>
 8002bac:	e00e      	b.n	8002bcc <SX1276_Multi_Transmitter_Transmit+0x64>
	}
	else
	{
		MCU_STOP_Delay_ms(ComputeToA(sCommParam, TxDataLength), hSPI_SX1276.hrtc_l);
 8002bae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002bb8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002bbc:	f000 f8b0 	bl	8002d20 <ComputeToA>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	f000 fa1a 	bl	8003000 <MCU_STOP_Delay_ms>
	}

	// 5) Clear TxDone IRQ flag
	if(SX1276_ClearIRQFlags(hSPI_SX1276, TxDone)!=SX1276_OK)
 8002bcc:	2303      	movs	r3, #3
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	463b      	mov	r3, r7
 8002bd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bd4:	f000 fad9 	bl	800318a <SX1276_ClearIRQFlags>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <SX1276_Multi_Transmitter_Transmit+0x7a>
	{
		return SX1276_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e00b      	b.n	8002bfa <SX1276_Multi_Transmitter_Transmit+0x92>
	}


	// 6) Set SX1276 to Sleep
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_SLEEP)!=SX1276_OK)
 8002be2:	2380      	movs	r3, #128	@ 0x80
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	463b      	mov	r3, r7
 8002be8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bea:	f000 fbad 	bl	8003348 <SX1276_SetOperationMode>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <SX1276_Multi_Transmitter_Transmit+0x90>
	{
		return SX1276_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e000      	b.n	8002bfa <SX1276_Multi_Transmitter_Transmit+0x92>
	}




	return SX1276_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3714      	adds	r7, #20
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd90      	pop	{r4, r7, pc}

08002c02 <SX1276_Transmit>:
		uint8_t TxDataLength,
		uint32_t LoRaFrequnecy_KHz,
		uint8_t TxPower,
		SX1276_DelayType delay,
		SX1276_CommParam sCommParam)
{
 8002c02:	b590      	push	{r4, r7, lr}
 8002c04:	b089      	sub	sp, #36	@ 0x24
 8002c06:	af02      	add	r7, sp, #8
 8002c08:	463c      	mov	r4, r7
 8002c0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataTemp[2]={0};
 8002c0e:	2300      	movs	r3, #0
 8002c10:	82bb      	strh	r3, [r7, #20]
	// 1) Set SX1276 RF Carrier frequency.
	if(SX1276_SetLoRaFrequency(hSPI_SX1276, LoRaFrequnecy_KHz) !=SX1276_OK)
 8002c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	463b      	mov	r3, r7
 8002c18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c1a:	f000 fb4d 	bl	80032b8 <SX1276_SetLoRaFrequency>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <SX1276_Transmit+0x26>
	{
		return SX1276_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e074      	b.n	8002d12 <SX1276_Transmit+0x110>
	}

	// 2) Fill LoRa FIFO data buffer
	if(SX1276_Set_FIFO_Buffer(hSPI_SX1276, pDataTx, TxDataLength)!=SX1276_OK)
 8002c28:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002c2c:	9301      	str	r3, [sp, #4]
 8002c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	463b      	mov	r3, r7
 8002c34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c36:	f000 fadc 	bl	80031f2 <SX1276_Set_FIFO_Buffer>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <SX1276_Transmit+0x42>
	{
		return SX1276_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e066      	b.n	8002d12 <SX1276_Transmit+0x110>
	}

	// 3) Set PA Config to 1 (NiceRF requirement)
	pDataTemp[0] = SX1276_LoRa_REG_PA_CONFIG;
 8002c44:	2309      	movs	r3, #9
 8002c46:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = TxPower;
 8002c48:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002c4c:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8002c4e:	2302      	movs	r3, #2
 8002c50:	9301      	str	r3, [sp, #4]
 8002c52:	f107 0314 	add.w	r3, r7, #20
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	463b      	mov	r3, r7
 8002c5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c5c:	f000 fbec 	bl	8003438 <SX1276_SPI_Write>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <SX1276_Transmit+0x68>
	{
		return SX1276_SPI_ERROR;
 8002c66:	2305      	movs	r3, #5
 8002c68:	e053      	b.n	8002d12 <SX1276_Transmit+0x110>
	}

	// 4) Set Communication Parameter
	if(SX1276_SetLoRaCommunicationParameter(hSPI_SX1276, sCommParam)!=SX1276_OK)
 8002c6a:	466b      	mov	r3, sp
 8002c6c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8002c70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c74:	6018      	str	r0, [r3, #0]
 8002c76:	3304      	adds	r3, #4
 8002c78:	8019      	strh	r1, [r3, #0]
 8002c7a:	463b      	mov	r3, r7
 8002c7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c7e:	f000 f9db 	bl	8003038 <SX1276_SetLoRaCommunicationParameter>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <SX1276_Transmit+0x8a>
	{
		return SX1276_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e042      	b.n	8002d12 <SX1276_Transmit+0x110>
	}


	// 4) Transmit
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_TX)!=SX1276_OK)
 8002c8c:	2383      	movs	r3, #131	@ 0x83
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	463b      	mov	r3, r7
 8002c92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c94:	f000 fb58 	bl	8003348 <SX1276_SetOperationMode>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <SX1276_Transmit+0xa0>
	{
		return SX1276_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e037      	b.n	8002d12 <SX1276_Transmit+0x110>
	}

	// Wait for transmission to complete

	if(delay==SYNC_MODE_MCU_HAL_DELAY)
 8002ca2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d10d      	bne.n	8002cc6 <SX1276_Transmit+0xc4>
	{
		HAL_Delay(ComputeToA(sCommParam, TxDataLength));
 8002caa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002cae:	461a      	mov	r2, r3
 8002cb0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002cb4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002cb8:	f000 f832 	bl	8002d20 <ComputeToA>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 ff26 	bl	8003b10 <HAL_Delay>
 8002cc4:	e00e      	b.n	8002ce4 <SX1276_Transmit+0xe2>
	}
	else
	{
		MCU_STOP_Delay_ms(ComputeToA(sCommParam, TxDataLength), hSPI_SX1276.hrtc_l);
 8002cc6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002cca:	461a      	mov	r2, r3
 8002ccc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002cd0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002cd4:	f000 f824 	bl	8002d20 <ComputeToA>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4610      	mov	r0, r2
 8002ce0:	f000 f98e 	bl	8003000 <MCU_STOP_Delay_ms>
	}


	// 5) Clear TxDone IRQ flag
	if(SX1276_ClearIRQFlags(hSPI_SX1276, TxDone)!=SX1276_OK)
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	463b      	mov	r3, r7
 8002cea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002cec:	f000 fa4d 	bl	800318a <SX1276_ClearIRQFlags>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <SX1276_Transmit+0xf8>
	{
		return SX1276_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e00b      	b.n	8002d12 <SX1276_Transmit+0x110>
	}


	// 6) Set SX1276 to Sleep
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_SLEEP)!=SX1276_OK)
 8002cfa:	2380      	movs	r3, #128	@ 0x80
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	463b      	mov	r3, r7
 8002d00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d02:	f000 fb21 	bl	8003348 <SX1276_SetOperationMode>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <SX1276_Transmit+0x10e>
	{
		return SX1276_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <SX1276_Transmit+0x110>
	}


	return SX1276_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	371c      	adds	r7, #28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd90      	pop	{r4, r7, pc}
 8002d1a:	0000      	movs	r0, r0
 8002d1c:	0000      	movs	r0, r0
	...

08002d20 <ComputeToA>:

uint32_t ComputeToA(SX1276_CommParam sCommParam, uint8_t TxDataLength)
{
 8002d20:	b5b0      	push	{r4, r5, r7, lr}
 8002d22:	ed2d 8b02 	vpush	{d8}
 8002d26:	b08a      	sub	sp, #40	@ 0x28
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	f107 0308 	add.w	r3, r7, #8
 8002d2e:	e883 0003 	stmia.w	r3, {r0, r1}
 8002d32:	4613      	mov	r3, r2
 8002d34:	71fb      	strb	r3, [r7, #7]
	uint16_t temp = 1;
 8002d36:	2301      	movs	r3, #1
 8002d38:	84fb      	strh	r3, [r7, #38]	@ 0x26
	temp = temp<<(sCommParam.Spreadfactor>>4);
 8002d3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002d3c:	7aba      	ldrb	r2, [r7, #10]
 8002d3e:	0912      	lsrs	r2, r2, #4
 8002d40:	b2d2      	uxtb	r2, r2
 8002d42:	4093      	lsls	r3, r2
 8002d44:	84fb      	strh	r3, [r7, #38]	@ 0x26
	float Ts_ms =  (temp/getBandwidth(sCommParam.Bandwidth));
 8002d46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002d48:	ee07 3a90 	vmov	s15, r3
 8002d4c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002d50:	7a3b      	ldrb	r3, [r7, #8]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f000 f8b0 	bl	8002eb8 <getBandwidth>
 8002d58:	eeb0 7a40 	vmov.f32	s14, s0
 8002d5c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002d60:	edc7 7a08 	vstr	s15, [r7, #32]

	float Tpreamble_ms = (sCommParam.PreambleLength + 4.25)*Ts_ms;
 8002d64:	89bb      	ldrh	r3, [r7, #12]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fd fbdc 	bl	8000524 <__aeabi_i2d>
 8002d6c:	f04f 0200 	mov.w	r2, #0
 8002d70:	4b4f      	ldr	r3, [pc, #316]	@ (8002eb0 <ComputeToA+0x190>)
 8002d72:	f7fd fa8b 	bl	800028c <__adddf3>
 8002d76:	4602      	mov	r2, r0
 8002d78:	460b      	mov	r3, r1
 8002d7a:	4614      	mov	r4, r2
 8002d7c:	461d      	mov	r5, r3
 8002d7e:	6a38      	ldr	r0, [r7, #32]
 8002d80:	f7fd fbe2 	bl	8000548 <__aeabi_f2d>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4620      	mov	r0, r4
 8002d8a:	4629      	mov	r1, r5
 8002d8c:	f7fd fc34 	bl	80005f8 <__aeabi_dmul>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4610      	mov	r0, r2
 8002d96:	4619      	mov	r1, r3
 8002d98:	f7fd ff26 	bl	8000be8 <__aeabi_d2f>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	61fb      	str	r3, [r7, #28]

	float n_Payload = ( 8*(TxDataLength-1) - 4*(sCommParam.Spreadfactor>>4) + 28 +16);
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	3b01      	subs	r3, #1
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	7aba      	ldrb	r2, [r7, #10]
 8002da8:	0912      	lsrs	r2, r2, #4
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	330b      	adds	r3, #11
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	ee07 3a90 	vmov	s15, r3
 8002db6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dba:	edc7 7a06 	vstr	s15, [r7, #24]
	n_Payload = ((float)n_Payload/(float)(4*(sCommParam.Spreadfactor>>4)));
 8002dbe:	7abb      	ldrb	r3, [r7, #10]
 8002dc0:	091b      	lsrs	r3, r3, #4
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	ee07 3a90 	vmov	s15, r3
 8002dca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dce:	edd7 6a06 	vldr	s13, [r7, #24]
 8002dd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dd6:	edc7 7a06 	vstr	s15, [r7, #24]
	n_Payload = ceil(n_Payload) * (4 + (sCommParam.CodingRate>>1));
 8002dda:	69b8      	ldr	r0, [r7, #24]
 8002ddc:	f7fd fbb4 	bl	8000548 <__aeabi_f2d>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	ec43 2b10 	vmov	d0, r2, r3
 8002de8:	f009 f9ce 	bl	800c188 <ceil>
 8002dec:	ec55 4b10 	vmov	r4, r5, d0
 8002df0:	7a7b      	ldrb	r3, [r7, #9]
 8002df2:	085b      	lsrs	r3, r3, #1
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	3304      	adds	r3, #4
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7fd fb93 	bl	8000524 <__aeabi_i2d>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	4620      	mov	r0, r4
 8002e04:	4629      	mov	r1, r5
 8002e06:	f7fd fbf7 	bl	80005f8 <__aeabi_dmul>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	4610      	mov	r0, r2
 8002e10:	4619      	mov	r1, r3
 8002e12:	f7fd fee9 	bl	8000be8 <__aeabi_d2f>
 8002e16:	4603      	mov	r3, r0
 8002e18:	61bb      	str	r3, [r7, #24]
	n_Payload =  8 + fmax(n_Payload, 0.0);
 8002e1a:	69b8      	ldr	r0, [r7, #24]
 8002e1c:	f7fd fb94 	bl	8000548 <__aeabi_f2d>
 8002e20:	4602      	mov	r2, r0
 8002e22:	460b      	mov	r3, r1
 8002e24:	ed9f 1b20 	vldr	d1, [pc, #128]	@ 8002ea8 <ComputeToA+0x188>
 8002e28:	ec43 2b10 	vmov	d0, r2, r3
 8002e2c:	f009 f95e 	bl	800c0ec <fmax>
 8002e30:	ec51 0b10 	vmov	r0, r1, d0
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <ComputeToA+0x194>)
 8002e3a:	f7fd fa27 	bl	800028c <__adddf3>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	460b      	mov	r3, r1
 8002e42:	4610      	mov	r0, r2
 8002e44:	4619      	mov	r1, r3
 8002e46:	f7fd fecf 	bl	8000be8 <__aeabi_d2f>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	61bb      	str	r3, [r7, #24]

	float Tpayload_ms = n_Payload * Ts_ms;
 8002e4e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002e52:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e5a:	edc7 7a05 	vstr	s15, [r7, #20]

	uint32_t ToA_ms = ceil(Tpayload_ms + Tpreamble_ms);
 8002e5e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002e62:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e6a:	ee17 0a90 	vmov	r0, s15
 8002e6e:	f7fd fb6b 	bl	8000548 <__aeabi_f2d>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	ec43 2b10 	vmov	d0, r2, r3
 8002e7a:	f009 f985 	bl	800c188 <ceil>
 8002e7e:	ec53 2b10 	vmov	r2, r3, d0
 8002e82:	4610      	mov	r0, r2
 8002e84:	4619      	mov	r1, r3
 8002e86:	f7fd fe8f 	bl	8000ba8 <__aeabi_d2uiz>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	613b      	str	r3, [r7, #16]

	ToA_ms +=10;		// When making measurements, a discrepancy of +/- >10ms was found
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	330a      	adds	r3, #10
 8002e92:	613b      	str	r3, [r7, #16]

	return ToA_ms;
 8002e94:	693b      	ldr	r3, [r7, #16]
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3728      	adds	r7, #40	@ 0x28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	ecbd 8b02 	vpop	{d8}
 8002ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	f3af 8000 	nop.w
	...
 8002eb0:	40110000 	.word	0x40110000
 8002eb4:	40200000 	.word	0x40200000

08002eb8 <getBandwidth>:


float getBandwidth(uint8_t regVal)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
	switch (regVal) {
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	2b90      	cmp	r3, #144	@ 0x90
 8002ec6:	d034      	beq.n	8002f32 <getBandwidth+0x7a>
 8002ec8:	2b90      	cmp	r3, #144	@ 0x90
 8002eca:	dc34      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002ecc:	2b80      	cmp	r3, #128	@ 0x80
 8002ece:	d02e      	beq.n	8002f2e <getBandwidth+0x76>
 8002ed0:	2b80      	cmp	r3, #128	@ 0x80
 8002ed2:	dc30      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002ed4:	2b70      	cmp	r3, #112	@ 0x70
 8002ed6:	d028      	beq.n	8002f2a <getBandwidth+0x72>
 8002ed8:	2b70      	cmp	r3, #112	@ 0x70
 8002eda:	dc2c      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002edc:	2b60      	cmp	r3, #96	@ 0x60
 8002ede:	d022      	beq.n	8002f26 <getBandwidth+0x6e>
 8002ee0:	2b60      	cmp	r3, #96	@ 0x60
 8002ee2:	dc28      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002ee4:	2b50      	cmp	r3, #80	@ 0x50
 8002ee6:	d01c      	beq.n	8002f22 <getBandwidth+0x6a>
 8002ee8:	2b50      	cmp	r3, #80	@ 0x50
 8002eea:	dc24      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002eec:	2b40      	cmp	r3, #64	@ 0x40
 8002eee:	d016      	beq.n	8002f1e <getBandwidth+0x66>
 8002ef0:	2b40      	cmp	r3, #64	@ 0x40
 8002ef2:	dc20      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002ef4:	2b30      	cmp	r3, #48	@ 0x30
 8002ef6:	d010      	beq.n	8002f1a <getBandwidth+0x62>
 8002ef8:	2b30      	cmp	r3, #48	@ 0x30
 8002efa:	dc1c      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002efc:	2b20      	cmp	r3, #32
 8002efe:	d00a      	beq.n	8002f16 <getBandwidth+0x5e>
 8002f00:	2b20      	cmp	r3, #32
 8002f02:	dc18      	bgt.n	8002f36 <getBandwidth+0x7e>
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <getBandwidth+0x56>
 8002f08:	2b10      	cmp	r3, #16
 8002f0a:	d002      	beq.n	8002f12 <getBandwidth+0x5a>
 8002f0c:	e013      	b.n	8002f36 <getBandwidth+0x7e>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_7_8_kHz:    return 7.8;
 8002f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f4c <getBandwidth+0x94>)
 8002f10:	e012      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_10_4_kHz:   return 10.4;
 8002f12:	4b0f      	ldr	r3, [pc, #60]	@ (8002f50 <getBandwidth+0x98>)
 8002f14:	e010      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_15_6_kHz:   return 15.6;
 8002f16:	4b0f      	ldr	r3, [pc, #60]	@ (8002f54 <getBandwidth+0x9c>)
 8002f18:	e00e      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_20_8_kHz:   return 20.8;
 8002f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f58 <getBandwidth+0xa0>)
 8002f1c:	e00c      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_31_25_kHz:  return 31.25;
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f5c <getBandwidth+0xa4>)
 8002f20:	e00a      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_41_7_kHz:   return 41.7;
 8002f22:	4b0f      	ldr	r3, [pc, #60]	@ (8002f60 <getBandwidth+0xa8>)
 8002f24:	e008      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_62_5_kHz:   return 62.5;
 8002f26:	4b0f      	ldr	r3, [pc, #60]	@ (8002f64 <getBandwidth+0xac>)
 8002f28:	e006      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_125_kHz:    return 125.0;
 8002f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f68 <getBandwidth+0xb0>)
 8002f2c:	e004      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_250_kHz:    return 250.0;
 8002f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f6c <getBandwidth+0xb4>)
 8002f30:	e002      	b.n	8002f38 <getBandwidth+0x80>
	case SX1276_LoRa_REG_MODEM_CONFIG1_BW_500_kHz:    return 500.0;
 8002f32:	4b0f      	ldr	r3, [pc, #60]	@ (8002f70 <getBandwidth+0xb8>)
 8002f34:	e000      	b.n	8002f38 <getBandwidth+0x80>
	default:                                          return -1.0; // Unknown value
 8002f36:	4b0f      	ldr	r3, [pc, #60]	@ (8002f74 <getBandwidth+0xbc>)
	}
}
 8002f38:	ee07 3a90 	vmov	s15, r3
 8002f3c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	40f9999a 	.word	0x40f9999a
 8002f50:	41266666 	.word	0x41266666
 8002f54:	4179999a 	.word	0x4179999a
 8002f58:	41a66666 	.word	0x41a66666
 8002f5c:	41fa0000 	.word	0x41fa0000
 8002f60:	4226cccd 	.word	0x4226cccd
 8002f64:	427a0000 	.word	0x427a0000
 8002f68:	42fa0000 	.word	0x42fa0000
 8002f6c:	437a0000 	.word	0x437a0000
 8002f70:	43fa0000 	.word	0x43fa0000
 8002f74:	bf800000 	.word	0xbf800000

08002f78 <GetTimerClkFromHW>:

uint32_t GetTimerClkFromHW(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
	uint32_t hclk = HAL_RCC_GetHCLKFreq();
 8002f7e:	f001 fefb 	bl	8004d78 <HAL_RCC_GetHCLKFreq>
 8002f82:	60b8      	str	r0, [r7, #8]
	uint32_t ppre2 = (RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos;
 8002f84:	4b1d      	ldr	r3, [pc, #116]	@ (8002ffc <GetTimerClkFromHW+0x84>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	0adb      	lsrs	r3, r3, #11
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	607b      	str	r3, [r7, #4]

	uint32_t apb2_prescaler;

	if (ppre2 < 4)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d802      	bhi.n	8002f9c <GetTimerClkFromHW+0x24>
		apb2_prescaler = 1;
 8002f96:	2301      	movs	r3, #1
 8002f98:	60fb      	str	r3, [r7, #12]
 8002f9a:	e01e      	b.n	8002fda <GetTimerClkFromHW+0x62>
	else {
		switch (ppre2) {
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3b04      	subs	r3, #4
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	d817      	bhi.n	8002fd4 <GetTimerClkFromHW+0x5c>
 8002fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8002fac <GetTimerClkFromHW+0x34>)
 8002fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002faa:	bf00      	nop
 8002fac:	08002fbd 	.word	0x08002fbd
 8002fb0:	08002fc3 	.word	0x08002fc3
 8002fb4:	08002fc9 	.word	0x08002fc9
 8002fb8:	08002fcf 	.word	0x08002fcf
		case 4: apb2_prescaler = 2; break;
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	e00b      	b.n	8002fda <GetTimerClkFromHW+0x62>
		case 5: apb2_prescaler = 4; break;
 8002fc2:	2304      	movs	r3, #4
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	e008      	b.n	8002fda <GetTimerClkFromHW+0x62>
		case 6: apb2_prescaler = 8; break;
 8002fc8:	2308      	movs	r3, #8
 8002fca:	60fb      	str	r3, [r7, #12]
 8002fcc:	e005      	b.n	8002fda <GetTimerClkFromHW+0x62>
		case 7: apb2_prescaler = 16; break;
 8002fce:	2310      	movs	r3, #16
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	e002      	b.n	8002fda <GetTimerClkFromHW+0x62>
		default: apb2_prescaler = 1; break;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	60fb      	str	r3, [r7, #12]
 8002fd8:	bf00      	nop
		}
	}

	uint32_t pclk2 = hclk / apb2_prescaler;
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe2:	603b      	str	r3, [r7, #0]

	if (apb2_prescaler == 1)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d101      	bne.n	8002fee <GetTimerClkFromHW+0x76>
		return pclk2;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	e001      	b.n	8002ff2 <GetTimerClkFromHW+0x7a>
	else
		return 2 * pclk2;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	005b      	lsls	r3, r3, #1
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	40021000 	.word	0x40021000

08003000 <MCU_STOP_Delay_ms>:

	return end*(TIM_PRESCALR*1.0/ GetTimerClkFromHW());
}

void MCU_STOP_Delay_ms(uint32_t ms, RTC_HandleTypeDef *hrtc_loc)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
	/*
	 * Ref: https://community.st.com/t5/stm32-mcus/how-to-configure-the-rtc-to-wake-up-the-stm32-periodically-from/ta-p/49836
	 */
	HAL_SuspendTick();
 800300a:	f000 fda5 	bl	8003b58 <HAL_SuspendTick>
	/*
	 *  The RTC is fed via LSI (32MHz)
	 *  if ms*2 were = 1, then the interupt for waking up MCU would ben programmed for DIV16 (=16)
	 *   = 16/32 ms=0.5ms*ms*2=0.5ms * 1 = 0.5ms
	 */
	HAL_RTCEx_SetWakeUpTimer_IT(hrtc_loc, ms*2, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	2200      	movs	r2, #0
 8003014:	4619      	mov	r1, r3
 8003016:	6838      	ldr	r0, [r7, #0]
 8003018:	f002 fd20 	bl	8005a5c <HAL_RTCEx_SetWakeUpTimer_IT>

	/* Enter STOP 2 mode */
	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800301c:	2001      	movs	r0, #1
 800301e:	f001 f917 	bl	8004250 <HAL_PWREx_EnterSTOP2Mode>
	HAL_RTCEx_DeactivateWakeUpTimer(hrtc_loc);
 8003022:	6838      	ldr	r0, [r7, #0]
 8003024:	f002 fdae 	bl	8005b84 <HAL_RTCEx_DeactivateWakeUpTimer>
	SystemClock_Config();
 8003028:	f7ff f95a 	bl	80022e0 <SystemClock_Config>
	HAL_ResumeTick();
 800302c:	f000 fda4 	bl	8003b78 <HAL_ResumeTick>
}
 8003030:	bf00      	nop
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <SX1276_SetLoRaCommunicationParameter>:
 * @param
 * 	- SX1276 handle
 * 	- CommParam struct
 */
SX1276_StatusTypeDef SX1276_SetLoRaCommunicationParameter(SPI_SX1276_TypeDef hSPI_SX1276, SX1276_CommParam sCommParam)
{
 8003038:	b590      	push	{r4, r7, lr}
 800303a:	b089      	sub	sp, #36	@ 0x24
 800303c:	af02      	add	r7, sp, #8
 800303e:	463c      	mov	r4, r7
 8003040:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataTemp[2] = {SX1276_LoRa_REG_MODEM_CONFIG_1, (sCommParam.Bandwidth | sCommParam.CodingRate)};
 8003044:	231d      	movs	r3, #29
 8003046:	753b      	strb	r3, [r7, #20]
 8003048:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800304c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003050:	4313      	orrs	r3, r2
 8003052:	b2db      	uxtb	r3, r3
 8003054:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003056:	2302      	movs	r3, #2
 8003058:	9301      	str	r3, [sp, #4]
 800305a:	f107 0314 	add.w	r3, r7, #20
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	463b      	mov	r3, r7
 8003062:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003064:	f000 f9e8 	bl	8003438 <SX1276_SPI_Write>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <SX1276_SetLoRaCommunicationParameter+0x3a>
	{
		return SX1276_SPI_ERROR;
 800306e:	2305      	movs	r3, #5
 8003070:	e087      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
	}

	if(sCommParam.Spreadfactor == SX1276_LoRa_REG_MODEM_CONFIG2_SF6)
 8003072:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003076:	2b60      	cmp	r3, #96	@ 0x60
 8003078:	d123      	bne.n	80030c2 <SX1276_SetLoRaCommunicationParameter+0x8a>
	{
		pDataTemp[0] = SX1276_LoRa_REG_DETECT_OPTIMIZE;
 800307a:	2331      	movs	r3, #49	@ 0x31
 800307c:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x05;
 800307e:	2305      	movs	r3, #5
 8003080:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003082:	2302      	movs	r3, #2
 8003084:	9301      	str	r3, [sp, #4]
 8003086:	f107 0314 	add.w	r3, r7, #20
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	463b      	mov	r3, r7
 800308e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003090:	f000 f9d2 	bl	8003438 <SX1276_SPI_Write>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <SX1276_SetLoRaCommunicationParameter+0x66>
		{
			return SX1276_SPI_ERROR;
 800309a:	2305      	movs	r3, #5
 800309c:	e071      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
		}

		pDataTemp[0] = SX1276_LoRa_REG_DETECTION_THRSEHOLD;
 800309e:	2337      	movs	r3, #55	@ 0x37
 80030a0:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x0C;
 80030a2:	230c      	movs	r3, #12
 80030a4:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 80030a6:	2302      	movs	r3, #2
 80030a8:	9301      	str	r3, [sp, #4]
 80030aa:	f107 0314 	add.w	r3, r7, #20
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	463b      	mov	r3, r7
 80030b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030b4:	f000 f9c0 	bl	8003438 <SX1276_SPI_Write>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d025      	beq.n	800310a <SX1276_SetLoRaCommunicationParameter+0xd2>
		{
			return SX1276_SPI_ERROR;
 80030be:	2305      	movs	r3, #5
 80030c0:	e05f      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
		}

	}
	else
	{
		pDataTemp[0] = SX1276_LoRa_REG_DETECT_OPTIMIZE;
 80030c2:	2331      	movs	r3, #49	@ 0x31
 80030c4:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x03;
 80030c6:	2303      	movs	r3, #3
 80030c8:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 80030ca:	2302      	movs	r3, #2
 80030cc:	9301      	str	r3, [sp, #4]
 80030ce:	f107 0314 	add.w	r3, r7, #20
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	463b      	mov	r3, r7
 80030d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030d8:	f000 f9ae 	bl	8003438 <SX1276_SPI_Write>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <SX1276_SetLoRaCommunicationParameter+0xae>
		{
			return SX1276_SPI_ERROR;
 80030e2:	2305      	movs	r3, #5
 80030e4:	e04d      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
		}

		pDataTemp[0] = SX1276_LoRa_REG_DETECTION_THRSEHOLD;
 80030e6:	2337      	movs	r3, #55	@ 0x37
 80030e8:	753b      	strb	r3, [r7, #20]
		pDataTemp[1] = 0x0A;
 80030ea:	230a      	movs	r3, #10
 80030ec:	757b      	strb	r3, [r7, #21]
		if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 80030ee:	2302      	movs	r3, #2
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	f107 0314 	add.w	r3, r7, #20
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	463b      	mov	r3, r7
 80030fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030fc:	f000 f99c 	bl	8003438 <SX1276_SPI_Write>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <SX1276_SetLoRaCommunicationParameter+0xd2>
		{
			return SX1276_SPI_ERROR;
 8003106:	2305      	movs	r3, #5
 8003108:	e03b      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
		}
	}

	pDataTemp[0] = SX1276_LoRa_REG_MODEM_CONFIG_2;
 800310a:	231e      	movs	r3, #30
 800310c:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = sCommParam.Spreadfactor;
 800310e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003112:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003114:	2302      	movs	r3, #2
 8003116:	9301      	str	r3, [sp, #4]
 8003118:	f107 0314 	add.w	r3, r7, #20
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	463b      	mov	r3, r7
 8003120:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003122:	f000 f989 	bl	8003438 <SX1276_SPI_Write>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <SX1276_SetLoRaCommunicationParameter+0xf8>
	{
		return SX1276_SPI_ERROR;
 800312c:	2305      	movs	r3, #5
 800312e:	e028      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
	}

	pDataTemp[0] = SX1276_LoRa_REG_SYMB_PREAMBLE_MSB;
 8003130:	2320      	movs	r3, #32
 8003132:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = sCommParam.PreambleLength>>8;
 8003134:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003136:	0a1b      	lsrs	r3, r3, #8
 8003138:	b29b      	uxth	r3, r3
 800313a:	b2db      	uxtb	r3, r3
 800313c:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 800313e:	2302      	movs	r3, #2
 8003140:	9301      	str	r3, [sp, #4]
 8003142:	f107 0314 	add.w	r3, r7, #20
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	463b      	mov	r3, r7
 800314a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800314c:	f000 f974 	bl	8003438 <SX1276_SPI_Write>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <SX1276_SetLoRaCommunicationParameter+0x122>
	{
		return SX1276_SPI_ERROR;
 8003156:	2305      	movs	r3, #5
 8003158:	e013      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
	}

	pDataTemp[0] = SX1276_LoRa_REG_SYMB_PREAMBLE_LSB;
 800315a:	2321      	movs	r3, #33	@ 0x21
 800315c:	753b      	strb	r3, [r7, #20]
	pDataTemp[1] = sCommParam.PreambleLength;
 800315e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003160:	b2db      	uxtb	r3, r3
 8003162:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTemp, 2)!=SX1276_OK)
 8003164:	2302      	movs	r3, #2
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	f107 0314 	add.w	r3, r7, #20
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	463b      	mov	r3, r7
 8003170:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003172:	f000 f961 	bl	8003438 <SX1276_SPI_Write>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <SX1276_SetLoRaCommunicationParameter+0x148>
	{
		return SX1276_SPI_ERROR;
 800317c:	2305      	movs	r3, #5
 800317e:	e000      	b.n	8003182 <SX1276_SetLoRaCommunicationParameter+0x14a>
	}


	return SX1276_OK;
 8003180:	2300      	movs	r3, #0

}
 8003182:	4618      	mov	r0, r3
 8003184:	371c      	adds	r7, #28
 8003186:	46bd      	mov	sp, r7
 8003188:	bd90      	pop	{r4, r7, pc}

0800318a <SX1276_ClearIRQFlags>:
 * @param
 * 		SX1276 handle
 * 		Send the flag that needs to be cleared
 */
SX1276_StatusTypeDef SX1276_ClearIRQFlags(SPI_SX1276_TypeDef hSPI_SX1276, SX1276_IRQFlags Flag)
{
 800318a:	b590      	push	{r4, r7, lr}
 800318c:	b089      	sub	sp, #36	@ 0x24
 800318e:	af02      	add	r7, sp, #8
 8003190:	463c      	mov	r4, r7
 8003192:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataR[2]={SX1276_LoRa_REG_IRQ_FLAGS , 0x01<<Flag};
 8003196:	2312      	movs	r3, #18
 8003198:	753b      	strb	r3, [r7, #20]
 800319a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800319e:	2201      	movs	r2, #1
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	757b      	strb	r3, [r7, #21]
	return SX1276_SPI_Write(hSPI_SX1276, pDataR, 2);
 80031a8:	2302      	movs	r3, #2
 80031aa:	9301      	str	r3, [sp, #4]
 80031ac:	f107 0314 	add.w	r3, r7, #20
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	463b      	mov	r3, r7
 80031b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031b6:	f000 f93f 	bl	8003438 <SX1276_SPI_Write>
 80031ba:	4603      	mov	r3, r0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	371c      	adds	r7, #28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd90      	pop	{r4, r7, pc}

080031c4 <SX1276_ClearAllIRQFlags>:
 * @brief Clears All IRQ flag
 * @param
 * 		SX1276 handle
 */
SX1276_StatusTypeDef SX1276_ClearAllIRQFlags(SPI_SX1276_TypeDef hSPI_SX1276)
{
 80031c4:	b590      	push	{r4, r7, lr}
 80031c6:	b089      	sub	sp, #36	@ 0x24
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	463c      	mov	r4, r7
 80031cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pDataR[2]={SX1276_LoRa_REG_IRQ_FLAGS , 0xFF};
 80031d0:	f64f 7312 	movw	r3, #65298	@ 0xff12
 80031d4:	82bb      	strh	r3, [r7, #20]
	return SX1276_SPI_Write(hSPI_SX1276, pDataR, 2);
 80031d6:	2302      	movs	r3, #2
 80031d8:	9301      	str	r3, [sp, #4]
 80031da:	f107 0314 	add.w	r3, r7, #20
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	463b      	mov	r3, r7
 80031e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031e4:	f000 f928 	bl	8003438 <SX1276_SPI_Write>
 80031e8:	4603      	mov	r3, r0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	371c      	adds	r7, #28
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd90      	pop	{r4, r7, pc}

080031f2 <SX1276_Set_FIFO_Buffer>:
 * 			SX1276 handle
 * 			FIFO Addr + Data
 * 			Length of Tx data
 */
SX1276_StatusTypeDef SX1276_Set_FIFO_Buffer(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pDataTx, uint8_t TxDataLength)
{
 80031f2:	b590      	push	{r4, r7, lr}
 80031f4:	b089      	sub	sp, #36	@ 0x24
 80031f6:	af02      	add	r7, sp, #8
 80031f8:	463c      	mov	r4, r7
 80031fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t pData[2] ={0};
 80031fe:	2300      	movs	r3, #0
 8003200:	82bb      	strh	r3, [r7, #20]

	// 1) Set SX1276 in Standby mode
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_STDBY)!=SX1276_OK)
 8003202:	2381      	movs	r3, #129	@ 0x81
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	463b      	mov	r3, r7
 8003208:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800320a:	f000 f89d 	bl	8003348 <SX1276_SetOperationMode>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <SX1276_Set_FIFO_Buffer+0x26>
	{
		return SX1276_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e049      	b.n	80032ac <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 2) Set SX1276_LoRa_REG_FIFO_TX_BASE_ADDR (RegFifoTxBaseAddr) = 0x00.
	pData[0] = SX1276_LoRa_REG_FIFO_TX_BASE_ADDR;
 8003218:	230e      	movs	r3, #14
 800321a:	753b      	strb	r3, [r7, #20]
	pData[1] = 0;
 800321c:	2300      	movs	r3, #0
 800321e:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8003220:	2302      	movs	r3, #2
 8003222:	9301      	str	r3, [sp, #4]
 8003224:	f107 0314 	add.w	r3, r7, #20
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	463b      	mov	r3, r7
 800322c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800322e:	f000 f903 	bl	8003438 <SX1276_SPI_Write>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <SX1276_Set_FIFO_Buffer+0x4a>
	{
		return SX1276_SPI_ERROR;
 8003238:	2305      	movs	r3, #5
 800323a:	e037      	b.n	80032ac <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 3) Set SX1276_LoRa_REG_PAYLOAD_LENGTH (RegPayloadLength) to size of data to be transmitted.
	pData[0] = SX1276_LoRa_REG_PAYLOAD_LENGTH;
 800323c:	2322      	movs	r3, #34	@ 0x22
 800323e:	753b      	strb	r3, [r7, #20]
	pData[1] = TxDataLength;
 8003240:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003244:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 8003246:	2302      	movs	r3, #2
 8003248:	9301      	str	r3, [sp, #4]
 800324a:	f107 0314 	add.w	r3, r7, #20
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	463b      	mov	r3, r7
 8003252:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003254:	f000 f8f0 	bl	8003438 <SX1276_SPI_Write>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <SX1276_Set_FIFO_Buffer+0x70>
	{
		return SX1276_SPI_ERROR;
 800325e:	2305      	movs	r3, #5
 8003260:	e024      	b.n	80032ac <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 4) Set SX1276_LoRa_REG_FIFO_ADDR_PTR (RegFifoAddrPtr) = 0x00.
	pData[0] = SX1276_LoRa_REG_FIFO_ADDR_PTR;
 8003262:	230d      	movs	r3, #13
 8003264:	753b      	strb	r3, [r7, #20]
	pData[1] = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	757b      	strb	r3, [r7, #21]
	if(SX1276_SPI_Write(hSPI_SX1276, pData, 2)!=SX1276_OK)
 800326a:	2302      	movs	r3, #2
 800326c:	9301      	str	r3, [sp, #4]
 800326e:	f107 0314 	add.w	r3, r7, #20
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	463b      	mov	r3, r7
 8003276:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003278:	f000 f8de 	bl	8003438 <SX1276_SPI_Write>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <SX1276_Set_FIFO_Buffer+0x94>
	{
		return SX1276_SPI_ERROR;
 8003282:	2305      	movs	r3, #5
 8003284:	e012      	b.n	80032ac <SX1276_Set_FIFO_Buffer+0xba>
	}

	// 5) Write to FIFO data buffer
	pDataTx[0] = 0x00;
 8003286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003288:	2200      	movs	r2, #0
 800328a:	701a      	strb	r2, [r3, #0]
	if(SX1276_SPI_Write(hSPI_SX1276, pDataTx, TxDataLength)!=SX1276_OK)
 800328c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003290:	b29b      	uxth	r3, r3
 8003292:	9301      	str	r3, [sp, #4]
 8003294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	463b      	mov	r3, r7
 800329a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800329c:	f000 f8cc 	bl	8003438 <SX1276_SPI_Write>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <SX1276_Set_FIFO_Buffer+0xb8>
	{
		return SX1276_SPI_ERROR;
 80032a6:	2305      	movs	r3, #5
 80032a8:	e000      	b.n	80032ac <SX1276_Set_FIFO_Buffer+0xba>
	}

	return SX1276_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	371c      	adds	r7, #28
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd90      	pop	{r4, r7, pc}
 80032b4:	0000      	movs	r0, r0
	...

080032b8 <SX1276_SetLoRaFrequency>:
 * 			SX1276 handle
 * 			Frequency in KHz
 *
 */
SX1276_StatusTypeDef SX1276_SetLoRaFrequency(SPI_SX1276_TypeDef hSPI_SX1276, uint32_t LoRaFrequnecy_KHz)
{
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b089      	sub	sp, #36	@ 0x24
 80032bc:	af02      	add	r7, sp, #8
 80032be:	463c      	mov	r4, r7
 80032c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 * uint32_t Fstep= 32000000;
	 * Fstep = (uint32_t)((float)(LoRaFrequnecy_KHz*1e3) / ((float)(Fstep>>19)));
	 */

	//For NiceRF
	uint32_t Fstep = (uint32_t)(LoRaFrequnecy_KHz*16.384);
 80032c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032c6:	f7fd f91d 	bl	8000504 <__aeabi_ui2d>
 80032ca:	a31d      	add	r3, pc, #116	@ (adr r3, 8003340 <SX1276_SetLoRaFrequency+0x88>)
 80032cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d0:	f7fd f992 	bl	80005f8 <__aeabi_dmul>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4610      	mov	r0, r2
 80032da:	4619      	mov	r1, r3
 80032dc:	f7fd fc64 	bl	8000ba8 <__aeabi_d2uiz>
 80032e0:	4603      	mov	r3, r0
 80032e2:	617b      	str	r3, [r7, #20]

	uint8_t pData[4]={0};
 80032e4:	2300      	movs	r3, #0
 80032e6:	613b      	str	r3, [r7, #16]
	pData[0] = SX1276_LoRa_REG_FR_MSB;
 80032e8:	2306      	movs	r3, #6
 80032ea:	743b      	strb	r3, [r7, #16]
	pData[1] = (Fstep & 0xFF0000)>>16;
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	0c1b      	lsrs	r3, r3, #16
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	747b      	strb	r3, [r7, #17]
	pData[2] = (Fstep & 0xFF00)>>8;
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	74bb      	strb	r3, [r7, #18]
	pData[3] = (Fstep & 0xFF);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	74fb      	strb	r3, [r7, #19]

	// Set SX1276 to Standby mode
	if(SX1276_SetOperationMode(hSPI_SX1276, SX1276_LoRa_REG_OP_MODE_STDBY)!=SX1276_OK)
 8003302:	2381      	movs	r3, #129	@ 0x81
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	463b      	mov	r3, r7
 8003308:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800330a:	f000 f81d 	bl	8003348 <SX1276_SetOperationMode>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <SX1276_SetLoRaFrequency+0x60>
	{
		return SX1276_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e00e      	b.n	8003336 <SX1276_SetLoRaFrequency+0x7e>
	}

	if(SX1276_SPI_Write(hSPI_SX1276, pData, 4)!=SX1276_OK)
 8003318:	2304      	movs	r3, #4
 800331a:	9301      	str	r3, [sp, #4]
 800331c:	f107 0310 	add.w	r3, r7, #16
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	463b      	mov	r3, r7
 8003324:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003326:	f000 f887 	bl	8003438 <SX1276_SPI_Write>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <SX1276_SetLoRaFrequency+0x7c>
	{
		return SX1276_SPI_ERROR;
 8003330:	2305      	movs	r3, #5
 8003332:	e000      	b.n	8003336 <SX1276_SetLoRaFrequency+0x7e>
	}
	return SX1276_OK;
 8003334:	2300      	movs	r3, #0

}
 8003336:	4618      	mov	r0, r3
 8003338:	371c      	adds	r7, #28
 800333a:	46bd      	mov	sp, r7
 800333c:	bd90      	pop	{r4, r7, pc}
 800333e:	bf00      	nop
 8003340:	d2f1a9fc 	.word	0xd2f1a9fc
 8003344:	4030624d 	.word	0x4030624d

08003348 <SX1276_SetOperationMode>:
 * @param
 * 		 SX1276 handle
 * 		 SX1276 Mode
 */
SX1276_StatusTypeDef SX1276_SetOperationMode(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t Mode)
{
 8003348:	b590      	push	{r4, r7, lr}
 800334a:	b089      	sub	sp, #36	@ 0x24
 800334c:	af02      	add	r7, sp, #8
 800334e:	463c      	mov	r4, r7
 8003350:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if((Mode & 0b00000111)>7)
	{
		return SX1276_PROGRAM_ERROR;
	}
	uint8_t pDataR[2]={0};
 8003354:	2300      	movs	r3, #0
 8003356:	82bb      	strh	r3, [r7, #20]

	pDataR[0] = SX1276_LoRa_REG_OP_MODE;
 8003358:	2301      	movs	r3, #1
 800335a:	753b      	strb	r3, [r7, #20]
	pDataR[1] = Mode;
 800335c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003360:	757b      	strb	r3, [r7, #21]

	if(SX1276_SPI_Write(hSPI_SX1276, pDataR, 2)!=SX1276_OK)
 8003362:	2302      	movs	r3, #2
 8003364:	9301      	str	r3, [sp, #4]
 8003366:	f107 0314 	add.w	r3, r7, #20
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	463b      	mov	r3, r7
 800336e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003370:	f000 f862 	bl	8003438 <SX1276_SPI_Write>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <SX1276_SetOperationMode+0x36>
	{
		return SX1276_SPI_ERROR;
 800337a:	2305      	movs	r3, #5
 800337c:	e000      	b.n	8003380 <SX1276_SetOperationMode+0x38>
	}
	return SX1276_OK;
 800337e:	2300      	movs	r3, #0


}
 8003380:	4618      	mov	r0, r3
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	bd90      	pop	{r4, r7, pc}

08003388 <SX1276_Init>:
 * 		- Chip select port
 * 		- Chip select pin
 * 		- SPI handle
 */
SX1276_StatusTypeDef SX1276_Init(SX1276_Init_Param h_SX1276)
{
 8003388:	b084      	sub	sp, #16
 800338a:	b580      	push	{r7, lr}
 800338c:	b084      	sub	sp, #16
 800338e:	af02      	add	r7, sp, #8
 8003390:	f107 0c10 	add.w	ip, r7, #16
 8003394:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t pData[2]={0};
 8003398:	2300      	movs	r3, #0
 800339a:	80bb      	strh	r3, [r7, #4]
	uint8_t pDataR[2]={0};
 800339c:	2300      	movs	r3, #0
 800339e:	803b      	strh	r3, [r7, #0]
//		return SX1276_NC_ERROR;
//	}


	// 1) Sets SX1276 register
	pData[0] = SX1276_LoRa_REG_OP_MODE;
 80033a0:	2301      	movs	r3, #1
 80033a2:	713b      	strb	r3, [r7, #4]
	pData[1] = SX1276_LoRa_REG_OP_MODE_SLEEP;
 80033a4:	2380      	movs	r3, #128	@ 0x80
 80033a6:	717b      	strb	r3, [r7, #5]

	if(SX1276_SPI_Write(h_SX1276.SPI_SX1276, pData, 2)!=SX1276_OK)
 80033a8:	2302      	movs	r3, #2
 80033aa:	9301      	str	r3, [sp, #4]
 80033ac:	1d3b      	adds	r3, r7, #4
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	f107 0318 	add.w	r3, r7, #24
 80033b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033b6:	f000 f83f 	bl	8003438 <SX1276_SPI_Write>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <SX1276_Init+0x3c>
	{
		return SX1276_SPI_ERROR;
 80033c0:	2305      	movs	r3, #5
 80033c2:	e032      	b.n	800342a <SX1276_Init+0xa2>
	}

	//HAL_Delay(1000);

	// 2) Read SX1276 register
	pDataR[0] = SX1276_LoRa_REG_OP_MODE;
 80033c4:	2301      	movs	r3, #1
 80033c6:	703b      	strb	r3, [r7, #0]

	if( (SX1276_SPI_Read(h_SX1276.SPI_SX1276, pDataR, 2)!=SX1276_OK) || ((pDataR[1] && 0b00000111) != (pData[1] && 0b00000111)) )
 80033c8:	2302      	movs	r3, #2
 80033ca:	9301      	str	r3, [sp, #4]
 80033cc:	463b      	mov	r3, r7
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	f107 0318 	add.w	r3, r7, #24
 80033d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033d6:	f000 f85a 	bl	800348e <SX1276_SPI_Read>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10f      	bne.n	8003400 <SX1276_Init+0x78>
 80033e0:	787b      	ldrb	r3, [r7, #1]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	bf14      	ite	ne
 80033e6:	2301      	movne	r3, #1
 80033e8:	2300      	moveq	r3, #0
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	797b      	ldrb	r3, [r7, #5]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	bf14      	ite	ne
 80033f2:	2301      	movne	r3, #1
 80033f4:	2300      	moveq	r3, #0
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	4053      	eors	r3, r2
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <SX1276_Init+0x7c>
	{
		return SX1276_SPI_ERROR;
 8003400:	2305      	movs	r3, #5
 8003402:	e012      	b.n	800342a <SX1276_Init+0xa2>
	}

	// 3) Set PA Config to 1 (NiceRF requirement)
	pData[0] = SX1276_LoRa_REG_PA_CONFIG;
 8003404:	2309      	movs	r3, #9
 8003406:	713b      	strb	r3, [r7, #4]
	pData[1] = SX1276_LoRa_PA_CONFIG_OP_POWER_dBm_17;
 8003408:	23ff      	movs	r3, #255	@ 0xff
 800340a:	717b      	strb	r3, [r7, #5]
	if(SX1276_SPI_Write(h_SX1276.SPI_SX1276, pData, 2)!=SX1276_OK)
 800340c:	2302      	movs	r3, #2
 800340e:	9301      	str	r3, [sp, #4]
 8003410:	1d3b      	adds	r3, r7, #4
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	f107 0318 	add.w	r3, r7, #24
 8003418:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800341a:	f000 f80d 	bl	8003438 <SX1276_SPI_Write>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <SX1276_Init+0xa0>
	{
		return SX1276_SPI_ERROR;
 8003424:	2305      	movs	r3, #5
 8003426:	e000      	b.n	800342a <SX1276_Init+0xa2>
	}

	return SX1276_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003434:	b004      	add	sp, #16
 8003436:	4770      	bx	lr

08003438 <SX1276_SPI_Write>:
 * 	- Data register location
 * 	- Length of data
 */

SX1276_StatusTypeDef SX1276_SPI_Write(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pData, uint16_t DataLength)
{
 8003438:	b590      	push	{r4, r7, lr}
 800343a:	b087      	sub	sp, #28
 800343c:	af00      	add	r7, sp, #0
 800343e:	463c      	mov	r4, r7
 8003440:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_StatusTypeDef ret;

	pData[0] |= 0b10000000;										// As per data sheet, write bit needs to be set
 8003444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800344c:	b2da      	uxtb	r2, r3
 800344e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003450:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_RESET);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	8939      	ldrh	r1, [r7, #8]
 8003456:	2200      	movs	r2, #0
 8003458:	4618      	mov	r0, r3
 800345a:	f000 fe59 	bl	8004110 <HAL_GPIO_WritePin>
	ret = HAL_SPI_Transmit(hSPI_SX1276.hspi, pData, DataLength, 10);
 800345e:	6838      	ldr	r0, [r7, #0]
 8003460:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003462:	230a      	movs	r3, #10
 8003464:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003466:	f002 fcbe 	bl	8005de6 <HAL_SPI_Transmit>
 800346a:	4603      	mov	r3, r0
 800346c:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_SET);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	8939      	ldrh	r1, [r7, #8]
 8003472:	2201      	movs	r2, #1
 8003474:	4618      	mov	r0, r3
 8003476:	f000 fe4b 	bl	8004110 <HAL_GPIO_WritePin>

	if(ret!=HAL_OK)
 800347a:	7dfb      	ldrb	r3, [r7, #23]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <SX1276_SPI_Write+0x4c>
	{
		return SX1276_SPI_ERROR;
 8003480:	2305      	movs	r3, #5
 8003482:	e000      	b.n	8003486 <SX1276_SPI_Write+0x4e>
	}

	return SX1276_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	371c      	adds	r7, #28
 800348a:	46bd      	mov	sp, r7
 800348c:	bd90      	pop	{r4, r7, pc}

0800348e <SX1276_SPI_Read>:
 * 	- SX1276 handle
 * 	- Data register location
 * 	- Length of data
 */
SX1276_StatusTypeDef SX1276_SPI_Read(SPI_SX1276_TypeDef hSPI_SX1276, uint8_t *pData, uint16_t DataLength)
{
 800348e:	b590      	push	{r4, r7, lr}
 8003490:	b087      	sub	sp, #28
 8003492:	af00      	add	r7, sp, #0
 8003494:	463c      	mov	r4, r7
 8003496:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_StatusTypeDef ret;

	pData[0] &= 0b01111111;										// As per data sheet, read bit needs to be set
 800349a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034a2:	b2da      	uxtb	r2, r3
 80034a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_RESET);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	8939      	ldrh	r1, [r7, #8]
 80034ac:	2200      	movs	r2, #0
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 fe2e 	bl	8004110 <HAL_GPIO_WritePin>
	ret = HAL_SPI_Receive(hSPI_SX1276.hspi, pData, DataLength, 10);
 80034b4:	6838      	ldr	r0, [r7, #0]
 80034b6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80034b8:	230a      	movs	r3, #10
 80034ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034bc:	f002 fe09 	bl	80060d2 <HAL_SPI_Receive>
 80034c0:	4603      	mov	r3, r0
 80034c2:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hSPI_SX1276.NSS_GPIOx, hSPI_SX1276.NSS_GPIO_Pin, GPIO_PIN_SET);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	8939      	ldrh	r1, [r7, #8]
 80034c8:	2201      	movs	r2, #1
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 fe20 	bl	8004110 <HAL_GPIO_WritePin>

	if(ret!=HAL_OK)
 80034d0:	7dfb      	ldrb	r3, [r7, #23]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <SX1276_SPI_Read+0x4c>
	{
		return SX1276_SPI_ERROR;
 80034d6:	2305      	movs	r3, #5
 80034d8:	e000      	b.n	80034dc <SX1276_SPI_Read+0x4e>
	}

	return SX1276_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	371c      	adds	r7, #28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd90      	pop	{r4, r7, pc}

080034e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003528 <HAL_MspInit+0x44>)
 80034ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003528 <HAL_MspInit+0x44>)
 80034f0:	f043 0301 	orr.w	r3, r3, #1
 80034f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80034f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003528 <HAL_MspInit+0x44>)
 80034f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	607b      	str	r3, [r7, #4]
 8003500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003502:	4b09      	ldr	r3, [pc, #36]	@ (8003528 <HAL_MspInit+0x44>)
 8003504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003506:	4a08      	ldr	r2, [pc, #32]	@ (8003528 <HAL_MspInit+0x44>)
 8003508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800350c:	6593      	str	r3, [r2, #88]	@ 0x58
 800350e:	4b06      	ldr	r3, [pc, #24]	@ (8003528 <HAL_MspInit+0x44>)
 8003510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003516:	603b      	str	r3, [r7, #0]
 8003518:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	40021000 	.word	0x40021000

0800352c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b0a4      	sub	sp, #144	@ 0x90
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003534:	f107 0308 	add.w	r3, r7, #8
 8003538:	2288      	movs	r2, #136	@ 0x88
 800353a:	2100      	movs	r1, #0
 800353c:	4618      	mov	r0, r3
 800353e:	f005 f9fa 	bl	8008936 <memset>
  if(hrtc->Instance==RTC)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a14      	ldr	r2, [pc, #80]	@ (8003598 <HAL_RTC_MspInit+0x6c>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d120      	bne.n	800358e <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800354c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003550:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003552:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003556:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800355a:	f107 0308 	add.w	r3, r7, #8
 800355e:	4618      	mov	r0, r3
 8003560:	f001 fca2 	bl	8004ea8 <HAL_RCCEx_PeriphCLKConfig>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800356a:	f7ff f87f 	bl	800266c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800356e:	4b0b      	ldr	r3, [pc, #44]	@ (800359c <HAL_RTC_MspInit+0x70>)
 8003570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003574:	4a09      	ldr	r2, [pc, #36]	@ (800359c <HAL_RTC_MspInit+0x70>)
 8003576:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800357a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800357e:	2200      	movs	r2, #0
 8003580:	2100      	movs	r1, #0
 8003582:	2003      	movs	r0, #3
 8003584:	f000 fbe3 	bl	8003d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003588:	2003      	movs	r0, #3
 800358a:	f000 fbfc 	bl	8003d86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800358e:	bf00      	nop
 8003590:	3790      	adds	r7, #144	@ 0x90
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40002800 	.word	0x40002800
 800359c:	40021000 	.word	0x40021000

080035a0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b08a      	sub	sp, #40	@ 0x28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a8:	f107 0314 	add.w	r3, r7, #20
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	605a      	str	r2, [r3, #4]
 80035b2:	609a      	str	r2, [r3, #8]
 80035b4:	60da      	str	r2, [r3, #12]
 80035b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a25      	ldr	r2, [pc, #148]	@ (8003654 <HAL_SPI_MspInit+0xb4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d144      	bne.n	800364c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80035c2:	4b25      	ldr	r3, [pc, #148]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c6:	4a24      	ldr	r2, [pc, #144]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80035ce:	4b22      	ldr	r3, [pc, #136]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035d6:	613b      	str	r3, [r7, #16]
 80035d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035da:	4b1f      	ldr	r3, [pc, #124]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035de:	4a1e      	ldr	r2, [pc, #120]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035e0:	f043 0304 	orr.w	r3, r3, #4
 80035e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ea:	f003 0304 	and.w	r3, r3, #4
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f2:	4b19      	ldr	r3, [pc, #100]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f6:	4a18      	ldr	r2, [pc, #96]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 80035f8:	f043 0302 	orr.w	r3, r3, #2
 80035fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035fe:	4b16      	ldr	r3, [pc, #88]	@ (8003658 <HAL_SPI_MspInit+0xb8>)
 8003600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	60bb      	str	r3, [r7, #8]
 8003608:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800360a:	230c      	movs	r3, #12
 800360c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360e:	2302      	movs	r3, #2
 8003610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003612:	2300      	movs	r3, #0
 8003614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003616:	2303      	movs	r3, #3
 8003618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800361a:	2305      	movs	r3, #5
 800361c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800361e:	f107 0314 	add.w	r3, r7, #20
 8003622:	4619      	mov	r1, r3
 8003624:	480d      	ldr	r0, [pc, #52]	@ (800365c <HAL_SPI_MspInit+0xbc>)
 8003626:	f000 fbc9 	bl	8003dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800362a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800362e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003630:	2302      	movs	r3, #2
 8003632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003638:	2303      	movs	r3, #3
 800363a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800363c:	2305      	movs	r3, #5
 800363e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003640:	f107 0314 	add.w	r3, r7, #20
 8003644:	4619      	mov	r1, r3
 8003646:	4806      	ldr	r0, [pc, #24]	@ (8003660 <HAL_SPI_MspInit+0xc0>)
 8003648:	f000 fbb8 	bl	8003dbc <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800364c:	bf00      	nop
 800364e:	3728      	adds	r7, #40	@ 0x28
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	40003800 	.word	0x40003800
 8003658:	40021000 	.word	0x40021000
 800365c:	48000800 	.word	0x48000800
 8003660:	48000400 	.word	0x48000400

08003664 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0a      	ldr	r2, [pc, #40]	@ (800369c <HAL_TIM_Base_MspInit+0x38>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d10b      	bne.n	800368e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003676:	4b0a      	ldr	r3, [pc, #40]	@ (80036a0 <HAL_TIM_Base_MspInit+0x3c>)
 8003678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800367a:	4a09      	ldr	r2, [pc, #36]	@ (80036a0 <HAL_TIM_Base_MspInit+0x3c>)
 800367c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003680:	6613      	str	r3, [r2, #96]	@ 0x60
 8003682:	4b07      	ldr	r3, [pc, #28]	@ (80036a0 <HAL_TIM_Base_MspInit+0x3c>)
 8003684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 800368e:	bf00      	nop
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40014400 	.word	0x40014400
 80036a0:	40021000 	.word	0x40021000

080036a4 <HAL_TIM_Base_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a07      	ldr	r2, [pc, #28]	@ (80036d0 <HAL_TIM_Base_MspDeInit+0x2c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d105      	bne.n	80036c2 <HAL_TIM_Base_MspDeInit+0x1e>
  {
    /* USER CODE BEGIN TIM16_MspDeInit 0 */

    /* USER CODE END TIM16_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM16_CLK_DISABLE();
 80036b6:	4b07      	ldr	r3, [pc, #28]	@ (80036d4 <HAL_TIM_Base_MspDeInit+0x30>)
 80036b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ba:	4a06      	ldr	r2, [pc, #24]	@ (80036d4 <HAL_TIM_Base_MspDeInit+0x30>)
 80036bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80036c0:	6613      	str	r3, [r2, #96]	@ 0x60
    /* USER CODE BEGIN TIM16_MspDeInit 1 */

    /* USER CODE END TIM16_MspDeInit 1 */
  }

}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	40014400 	.word	0x40014400
 80036d4:	40021000 	.word	0x40021000

080036d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b0ac      	sub	sp, #176	@ 0xb0
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	60da      	str	r2, [r3, #12]
 80036ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036f0:	f107 0314 	add.w	r3, r7, #20
 80036f4:	2288      	movs	r2, #136	@ 0x88
 80036f6:	2100      	movs	r1, #0
 80036f8:	4618      	mov	r0, r3
 80036fa:	f005 f91c 	bl	8008936 <memset>
  if(huart->Instance==USART2)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a21      	ldr	r2, [pc, #132]	@ (8003788 <HAL_UART_MspInit+0xb0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d13b      	bne.n	8003780 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003708:	2302      	movs	r3, #2
 800370a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 800370c:	2308      	movs	r3, #8
 800370e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003710:	f107 0314 	add.w	r3, r7, #20
 8003714:	4618      	mov	r0, r3
 8003716:	f001 fbc7 	bl	8004ea8 <HAL_RCCEx_PeriphCLKConfig>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003720:	f7fe ffa4 	bl	800266c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003724:	4b19      	ldr	r3, [pc, #100]	@ (800378c <HAL_UART_MspInit+0xb4>)
 8003726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003728:	4a18      	ldr	r2, [pc, #96]	@ (800378c <HAL_UART_MspInit+0xb4>)
 800372a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800372e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003730:	4b16      	ldr	r3, [pc, #88]	@ (800378c <HAL_UART_MspInit+0xb4>)
 8003732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003738:	613b      	str	r3, [r7, #16]
 800373a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800373c:	4b13      	ldr	r3, [pc, #76]	@ (800378c <HAL_UART_MspInit+0xb4>)
 800373e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003740:	4a12      	ldr	r2, [pc, #72]	@ (800378c <HAL_UART_MspInit+0xb4>)
 8003742:	f043 0301 	orr.w	r3, r3, #1
 8003746:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003748:	4b10      	ldr	r3, [pc, #64]	@ (800378c <HAL_UART_MspInit+0xb4>)
 800374a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374c:	f003 0301 	and.w	r3, r3, #1
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003754:	230c      	movs	r3, #12
 8003756:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800375a:	2302      	movs	r3, #2
 800375c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003760:	2300      	movs	r3, #0
 8003762:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003766:	2303      	movs	r3, #3
 8003768:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800376c:	2307      	movs	r3, #7
 800376e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003772:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003776:	4619      	mov	r1, r3
 8003778:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800377c:	f000 fb1e 	bl	8003dbc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003780:	bf00      	nop
 8003782:	37b0      	adds	r7, #176	@ 0xb0
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40004400 	.word	0x40004400
 800378c:	40021000 	.word	0x40021000

08003790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003794:	bf00      	nop
 8003796:	e7fd      	b.n	8003794 <NMI_Handler+0x4>

08003798 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800379c:	bf00      	nop
 800379e:	e7fd      	b.n	800379c <HardFault_Handler+0x4>

080037a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037a4:	bf00      	nop
 80037a6:	e7fd      	b.n	80037a4 <MemManage_Handler+0x4>

080037a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037ac:	bf00      	nop
 80037ae:	e7fd      	b.n	80037ac <BusFault_Handler+0x4>

080037b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037b4:	bf00      	nop
 80037b6:	e7fd      	b.n	80037b4 <UsageFault_Handler+0x4>

080037b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037bc:	bf00      	nop
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037c6:	b480      	push	{r7}
 80037c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037ca:	bf00      	nop
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037d8:	bf00      	nop
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr

080037e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037e6:	f000 f973 	bl	8003ad0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037ea:	bf00      	nop
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80037f4:	4802      	ldr	r0, [pc, #8]	@ (8003800 <RTC_WKUP_IRQHandler+0x10>)
 80037f6:	f002 fa23 	bl	8005c40 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80037fa:	bf00      	nop
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	200001f0 	.word	0x200001f0

08003804 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003808:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800380c:	f000 fc98 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003810:	bf00      	nop
 8003812:	bd80      	pop	{r7, pc}

08003814 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return 1;
 8003818:	2301      	movs	r3, #1
}
 800381a:	4618      	mov	r0, r3
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <_kill>:

int _kill(int pid, int sig)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800382e:	f005 f8d5 	bl	80089dc <__errno>
 8003832:	4603      	mov	r3, r0
 8003834:	2216      	movs	r2, #22
 8003836:	601a      	str	r2, [r3, #0]
  return -1;
 8003838:	f04f 33ff 	mov.w	r3, #4294967295
}
 800383c:	4618      	mov	r0, r3
 800383e:	3708      	adds	r7, #8
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <_exit>:

void _exit (int status)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800384c:	f04f 31ff 	mov.w	r1, #4294967295
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ffe7 	bl	8003824 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003856:	bf00      	nop
 8003858:	e7fd      	b.n	8003856 <_exit+0x12>

0800385a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b086      	sub	sp, #24
 800385e:	af00      	add	r7, sp, #0
 8003860:	60f8      	str	r0, [r7, #12]
 8003862:	60b9      	str	r1, [r7, #8]
 8003864:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003866:	2300      	movs	r3, #0
 8003868:	617b      	str	r3, [r7, #20]
 800386a:	e00a      	b.n	8003882 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800386c:	f3af 8000 	nop.w
 8003870:	4601      	mov	r1, r0
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	1c5a      	adds	r2, r3, #1
 8003876:	60ba      	str	r2, [r7, #8]
 8003878:	b2ca      	uxtb	r2, r1
 800387a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	3301      	adds	r3, #1
 8003880:	617b      	str	r3, [r7, #20]
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	429a      	cmp	r2, r3
 8003888:	dbf0      	blt.n	800386c <_read+0x12>
  }

  return len;
 800388a:	687b      	ldr	r3, [r7, #4]
}
 800388c:	4618      	mov	r0, r3
 800388e:	3718      	adds	r7, #24
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
 80038a4:	e009      	b.n	80038ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	60ba      	str	r2, [r7, #8]
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	3301      	adds	r3, #1
 80038b8:	617b      	str	r3, [r7, #20]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	429a      	cmp	r2, r3
 80038c0:	dbf1      	blt.n	80038a6 <_write+0x12>
  }
  return len;
 80038c2:	687b      	ldr	r3, [r7, #4]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <_close>:

int _close(int file)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80038d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038d8:	4618      	mov	r0, r3
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80038f4:	605a      	str	r2, [r3, #4]
  return 0;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <_isatty>:

int _isatty(int file)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800390c:	2301      	movs	r3, #1
}
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800391a:	b480      	push	{r7}
 800391c:	b085      	sub	sp, #20
 800391e:	af00      	add	r7, sp, #0
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800393c:	4a14      	ldr	r2, [pc, #80]	@ (8003990 <_sbrk+0x5c>)
 800393e:	4b15      	ldr	r3, [pc, #84]	@ (8003994 <_sbrk+0x60>)
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003948:	4b13      	ldr	r3, [pc, #76]	@ (8003998 <_sbrk+0x64>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d102      	bne.n	8003956 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003950:	4b11      	ldr	r3, [pc, #68]	@ (8003998 <_sbrk+0x64>)
 8003952:	4a12      	ldr	r2, [pc, #72]	@ (800399c <_sbrk+0x68>)
 8003954:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003956:	4b10      	ldr	r3, [pc, #64]	@ (8003998 <_sbrk+0x64>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4413      	add	r3, r2
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	429a      	cmp	r2, r3
 8003962:	d207      	bcs.n	8003974 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003964:	f005 f83a 	bl	80089dc <__errno>
 8003968:	4603      	mov	r3, r0
 800396a:	220c      	movs	r2, #12
 800396c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800396e:	f04f 33ff 	mov.w	r3, #4294967295
 8003972:	e009      	b.n	8003988 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003974:	4b08      	ldr	r3, [pc, #32]	@ (8003998 <_sbrk+0x64>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800397a:	4b07      	ldr	r3, [pc, #28]	@ (8003998 <_sbrk+0x64>)
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4413      	add	r3, r2
 8003982:	4a05      	ldr	r2, [pc, #20]	@ (8003998 <_sbrk+0x64>)
 8003984:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003986:	68fb      	ldr	r3, [r7, #12]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20018000 	.word	0x20018000
 8003994:	00000400 	.word	0x00000400
 8003998:	20000350 	.word	0x20000350
 800399c:	200004a8 	.word	0x200004a8

080039a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80039a4:	4b06      	ldr	r3, [pc, #24]	@ (80039c0 <SystemInit+0x20>)
 80039a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039aa:	4a05      	ldr	r2, [pc, #20]	@ (80039c0 <SystemInit+0x20>)
 80039ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80039b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80039b4:	bf00      	nop
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80039c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80039fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80039c8:	f7ff ffea 	bl	80039a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039cc:	480c      	ldr	r0, [pc, #48]	@ (8003a00 <LoopForever+0x6>)
  ldr r1, =_edata
 80039ce:	490d      	ldr	r1, [pc, #52]	@ (8003a04 <LoopForever+0xa>)
  ldr r2, =_sidata
 80039d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a08 <LoopForever+0xe>)
  movs r3, #0
 80039d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039d4:	e002      	b.n	80039dc <LoopCopyDataInit>

080039d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039da:	3304      	adds	r3, #4

080039dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039e0:	d3f9      	bcc.n	80039d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039e2:	4a0a      	ldr	r2, [pc, #40]	@ (8003a0c <LoopForever+0x12>)
  ldr r4, =_ebss
 80039e4:	4c0a      	ldr	r4, [pc, #40]	@ (8003a10 <LoopForever+0x16>)
  movs r3, #0
 80039e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039e8:	e001      	b.n	80039ee <LoopFillZerobss>

080039ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039ec:	3204      	adds	r2, #4

080039ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039f0:	d3fb      	bcc.n	80039ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80039f2:	f004 fff9 	bl	80089e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80039f6:	f7fd fb13 	bl	8001020 <main>

080039fa <LoopForever>:

LoopForever:
    b LoopForever
 80039fa:	e7fe      	b.n	80039fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80039fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a04:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003a08:	0800ca7c 	.word	0x0800ca7c
  ldr r2, =_sbss
 8003a0c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003a10:	200004a4 	.word	0x200004a4

08003a14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003a14:	e7fe      	b.n	8003a14 <ADC1_2_IRQHandler>
	...

08003a18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a22:	4b0c      	ldr	r3, [pc, #48]	@ (8003a54 <HAL_Init+0x3c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a0b      	ldr	r2, [pc, #44]	@ (8003a54 <HAL_Init+0x3c>)
 8003a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a2c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a2e:	2003      	movs	r0, #3
 8003a30:	f000 f982 	bl	8003d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a34:	200f      	movs	r0, #15
 8003a36:	f000 f80f 	bl	8003a58 <HAL_InitTick>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d002      	beq.n	8003a46 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	71fb      	strb	r3, [r7, #7]
 8003a44:	e001      	b.n	8003a4a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003a46:	f7ff fd4d 	bl	80034e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a4a:	79fb      	ldrb	r3, [r7, #7]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3708      	adds	r7, #8
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40022000 	.word	0x40022000

08003a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003a60:	2300      	movs	r3, #0
 8003a62:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003a64:	4b17      	ldr	r3, [pc, #92]	@ (8003ac4 <HAL_InitTick+0x6c>)
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d023      	beq.n	8003ab4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003a6c:	4b16      	ldr	r3, [pc, #88]	@ (8003ac8 <HAL_InitTick+0x70>)
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	4b14      	ldr	r3, [pc, #80]	@ (8003ac4 <HAL_InitTick+0x6c>)
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	4619      	mov	r1, r3
 8003a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 f98d 	bl	8003da2 <HAL_SYSTICK_Config>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10f      	bne.n	8003aae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b0f      	cmp	r3, #15
 8003a92:	d809      	bhi.n	8003aa8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a94:	2200      	movs	r2, #0
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	f04f 30ff 	mov.w	r0, #4294967295
 8003a9c:	f000 f957 	bl	8003d4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8003acc <HAL_InitTick+0x74>)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6013      	str	r3, [r2, #0]
 8003aa6:	e007      	b.n	8003ab8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	73fb      	strb	r3, [r7, #15]
 8003aac:	e004      	b.n	8003ab8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	73fb      	strb	r3, [r7, #15]
 8003ab2:	e001      	b.n	8003ab8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000008 	.word	0x20000008
 8003ac8:	20000000 	.word	0x20000000
 8003acc:	20000004 	.word	0x20000004

08003ad0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ad4:	4b06      	ldr	r3, [pc, #24]	@ (8003af0 <HAL_IncTick+0x20>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4b06      	ldr	r3, [pc, #24]	@ (8003af4 <HAL_IncTick+0x24>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4413      	add	r3, r2
 8003ae0:	4a04      	ldr	r2, [pc, #16]	@ (8003af4 <HAL_IncTick+0x24>)
 8003ae2:	6013      	str	r3, [r2, #0]
}
 8003ae4:	bf00      	nop
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	20000008 	.word	0x20000008
 8003af4:	20000354 	.word	0x20000354

08003af8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
  return uwTick;
 8003afc:	4b03      	ldr	r3, [pc, #12]	@ (8003b0c <HAL_GetTick+0x14>)
 8003afe:	681b      	ldr	r3, [r3, #0]
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	20000354 	.word	0x20000354

08003b10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b18:	f7ff ffee 	bl	8003af8 <HAL_GetTick>
 8003b1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d005      	beq.n	8003b36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <HAL_Delay+0x44>)
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4413      	add	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b36:	bf00      	nop
 8003b38:	f7ff ffde 	bl	8003af8 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d8f7      	bhi.n	8003b38 <HAL_Delay+0x28>
  {
  }
}
 8003b48:	bf00      	nop
 8003b4a:	bf00      	nop
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	20000008 	.word	0x20000008

08003b58 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003b5c:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <HAL_SuspendTick+0x1c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a04      	ldr	r2, [pc, #16]	@ (8003b74 <HAL_SuspendTick+0x1c>)
 8003b62:	f023 0302 	bic.w	r3, r3, #2
 8003b66:	6013      	str	r3, [r2, #0]
}
 8003b68:	bf00      	nop
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	e000e010 	.word	0xe000e010

08003b78 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003b7c:	4b05      	ldr	r3, [pc, #20]	@ (8003b94 <HAL_ResumeTick+0x1c>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a04      	ldr	r2, [pc, #16]	@ (8003b94 <HAL_ResumeTick+0x1c>)
 8003b82:	f043 0302 	orr.w	r3, r3, #2
 8003b86:	6013      	str	r3, [r2, #0]
}
 8003b88:	bf00      	nop
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	e000e010 	.word	0xe000e010

08003b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8003bdc <__NVIC_SetPriorityGrouping+0x44>)
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bca:	4a04      	ldr	r2, [pc, #16]	@ (8003bdc <__NVIC_SetPriorityGrouping+0x44>)
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	60d3      	str	r3, [r2, #12]
}
 8003bd0:	bf00      	nop
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr
 8003bdc:	e000ed00 	.word	0xe000ed00

08003be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003be0:	b480      	push	{r7}
 8003be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003be4:	4b04      	ldr	r3, [pc, #16]	@ (8003bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	0a1b      	lsrs	r3, r3, #8
 8003bea:	f003 0307 	and.w	r3, r3, #7
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	e000ed00 	.word	0xe000ed00

08003bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	4603      	mov	r3, r0
 8003c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	db0b      	blt.n	8003c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c0e:	79fb      	ldrb	r3, [r7, #7]
 8003c10:	f003 021f 	and.w	r2, r3, #31
 8003c14:	4907      	ldr	r1, [pc, #28]	@ (8003c34 <__NVIC_EnableIRQ+0x38>)
 8003c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c1a:	095b      	lsrs	r3, r3, #5
 8003c1c:	2001      	movs	r0, #1
 8003c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c26:	bf00      	nop
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	e000e100 	.word	0xe000e100

08003c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	6039      	str	r1, [r7, #0]
 8003c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	db0a      	blt.n	8003c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	490c      	ldr	r1, [pc, #48]	@ (8003c84 <__NVIC_SetPriority+0x4c>)
 8003c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c56:	0112      	lsls	r2, r2, #4
 8003c58:	b2d2      	uxtb	r2, r2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c60:	e00a      	b.n	8003c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	4908      	ldr	r1, [pc, #32]	@ (8003c88 <__NVIC_SetPriority+0x50>)
 8003c68:	79fb      	ldrb	r3, [r7, #7]
 8003c6a:	f003 030f 	and.w	r3, r3, #15
 8003c6e:	3b04      	subs	r3, #4
 8003c70:	0112      	lsls	r2, r2, #4
 8003c72:	b2d2      	uxtb	r2, r2
 8003c74:	440b      	add	r3, r1
 8003c76:	761a      	strb	r2, [r3, #24]
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr
 8003c84:	e000e100 	.word	0xe000e100
 8003c88:	e000ed00 	.word	0xe000ed00

08003c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b089      	sub	sp, #36	@ 0x24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	f1c3 0307 	rsb	r3, r3, #7
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	bf28      	it	cs
 8003caa:	2304      	movcs	r3, #4
 8003cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	3304      	adds	r3, #4
 8003cb2:	2b06      	cmp	r3, #6
 8003cb4:	d902      	bls.n	8003cbc <NVIC_EncodePriority+0x30>
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	3b03      	subs	r3, #3
 8003cba:	e000      	b.n	8003cbe <NVIC_EncodePriority+0x32>
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	43da      	mvns	r2, r3
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	401a      	ands	r2, r3
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	fa01 f303 	lsl.w	r3, r1, r3
 8003cde:	43d9      	mvns	r1, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce4:	4313      	orrs	r3, r2
         );
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3724      	adds	r7, #36	@ 0x24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
	...

08003cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d04:	d301      	bcc.n	8003d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d06:	2301      	movs	r3, #1
 8003d08:	e00f      	b.n	8003d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d34 <SysTick_Config+0x40>)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d12:	210f      	movs	r1, #15
 8003d14:	f04f 30ff 	mov.w	r0, #4294967295
 8003d18:	f7ff ff8e 	bl	8003c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d1c:	4b05      	ldr	r3, [pc, #20]	@ (8003d34 <SysTick_Config+0x40>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d22:	4b04      	ldr	r3, [pc, #16]	@ (8003d34 <SysTick_Config+0x40>)
 8003d24:	2207      	movs	r2, #7
 8003d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	e000e010 	.word	0xe000e010

08003d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7ff ff29 	bl	8003b98 <__NVIC_SetPriorityGrouping>
}
 8003d46:	bf00      	nop
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b086      	sub	sp, #24
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	4603      	mov	r3, r0
 8003d56:	60b9      	str	r1, [r7, #8]
 8003d58:	607a      	str	r2, [r7, #4]
 8003d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d60:	f7ff ff3e 	bl	8003be0 <__NVIC_GetPriorityGrouping>
 8003d64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	68b9      	ldr	r1, [r7, #8]
 8003d6a:	6978      	ldr	r0, [r7, #20]
 8003d6c:	f7ff ff8e 	bl	8003c8c <NVIC_EncodePriority>
 8003d70:	4602      	mov	r2, r0
 8003d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d76:	4611      	mov	r1, r2
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7ff ff5d 	bl	8003c38 <__NVIC_SetPriority>
}
 8003d7e:	bf00      	nop
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b082      	sub	sp, #8
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff ff31 	bl	8003bfc <__NVIC_EnableIRQ>
}
 8003d9a:	bf00      	nop
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b082      	sub	sp, #8
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f7ff ffa2 	bl	8003cf4 <SysTick_Config>
 8003db0:	4603      	mov	r3, r0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b087      	sub	sp, #28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dca:	e17f      	b.n	80040cc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd8:	4013      	ands	r3, r2
 8003dda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 8171 	beq.w	80040c6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d005      	beq.n	8003dfc <HAL_GPIO_Init+0x40>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d130      	bne.n	8003e5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	2203      	movs	r2, #3
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	43db      	mvns	r3, r3
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	4013      	ands	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e32:	2201      	movs	r2, #1
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3a:	43db      	mvns	r3, r3
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	091b      	lsrs	r3, r3, #4
 8003e48:	f003 0201 	and.w	r2, r3, #1
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	2b03      	cmp	r3, #3
 8003e68:	d118      	bne.n	8003e9c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003e70:	2201      	movs	r2, #1
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	08db      	lsrs	r3, r3, #3
 8003e86:	f003 0201 	and.w	r2, r3, #1
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 0303 	and.w	r3, r3, #3
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	d017      	beq.n	8003ed8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	2203      	movs	r2, #3
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f003 0303 	and.w	r3, r3, #3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d123      	bne.n	8003f2c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	08da      	lsrs	r2, r3, #3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3208      	adds	r2, #8
 8003eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	220f      	movs	r2, #15
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	43db      	mvns	r3, r3
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4013      	ands	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	08da      	lsrs	r2, r3, #3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	3208      	adds	r2, #8
 8003f26:	6939      	ldr	r1, [r7, #16]
 8003f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	2203      	movs	r2, #3
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4013      	ands	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 0203 	and.w	r2, r3, #3
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f000 80ac 	beq.w	80040c6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f6e:	4b5f      	ldr	r3, [pc, #380]	@ (80040ec <HAL_GPIO_Init+0x330>)
 8003f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f72:	4a5e      	ldr	r2, [pc, #376]	@ (80040ec <HAL_GPIO_Init+0x330>)
 8003f74:	f043 0301 	orr.w	r3, r3, #1
 8003f78:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f7a:	4b5c      	ldr	r3, [pc, #368]	@ (80040ec <HAL_GPIO_Init+0x330>)
 8003f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	60bb      	str	r3, [r7, #8]
 8003f84:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f86:	4a5a      	ldr	r2, [pc, #360]	@ (80040f0 <HAL_GPIO_Init+0x334>)
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	089b      	lsrs	r3, r3, #2
 8003f8c:	3302      	adds	r3, #2
 8003f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f92:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	220f      	movs	r2, #15
 8003f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003fb0:	d025      	beq.n	8003ffe <HAL_GPIO_Init+0x242>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a4f      	ldr	r2, [pc, #316]	@ (80040f4 <HAL_GPIO_Init+0x338>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d01f      	beq.n	8003ffa <HAL_GPIO_Init+0x23e>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a4e      	ldr	r2, [pc, #312]	@ (80040f8 <HAL_GPIO_Init+0x33c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d019      	beq.n	8003ff6 <HAL_GPIO_Init+0x23a>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a4d      	ldr	r2, [pc, #308]	@ (80040fc <HAL_GPIO_Init+0x340>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d013      	beq.n	8003ff2 <HAL_GPIO_Init+0x236>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a4c      	ldr	r2, [pc, #304]	@ (8004100 <HAL_GPIO_Init+0x344>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d00d      	beq.n	8003fee <HAL_GPIO_Init+0x232>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a4b      	ldr	r2, [pc, #300]	@ (8004104 <HAL_GPIO_Init+0x348>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d007      	beq.n	8003fea <HAL_GPIO_Init+0x22e>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a4a      	ldr	r2, [pc, #296]	@ (8004108 <HAL_GPIO_Init+0x34c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d101      	bne.n	8003fe6 <HAL_GPIO_Init+0x22a>
 8003fe2:	2306      	movs	r3, #6
 8003fe4:	e00c      	b.n	8004000 <HAL_GPIO_Init+0x244>
 8003fe6:	2307      	movs	r3, #7
 8003fe8:	e00a      	b.n	8004000 <HAL_GPIO_Init+0x244>
 8003fea:	2305      	movs	r3, #5
 8003fec:	e008      	b.n	8004000 <HAL_GPIO_Init+0x244>
 8003fee:	2304      	movs	r3, #4
 8003ff0:	e006      	b.n	8004000 <HAL_GPIO_Init+0x244>
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e004      	b.n	8004000 <HAL_GPIO_Init+0x244>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	e002      	b.n	8004000 <HAL_GPIO_Init+0x244>
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <HAL_GPIO_Init+0x244>
 8003ffe:	2300      	movs	r3, #0
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	f002 0203 	and.w	r2, r2, #3
 8004006:	0092      	lsls	r2, r2, #2
 8004008:	4093      	lsls	r3, r2
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	4313      	orrs	r3, r2
 800400e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004010:	4937      	ldr	r1, [pc, #220]	@ (80040f0 <HAL_GPIO_Init+0x334>)
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	089b      	lsrs	r3, r3, #2
 8004016:	3302      	adds	r3, #2
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800401e:	4b3b      	ldr	r3, [pc, #236]	@ (800410c <HAL_GPIO_Init+0x350>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	43db      	mvns	r3, r3
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	4013      	ands	r3, r2
 800402c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4313      	orrs	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004042:	4a32      	ldr	r2, [pc, #200]	@ (800410c <HAL_GPIO_Init+0x350>)
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004048:	4b30      	ldr	r3, [pc, #192]	@ (800410c <HAL_GPIO_Init+0x350>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	43db      	mvns	r3, r3
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4013      	ands	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d003      	beq.n	800406c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800406c:	4a27      	ldr	r2, [pc, #156]	@ (800410c <HAL_GPIO_Init+0x350>)
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004072:	4b26      	ldr	r3, [pc, #152]	@ (800410c <HAL_GPIO_Init+0x350>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	43db      	mvns	r3, r3
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	4013      	ands	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4313      	orrs	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004096:	4a1d      	ldr	r2, [pc, #116]	@ (800410c <HAL_GPIO_Init+0x350>)
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800409c:	4b1b      	ldr	r3, [pc, #108]	@ (800410c <HAL_GPIO_Init+0x350>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	43db      	mvns	r3, r3
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4013      	ands	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d003      	beq.n	80040c0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4313      	orrs	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80040c0:	4a12      	ldr	r2, [pc, #72]	@ (800410c <HAL_GPIO_Init+0x350>)
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	3301      	adds	r3, #1
 80040ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	fa22 f303 	lsr.w	r3, r2, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f47f ae78 	bne.w	8003dcc <HAL_GPIO_Init+0x10>
  }
}
 80040dc:	bf00      	nop
 80040de:	bf00      	nop
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000
 80040f0:	40010000 	.word	0x40010000
 80040f4:	48000400 	.word	0x48000400
 80040f8:	48000800 	.word	0x48000800
 80040fc:	48000c00 	.word	0x48000c00
 8004100:	48001000 	.word	0x48001000
 8004104:	48001400 	.word	0x48001400
 8004108:	48001800 	.word	0x48001800
 800410c:	40010400 	.word	0x40010400

08004110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	807b      	strh	r3, [r7, #2]
 800411c:	4613      	mov	r3, r2
 800411e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004120:	787b      	ldrb	r3, [r7, #1]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800412c:	e002      	b.n	8004134 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800412e:	887a      	ldrh	r2, [r7, #2]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	4603      	mov	r3, r0
 8004148:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800414a:	4b08      	ldr	r3, [pc, #32]	@ (800416c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800414c:	695a      	ldr	r2, [r3, #20]
 800414e:	88fb      	ldrh	r3, [r7, #6]
 8004150:	4013      	ands	r3, r2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d006      	beq.n	8004164 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004156:	4a05      	ldr	r2, [pc, #20]	@ (800416c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004158:	88fb      	ldrh	r3, [r7, #6]
 800415a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800415c:	88fb      	ldrh	r3, [r7, #6]
 800415e:	4618      	mov	r0, r3
 8004160:	f000 f806 	bl	8004170 <HAL_GPIO_EXTI_Callback>
  }
}
 8004164:	bf00      	nop
 8004166:	3708      	adds	r7, #8
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40010400 	.word	0x40010400

08004170 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
	...

08004188 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800418c:	4b04      	ldr	r3, [pc, #16]	@ (80041a0 <HAL_PWREx_GetVoltageRange+0x18>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004194:	4618      	mov	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	40007000 	.word	0x40007000

080041a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041b2:	d130      	bne.n	8004216 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80041b4:	4b23      	ldr	r3, [pc, #140]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041c0:	d038      	beq.n	8004234 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041c2:	4b20      	ldr	r3, [pc, #128]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041d0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004248 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2232      	movs	r2, #50	@ 0x32
 80041d8:	fb02 f303 	mul.w	r3, r2, r3
 80041dc:	4a1b      	ldr	r2, [pc, #108]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80041de:	fba2 2303 	umull	r2, r3, r2, r3
 80041e2:	0c9b      	lsrs	r3, r3, #18
 80041e4:	3301      	adds	r3, #1
 80041e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041e8:	e002      	b.n	80041f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	3b01      	subs	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041f0:	4b14      	ldr	r3, [pc, #80]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041fc:	d102      	bne.n	8004204 <HAL_PWREx_ControlVoltageScaling+0x60>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d1f2      	bne.n	80041ea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004204:	4b0f      	ldr	r3, [pc, #60]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800420c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004210:	d110      	bne.n	8004234 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e00f      	b.n	8004236 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004216:	4b0b      	ldr	r3, [pc, #44]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800421e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004222:	d007      	beq.n	8004234 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004224:	4b07      	ldr	r3, [pc, #28]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800422c:	4a05      	ldr	r2, [pc, #20]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800422e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004232:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40007000 	.word	0x40007000
 8004248:	20000000 	.word	0x20000000
 800424c:	431bde83 	.word	0x431bde83

08004250 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	4603      	mov	r3, r0
 8004258:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 800425a:	4b11      	ldr	r3, [pc, #68]	@ (80042a0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f023 0307 	bic.w	r3, r3, #7
 8004262:	4a0f      	ldr	r2, [pc, #60]	@ (80042a0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004264:	f043 0302 	orr.w	r3, r3, #2
 8004268:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800426a:	4b0e      	ldr	r3, [pc, #56]	@ (80042a4 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	4a0d      	ldr	r2, [pc, #52]	@ (80042a4 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004270:	f043 0304 	orr.w	r3, r3, #4
 8004274:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8004276:	79fb      	ldrb	r3, [r7, #7]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d101      	bne.n	8004280 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800427c:	bf30      	wfi
 800427e:	e002      	b.n	8004286 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004280:	bf40      	sev
    __WFE();
 8004282:	bf20      	wfe
    __WFE();
 8004284:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004286:	4b07      	ldr	r3, [pc, #28]	@ (80042a4 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	4a06      	ldr	r2, [pc, #24]	@ (80042a4 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800428c:	f023 0304 	bic.w	r3, r3, #4
 8004290:	6113      	str	r3, [r2, #16]
}
 8004292:	bf00      	nop
 8004294:	370c      	adds	r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	40007000 	.word	0x40007000
 80042a4:	e000ed00 	.word	0xe000ed00

080042a8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b088      	sub	sp, #32
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e3ca      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042ba:	4b97      	ldr	r3, [pc, #604]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f003 030c 	and.w	r3, r3, #12
 80042c2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042c4:	4b94      	ldr	r3, [pc, #592]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f000 80e4 	beq.w	80044a4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d007      	beq.n	80042f2 <HAL_RCC_OscConfig+0x4a>
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	2b0c      	cmp	r3, #12
 80042e6:	f040 808b 	bne.w	8004400 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	f040 8087 	bne.w	8004400 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042f2:	4b89      	ldr	r3, [pc, #548]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d005      	beq.n	800430a <HAL_RCC_OscConfig+0x62>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e3a2      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a1a      	ldr	r2, [r3, #32]
 800430e:	4b82      	ldr	r3, [pc, #520]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b00      	cmp	r3, #0
 8004318:	d004      	beq.n	8004324 <HAL_RCC_OscConfig+0x7c>
 800431a:	4b7f      	ldr	r3, [pc, #508]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004322:	e005      	b.n	8004330 <HAL_RCC_OscConfig+0x88>
 8004324:	4b7c      	ldr	r3, [pc, #496]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004326:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800432a:	091b      	lsrs	r3, r3, #4
 800432c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004330:	4293      	cmp	r3, r2
 8004332:	d223      	bcs.n	800437c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	4618      	mov	r0, r3
 800433a:	f000 fd55 	bl	8004de8 <RCC_SetFlashLatencyFromMSIRange>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d001      	beq.n	8004348 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e383      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004348:	4b73      	ldr	r3, [pc, #460]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a72      	ldr	r2, [pc, #456]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800434e:	f043 0308 	orr.w	r3, r3, #8
 8004352:	6013      	str	r3, [r2, #0]
 8004354:	4b70      	ldr	r3, [pc, #448]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	496d      	ldr	r1, [pc, #436]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004362:	4313      	orrs	r3, r2
 8004364:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004366:	4b6c      	ldr	r3, [pc, #432]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	021b      	lsls	r3, r3, #8
 8004374:	4968      	ldr	r1, [pc, #416]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004376:	4313      	orrs	r3, r2
 8004378:	604b      	str	r3, [r1, #4]
 800437a:	e025      	b.n	80043c8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800437c:	4b66      	ldr	r3, [pc, #408]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a65      	ldr	r2, [pc, #404]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004382:	f043 0308 	orr.w	r3, r3, #8
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	4b63      	ldr	r3, [pc, #396]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	4960      	ldr	r1, [pc, #384]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004396:	4313      	orrs	r3, r2
 8004398:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800439a:	4b5f      	ldr	r3, [pc, #380]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	021b      	lsls	r3, r3, #8
 80043a8:	495b      	ldr	r1, [pc, #364]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d109      	bne.n	80043c8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fd15 	bl	8004de8 <RCC_SetFlashLatencyFromMSIRange>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e343      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80043c8:	f000 fc4a 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 80043cc:	4602      	mov	r2, r0
 80043ce:	4b52      	ldr	r3, [pc, #328]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	091b      	lsrs	r3, r3, #4
 80043d4:	f003 030f 	and.w	r3, r3, #15
 80043d8:	4950      	ldr	r1, [pc, #320]	@ (800451c <HAL_RCC_OscConfig+0x274>)
 80043da:	5ccb      	ldrb	r3, [r1, r3]
 80043dc:	f003 031f 	and.w	r3, r3, #31
 80043e0:	fa22 f303 	lsr.w	r3, r2, r3
 80043e4:	4a4e      	ldr	r2, [pc, #312]	@ (8004520 <HAL_RCC_OscConfig+0x278>)
 80043e6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80043e8:	4b4e      	ldr	r3, [pc, #312]	@ (8004524 <HAL_RCC_OscConfig+0x27c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff fb33 	bl	8003a58 <HAL_InitTick>
 80043f2:	4603      	mov	r3, r0
 80043f4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80043f6:	7bfb      	ldrb	r3, [r7, #15]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d052      	beq.n	80044a2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
 80043fe:	e327      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d032      	beq.n	800446e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004408:	4b43      	ldr	r3, [pc, #268]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a42      	ldr	r2, [pc, #264]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800440e:	f043 0301 	orr.w	r3, r3, #1
 8004412:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004414:	f7ff fb70 	bl	8003af8 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800441c:	f7ff fb6c 	bl	8003af8 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e310      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800442e:	4b3a      	ldr	r3, [pc, #232]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0f0      	beq.n	800441c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800443a:	4b37      	ldr	r3, [pc, #220]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a36      	ldr	r2, [pc, #216]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004440:	f043 0308 	orr.w	r3, r3, #8
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	4b34      	ldr	r3, [pc, #208]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	4931      	ldr	r1, [pc, #196]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004454:	4313      	orrs	r3, r2
 8004456:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004458:	4b2f      	ldr	r3, [pc, #188]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	69db      	ldr	r3, [r3, #28]
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	492c      	ldr	r1, [pc, #176]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004468:	4313      	orrs	r3, r2
 800446a:	604b      	str	r3, [r1, #4]
 800446c:	e01a      	b.n	80044a4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800446e:	4b2a      	ldr	r3, [pc, #168]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a29      	ldr	r2, [pc, #164]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004474:	f023 0301 	bic.w	r3, r3, #1
 8004478:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800447a:	f7ff fb3d 	bl	8003af8 <HAL_GetTick>
 800447e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004480:	e008      	b.n	8004494 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004482:	f7ff fb39 	bl	8003af8 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b02      	cmp	r3, #2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e2dd      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004494:	4b20      	ldr	r3, [pc, #128]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1f0      	bne.n	8004482 <HAL_RCC_OscConfig+0x1da>
 80044a0:	e000      	b.n	80044a4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044a2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d074      	beq.n	800459a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	2b08      	cmp	r3, #8
 80044b4:	d005      	beq.n	80044c2 <HAL_RCC_OscConfig+0x21a>
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	2b0c      	cmp	r3, #12
 80044ba:	d10e      	bne.n	80044da <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	2b03      	cmp	r3, #3
 80044c0:	d10b      	bne.n	80044da <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c2:	4b15      	ldr	r3, [pc, #84]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d064      	beq.n	8004598 <HAL_RCC_OscConfig+0x2f0>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d160      	bne.n	8004598 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e2ba      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044e2:	d106      	bne.n	80044f2 <HAL_RCC_OscConfig+0x24a>
 80044e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80044ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044ee:	6013      	str	r3, [r2, #0]
 80044f0:	e026      	b.n	8004540 <HAL_RCC_OscConfig+0x298>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044fa:	d115      	bne.n	8004528 <HAL_RCC_OscConfig+0x280>
 80044fc:	4b06      	ldr	r3, [pc, #24]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a05      	ldr	r2, [pc, #20]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 8004502:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004506:	6013      	str	r3, [r2, #0]
 8004508:	4b03      	ldr	r3, [pc, #12]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a02      	ldr	r2, [pc, #8]	@ (8004518 <HAL_RCC_OscConfig+0x270>)
 800450e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	e014      	b.n	8004540 <HAL_RCC_OscConfig+0x298>
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000
 800451c:	0800c5f8 	.word	0x0800c5f8
 8004520:	20000000 	.word	0x20000000
 8004524:	20000004 	.word	0x20000004
 8004528:	4ba0      	ldr	r3, [pc, #640]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a9f      	ldr	r2, [pc, #636]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800452e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4b9d      	ldr	r3, [pc, #628]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a9c      	ldr	r2, [pc, #624]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800453a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800453e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d013      	beq.n	8004570 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004548:	f7ff fad6 	bl	8003af8 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004550:	f7ff fad2 	bl	8003af8 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b64      	cmp	r3, #100	@ 0x64
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e276      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004562:	4b92      	ldr	r3, [pc, #584]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0f0      	beq.n	8004550 <HAL_RCC_OscConfig+0x2a8>
 800456e:	e014      	b.n	800459a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004570:	f7ff fac2 	bl	8003af8 <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004578:	f7ff fabe 	bl	8003af8 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b64      	cmp	r3, #100	@ 0x64
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e262      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800458a:	4b88      	ldr	r3, [pc, #544]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f0      	bne.n	8004578 <HAL_RCC_OscConfig+0x2d0>
 8004596:	e000      	b.n	800459a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d060      	beq.n	8004668 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d005      	beq.n	80045b8 <HAL_RCC_OscConfig+0x310>
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	2b0c      	cmp	r3, #12
 80045b0:	d119      	bne.n	80045e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d116      	bne.n	80045e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045b8:	4b7c      	ldr	r3, [pc, #496]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <HAL_RCC_OscConfig+0x328>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e23f      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045d0:	4b76      	ldr	r3, [pc, #472]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	061b      	lsls	r3, r3, #24
 80045de:	4973      	ldr	r1, [pc, #460]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045e4:	e040      	b.n	8004668 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d023      	beq.n	8004636 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045ee:	4b6f      	ldr	r3, [pc, #444]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a6e      	ldr	r2, [pc, #440]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80045f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045fa:	f7ff fa7d 	bl	8003af8 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004600:	e008      	b.n	8004614 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004602:	f7ff fa79 	bl	8003af8 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d901      	bls.n	8004614 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e21d      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004614:	4b65      	ldr	r3, [pc, #404]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0f0      	beq.n	8004602 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004620:	4b62      	ldr	r3, [pc, #392]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	061b      	lsls	r3, r3, #24
 800462e:	495f      	ldr	r1, [pc, #380]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004630:	4313      	orrs	r3, r2
 8004632:	604b      	str	r3, [r1, #4]
 8004634:	e018      	b.n	8004668 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004636:	4b5d      	ldr	r3, [pc, #372]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a5c      	ldr	r2, [pc, #368]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800463c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004642:	f7ff fa59 	bl	8003af8 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800464a:	f7ff fa55 	bl	8003af8 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e1f9      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800465c:	4b53      	ldr	r3, [pc, #332]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1f0      	bne.n	800464a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0308 	and.w	r3, r3, #8
 8004670:	2b00      	cmp	r3, #0
 8004672:	d03c      	beq.n	80046ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d01c      	beq.n	80046b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800467c:	4b4b      	ldr	r3, [pc, #300]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800467e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004682:	4a4a      	ldr	r2, [pc, #296]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004684:	f043 0301 	orr.w	r3, r3, #1
 8004688:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468c:	f7ff fa34 	bl	8003af8 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004694:	f7ff fa30 	bl	8003af8 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e1d4      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046a6:	4b41      	ldr	r3, [pc, #260]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80046a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0ef      	beq.n	8004694 <HAL_RCC_OscConfig+0x3ec>
 80046b4:	e01b      	b.n	80046ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b6:	4b3d      	ldr	r3, [pc, #244]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80046b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046bc:	4a3b      	ldr	r2, [pc, #236]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80046be:	f023 0301 	bic.w	r3, r3, #1
 80046c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c6:	f7ff fa17 	bl	8003af8 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046ce:	f7ff fa13 	bl	8003af8 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e1b7      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046e0:	4b32      	ldr	r3, [pc, #200]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80046e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1ef      	bne.n	80046ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 80a6 	beq.w	8004848 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046fc:	2300      	movs	r3, #0
 80046fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004700:	4b2a      	ldr	r3, [pc, #168]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004704:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10d      	bne.n	8004728 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800470c:	4b27      	ldr	r3, [pc, #156]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800470e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004710:	4a26      	ldr	r2, [pc, #152]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004712:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004716:	6593      	str	r3, [r2, #88]	@ 0x58
 8004718:	4b24      	ldr	r3, [pc, #144]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800471a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004720:	60bb      	str	r3, [r7, #8]
 8004722:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004724:	2301      	movs	r3, #1
 8004726:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004728:	4b21      	ldr	r3, [pc, #132]	@ (80047b0 <HAL_RCC_OscConfig+0x508>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004730:	2b00      	cmp	r3, #0
 8004732:	d118      	bne.n	8004766 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004734:	4b1e      	ldr	r3, [pc, #120]	@ (80047b0 <HAL_RCC_OscConfig+0x508>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a1d      	ldr	r2, [pc, #116]	@ (80047b0 <HAL_RCC_OscConfig+0x508>)
 800473a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004740:	f7ff f9da 	bl	8003af8 <HAL_GetTick>
 8004744:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004746:	e008      	b.n	800475a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004748:	f7ff f9d6 	bl	8003af8 <HAL_GetTick>
 800474c:	4602      	mov	r2, r0
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	2b02      	cmp	r3, #2
 8004754:	d901      	bls.n	800475a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e17a      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800475a:	4b15      	ldr	r3, [pc, #84]	@ (80047b0 <HAL_RCC_OscConfig+0x508>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0f0      	beq.n	8004748 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d108      	bne.n	8004780 <HAL_RCC_OscConfig+0x4d8>
 800476e:	4b0f      	ldr	r3, [pc, #60]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004774:	4a0d      	ldr	r2, [pc, #52]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004776:	f043 0301 	orr.w	r3, r3, #1
 800477a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800477e:	e029      	b.n	80047d4 <HAL_RCC_OscConfig+0x52c>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	2b05      	cmp	r3, #5
 8004786:	d115      	bne.n	80047b4 <HAL_RCC_OscConfig+0x50c>
 8004788:	4b08      	ldr	r3, [pc, #32]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800478a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800478e:	4a07      	ldr	r2, [pc, #28]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 8004790:	f043 0304 	orr.w	r3, r3, #4
 8004794:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004798:	4b04      	ldr	r3, [pc, #16]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 800479a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479e:	4a03      	ldr	r2, [pc, #12]	@ (80047ac <HAL_RCC_OscConfig+0x504>)
 80047a0:	f043 0301 	orr.w	r3, r3, #1
 80047a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047a8:	e014      	b.n	80047d4 <HAL_RCC_OscConfig+0x52c>
 80047aa:	bf00      	nop
 80047ac:	40021000 	.word	0x40021000
 80047b0:	40007000 	.word	0x40007000
 80047b4:	4b9c      	ldr	r3, [pc, #624]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80047b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ba:	4a9b      	ldr	r2, [pc, #620]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80047bc:	f023 0301 	bic.w	r3, r3, #1
 80047c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047c4:	4b98      	ldr	r3, [pc, #608]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80047c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ca:	4a97      	ldr	r2, [pc, #604]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80047cc:	f023 0304 	bic.w	r3, r3, #4
 80047d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d016      	beq.n	800480a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047dc:	f7ff f98c 	bl	8003af8 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047e2:	e00a      	b.n	80047fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e4:	f7ff f988 	bl	8003af8 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e12a      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047fa:	4b8b      	ldr	r3, [pc, #556]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80047fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004800:	f003 0302 	and.w	r3, r3, #2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0ed      	beq.n	80047e4 <HAL_RCC_OscConfig+0x53c>
 8004808:	e015      	b.n	8004836 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480a:	f7ff f975 	bl	8003af8 <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004810:	e00a      	b.n	8004828 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004812:	f7ff f971 	bl	8003af8 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004820:	4293      	cmp	r3, r2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e113      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004828:	4b7f      	ldr	r3, [pc, #508]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 800482a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1ed      	bne.n	8004812 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004836:	7ffb      	ldrb	r3, [r7, #31]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d105      	bne.n	8004848 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800483c:	4b7a      	ldr	r3, [pc, #488]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 800483e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004840:	4a79      	ldr	r2, [pc, #484]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 8004842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004846:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800484c:	2b00      	cmp	r3, #0
 800484e:	f000 80fe 	beq.w	8004a4e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004856:	2b02      	cmp	r3, #2
 8004858:	f040 80d0 	bne.w	80049fc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800485c:	4b72      	ldr	r3, [pc, #456]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f003 0203 	and.w	r2, r3, #3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486c:	429a      	cmp	r2, r3
 800486e:	d130      	bne.n	80048d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487a:	3b01      	subs	r3, #1
 800487c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800487e:	429a      	cmp	r2, r3
 8004880:	d127      	bne.n	80048d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800488c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800488e:	429a      	cmp	r2, r3
 8004890:	d11f      	bne.n	80048d2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800489c:	2a07      	cmp	r2, #7
 800489e:	bf14      	ite	ne
 80048a0:	2201      	movne	r2, #1
 80048a2:	2200      	moveq	r2, #0
 80048a4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d113      	bne.n	80048d2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048b4:	085b      	lsrs	r3, r3, #1
 80048b6:	3b01      	subs	r3, #1
 80048b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d109      	bne.n	80048d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c8:	085b      	lsrs	r3, r3, #1
 80048ca:	3b01      	subs	r3, #1
 80048cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d06e      	beq.n	80049b0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	2b0c      	cmp	r3, #12
 80048d6:	d069      	beq.n	80049ac <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80048d8:	4b53      	ldr	r3, [pc, #332]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80048e4:	4b50      	ldr	r3, [pc, #320]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e0ad      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80048f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80048fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048fe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004900:	f7ff f8fa 	bl	8003af8 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004908:	f7ff f8f6 	bl	8003af8 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e09a      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800491a:	4b43      	ldr	r3, [pc, #268]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004926:	4b40      	ldr	r3, [pc, #256]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	4b40      	ldr	r3, [pc, #256]	@ (8004a2c <HAL_RCC_OscConfig+0x784>)
 800492c:	4013      	ands	r3, r2
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004936:	3a01      	subs	r2, #1
 8004938:	0112      	lsls	r2, r2, #4
 800493a:	4311      	orrs	r1, r2
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004940:	0212      	lsls	r2, r2, #8
 8004942:	4311      	orrs	r1, r2
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004948:	0852      	lsrs	r2, r2, #1
 800494a:	3a01      	subs	r2, #1
 800494c:	0552      	lsls	r2, r2, #21
 800494e:	4311      	orrs	r1, r2
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004954:	0852      	lsrs	r2, r2, #1
 8004956:	3a01      	subs	r2, #1
 8004958:	0652      	lsls	r2, r2, #25
 800495a:	4311      	orrs	r1, r2
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004960:	0912      	lsrs	r2, r2, #4
 8004962:	0452      	lsls	r2, r2, #17
 8004964:	430a      	orrs	r2, r1
 8004966:	4930      	ldr	r1, [pc, #192]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 8004968:	4313      	orrs	r3, r2
 800496a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800496c:	4b2e      	ldr	r3, [pc, #184]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a2d      	ldr	r2, [pc, #180]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 8004972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004976:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004978:	4b2b      	ldr	r3, [pc, #172]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	4a2a      	ldr	r2, [pc, #168]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 800497e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004982:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004984:	f7ff f8b8 	bl	8003af8 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800498c:	f7ff f8b4 	bl	8003af8 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e058      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800499e:	4b22      	ldr	r3, [pc, #136]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0f0      	beq.n	800498c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049aa:	e050      	b.n	8004a4e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e04f      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d148      	bne.n	8004a4e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80049bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a19      	ldr	r2, [pc, #100]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80049c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049c6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049c8:	4b17      	ldr	r3, [pc, #92]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	4a16      	ldr	r2, [pc, #88]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80049ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80049d4:	f7ff f890 	bl	8003af8 <HAL_GetTick>
 80049d8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049da:	e008      	b.n	80049ee <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049dc:	f7ff f88c 	bl	8003af8 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d901      	bls.n	80049ee <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e030      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d0f0      	beq.n	80049dc <HAL_RCC_OscConfig+0x734>
 80049fa:	e028      	b.n	8004a4e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	2b0c      	cmp	r3, #12
 8004a00:	d023      	beq.n	8004a4a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a02:	4b09      	ldr	r3, [pc, #36]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a08      	ldr	r2, [pc, #32]	@ (8004a28 <HAL_RCC_OscConfig+0x780>)
 8004a08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a0e:	f7ff f873 	bl	8003af8 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a14:	e00c      	b.n	8004a30 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a16:	f7ff f86f 	bl	8003af8 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d905      	bls.n	8004a30 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e013      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a30:	4b09      	ldr	r3, [pc, #36]	@ (8004a58 <HAL_RCC_OscConfig+0x7b0>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1ec      	bne.n	8004a16 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004a3c:	4b06      	ldr	r3, [pc, #24]	@ (8004a58 <HAL_RCC_OscConfig+0x7b0>)
 8004a3e:	68da      	ldr	r2, [r3, #12]
 8004a40:	4905      	ldr	r1, [pc, #20]	@ (8004a58 <HAL_RCC_OscConfig+0x7b0>)
 8004a42:	4b06      	ldr	r3, [pc, #24]	@ (8004a5c <HAL_RCC_OscConfig+0x7b4>)
 8004a44:	4013      	ands	r3, r2
 8004a46:	60cb      	str	r3, [r1, #12]
 8004a48:	e001      	b.n	8004a4e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3720      	adds	r7, #32
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	feeefffc 	.word	0xfeeefffc

08004a60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d101      	bne.n	8004a74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e0e7      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a74:	4b75      	ldr	r3, [pc, #468]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0307 	and.w	r3, r3, #7
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d910      	bls.n	8004aa4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a82:	4b72      	ldr	r3, [pc, #456]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f023 0207 	bic.w	r2, r3, #7
 8004a8a:	4970      	ldr	r1, [pc, #448]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a92:	4b6e      	ldr	r3, [pc, #440]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d001      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0cf      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d010      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689a      	ldr	r2, [r3, #8]
 8004ab4:	4b66      	ldr	r3, [pc, #408]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d908      	bls.n	8004ad2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ac0:	4b63      	ldr	r3, [pc, #396]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	4960      	ldr	r1, [pc, #384]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d04c      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	2b03      	cmp	r3, #3
 8004ae4:	d107      	bne.n	8004af6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ae6:	4b5a      	ldr	r3, [pc, #360]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d121      	bne.n	8004b36 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e0a6      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d107      	bne.n	8004b0e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004afe:	4b54      	ldr	r3, [pc, #336]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d115      	bne.n	8004b36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e09a      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d107      	bne.n	8004b26 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b16:	4b4e      	ldr	r3, [pc, #312]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d109      	bne.n	8004b36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e08e      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b26:	4b4a      	ldr	r3, [pc, #296]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e086      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b36:	4b46      	ldr	r3, [pc, #280]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f023 0203 	bic.w	r2, r3, #3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	4943      	ldr	r1, [pc, #268]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b48:	f7fe ffd6 	bl	8003af8 <HAL_GetTick>
 8004b4c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b4e:	e00a      	b.n	8004b66 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b50:	f7fe ffd2 	bl	8003af8 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e06e      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b66:	4b3a      	ldr	r3, [pc, #232]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f003 020c 	and.w	r2, r3, #12
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d1eb      	bne.n	8004b50 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0302 	and.w	r3, r3, #2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d010      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	4b31      	ldr	r3, [pc, #196]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d208      	bcs.n	8004ba6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b94:	4b2e      	ldr	r3, [pc, #184]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	492b      	ldr	r1, [pc, #172]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ba6:	4b29      	ldr	r3, [pc, #164]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0307 	and.w	r3, r3, #7
 8004bae:	683a      	ldr	r2, [r7, #0]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d210      	bcs.n	8004bd6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bb4:	4b25      	ldr	r3, [pc, #148]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f023 0207 	bic.w	r2, r3, #7
 8004bbc:	4923      	ldr	r1, [pc, #140]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc4:	4b21      	ldr	r3, [pc, #132]	@ (8004c4c <HAL_RCC_ClockConfig+0x1ec>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0307 	and.w	r3, r3, #7
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d001      	beq.n	8004bd6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e036      	b.n	8004c44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0304 	and.w	r3, r3, #4
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d008      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004be2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	4918      	ldr	r1, [pc, #96]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0308 	and.w	r3, r3, #8
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d009      	beq.n	8004c14 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c00:	4b13      	ldr	r3, [pc, #76]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	00db      	lsls	r3, r3, #3
 8004c0e:	4910      	ldr	r1, [pc, #64]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c14:	f000 f824 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c50 <HAL_RCC_ClockConfig+0x1f0>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	091b      	lsrs	r3, r3, #4
 8004c20:	f003 030f 	and.w	r3, r3, #15
 8004c24:	490b      	ldr	r1, [pc, #44]	@ (8004c54 <HAL_RCC_ClockConfig+0x1f4>)
 8004c26:	5ccb      	ldrb	r3, [r1, r3]
 8004c28:	f003 031f 	and.w	r3, r3, #31
 8004c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c30:	4a09      	ldr	r2, [pc, #36]	@ (8004c58 <HAL_RCC_ClockConfig+0x1f8>)
 8004c32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004c34:	4b09      	ldr	r3, [pc, #36]	@ (8004c5c <HAL_RCC_ClockConfig+0x1fc>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7fe ff0d 	bl	8003a58 <HAL_InitTick>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	72fb      	strb	r3, [r7, #11]

  return status;
 8004c42:	7afb      	ldrb	r3, [r7, #11]
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40022000 	.word	0x40022000
 8004c50:	40021000 	.word	0x40021000
 8004c54:	0800c5f8 	.word	0x0800c5f8
 8004c58:	20000000 	.word	0x20000000
 8004c5c:	20000004 	.word	0x20000004

08004c60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b089      	sub	sp, #36	@ 0x24
 8004c64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004c66:	2300      	movs	r3, #0
 8004c68:	61fb      	str	r3, [r7, #28]
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c6e:	4b3e      	ldr	r3, [pc, #248]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 030c 	and.w	r3, r3, #12
 8004c76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c78:	4b3b      	ldr	r3, [pc, #236]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f003 0303 	and.w	r3, r3, #3
 8004c80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d005      	beq.n	8004c94 <HAL_RCC_GetSysClockFreq+0x34>
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	2b0c      	cmp	r3, #12
 8004c8c:	d121      	bne.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d11e      	bne.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004c94:	4b34      	ldr	r3, [pc, #208]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0308 	and.w	r3, r3, #8
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d107      	bne.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ca0:	4b31      	ldr	r3, [pc, #196]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ca6:	0a1b      	lsrs	r3, r3, #8
 8004ca8:	f003 030f 	and.w	r3, r3, #15
 8004cac:	61fb      	str	r3, [r7, #28]
 8004cae:	e005      	b.n	8004cbc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	091b      	lsrs	r3, r3, #4
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004cbc:	4a2b      	ldr	r2, [pc, #172]	@ (8004d6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10d      	bne.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004cd0:	e00a      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	2b04      	cmp	r3, #4
 8004cd6:	d102      	bne.n	8004cde <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004cd8:	4b25      	ldr	r3, [pc, #148]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0x110>)
 8004cda:	61bb      	str	r3, [r7, #24]
 8004cdc:	e004      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d101      	bne.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ce4:	4b23      	ldr	r3, [pc, #140]	@ (8004d74 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ce6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	2b0c      	cmp	r3, #12
 8004cec:	d134      	bne.n	8004d58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cee:	4b1e      	ldr	r3, [pc, #120]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f003 0303 	and.w	r3, r3, #3
 8004cf6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d003      	beq.n	8004d06 <HAL_RCC_GetSysClockFreq+0xa6>
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d003      	beq.n	8004d0c <HAL_RCC_GetSysClockFreq+0xac>
 8004d04:	e005      	b.n	8004d12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004d06:	4b1a      	ldr	r3, [pc, #104]	@ (8004d70 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d08:	617b      	str	r3, [r7, #20]
      break;
 8004d0a:	e005      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004d0c:	4b19      	ldr	r3, [pc, #100]	@ (8004d74 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d0e:	617b      	str	r3, [r7, #20]
      break;
 8004d10:	e002      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	617b      	str	r3, [r7, #20]
      break;
 8004d16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d18:	4b13      	ldr	r3, [pc, #76]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	091b      	lsrs	r3, r3, #4
 8004d1e:	f003 0307 	and.w	r3, r3, #7
 8004d22:	3301      	adds	r3, #1
 8004d24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004d26:	4b10      	ldr	r3, [pc, #64]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	0a1b      	lsrs	r3, r3, #8
 8004d2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	fb03 f202 	mul.w	r2, r3, r2
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	0e5b      	lsrs	r3, r3, #25
 8004d44:	f003 0303 	and.w	r3, r3, #3
 8004d48:	3301      	adds	r3, #1
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004d58:	69bb      	ldr	r3, [r7, #24]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3724      	adds	r7, #36	@ 0x24
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	0800c610 	.word	0x0800c610
 8004d70:	00f42400 	.word	0x00f42400
 8004d74:	007a1200 	.word	0x007a1200

08004d78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d7c:	4b03      	ldr	r3, [pc, #12]	@ (8004d8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	20000000 	.word	0x20000000

08004d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d94:	f7ff fff0 	bl	8004d78 <HAL_RCC_GetHCLKFreq>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	4b06      	ldr	r3, [pc, #24]	@ (8004db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	0a1b      	lsrs	r3, r3, #8
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	4904      	ldr	r1, [pc, #16]	@ (8004db8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004da6:	5ccb      	ldrb	r3, [r1, r3]
 8004da8:	f003 031f 	and.w	r3, r3, #31
 8004dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	40021000 	.word	0x40021000
 8004db8:	0800c608 	.word	0x0800c608

08004dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004dc0:	f7ff ffda 	bl	8004d78 <HAL_RCC_GetHCLKFreq>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	4b06      	ldr	r3, [pc, #24]	@ (8004de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	0adb      	lsrs	r3, r3, #11
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	4904      	ldr	r1, [pc, #16]	@ (8004de4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004dd2:	5ccb      	ldrb	r3, [r1, r3]
 8004dd4:	f003 031f 	and.w	r3, r3, #31
 8004dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40021000 	.word	0x40021000
 8004de4:	0800c608 	.word	0x0800c608

08004de8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004df0:	2300      	movs	r3, #0
 8004df2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004df4:	4b2a      	ldr	r3, [pc, #168]	@ (8004ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d003      	beq.n	8004e08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e00:	f7ff f9c2 	bl	8004188 <HAL_PWREx_GetVoltageRange>
 8004e04:	6178      	str	r0, [r7, #20]
 8004e06:	e014      	b.n	8004e32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e08:	4b25      	ldr	r3, [pc, #148]	@ (8004ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0c:	4a24      	ldr	r2, [pc, #144]	@ (8004ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e12:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e14:	4b22      	ldr	r3, [pc, #136]	@ (8004ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e20:	f7ff f9b2 	bl	8004188 <HAL_PWREx_GetVoltageRange>
 8004e24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004e26:	4b1e      	ldr	r3, [pc, #120]	@ (8004ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e30:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e38:	d10b      	bne.n	8004e52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2b80      	cmp	r3, #128	@ 0x80
 8004e3e:	d919      	bls.n	8004e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2ba0      	cmp	r3, #160	@ 0xa0
 8004e44:	d902      	bls.n	8004e4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e46:	2302      	movs	r3, #2
 8004e48:	613b      	str	r3, [r7, #16]
 8004e4a:	e013      	b.n	8004e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	613b      	str	r3, [r7, #16]
 8004e50:	e010      	b.n	8004e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2b80      	cmp	r3, #128	@ 0x80
 8004e56:	d902      	bls.n	8004e5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004e58:	2303      	movs	r3, #3
 8004e5a:	613b      	str	r3, [r7, #16]
 8004e5c:	e00a      	b.n	8004e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b80      	cmp	r3, #128	@ 0x80
 8004e62:	d102      	bne.n	8004e6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e64:	2302      	movs	r3, #2
 8004e66:	613b      	str	r3, [r7, #16]
 8004e68:	e004      	b.n	8004e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2b70      	cmp	r3, #112	@ 0x70
 8004e6e:	d101      	bne.n	8004e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e70:	2301      	movs	r3, #1
 8004e72:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004e74:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f023 0207 	bic.w	r2, r3, #7
 8004e7c:	4909      	ldr	r1, [pc, #36]	@ (8004ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004e84:	4b07      	ldr	r3, [pc, #28]	@ (8004ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d001      	beq.n	8004e96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e000      	b.n	8004e98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3718      	adds	r7, #24
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	40022000 	.word	0x40022000

08004ea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d041      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ec8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ecc:	d02a      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004ece:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ed2:	d824      	bhi.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ed4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ed8:	d008      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004eda:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ede:	d81e      	bhi.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00a      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ee4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ee8:	d010      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004eea:	e018      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004eec:	4b86      	ldr	r3, [pc, #536]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	4a85      	ldr	r2, [pc, #532]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ef8:	e015      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	3304      	adds	r3, #4
 8004efe:	2100      	movs	r1, #0
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 fabb 	bl	800547c <RCCEx_PLLSAI1_Config>
 8004f06:	4603      	mov	r3, r0
 8004f08:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f0a:	e00c      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3320      	adds	r3, #32
 8004f10:	2100      	movs	r1, #0
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 fba6 	bl	8005664 <RCCEx_PLLSAI2_Config>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f1c:	e003      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	74fb      	strb	r3, [r7, #19]
      break;
 8004f22:	e000      	b.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004f24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f26:	7cfb      	ldrb	r3, [r7, #19]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d10b      	bne.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f2c:	4b76      	ldr	r3, [pc, #472]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f32:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f3a:	4973      	ldr	r1, [pc, #460]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004f42:	e001      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f44:	7cfb      	ldrb	r3, [r7, #19]
 8004f46:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d041      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f58:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f5c:	d02a      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004f5e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f62:	d824      	bhi.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004f64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f68:	d008      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f6e:	d81e      	bhi.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00a      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f78:	d010      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004f7a:	e018      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f7c:	4b62      	ldr	r3, [pc, #392]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	4a61      	ldr	r2, [pc, #388]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f86:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f88:	e015      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	3304      	adds	r3, #4
 8004f8e:	2100      	movs	r1, #0
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 fa73 	bl	800547c <RCCEx_PLLSAI1_Config>
 8004f96:	4603      	mov	r3, r0
 8004f98:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f9a:	e00c      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	3320      	adds	r3, #32
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 fb5e 	bl	8005664 <RCCEx_PLLSAI2_Config>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fac:	e003      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	74fb      	strb	r3, [r7, #19]
      break;
 8004fb2:	e000      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004fb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fb6:	7cfb      	ldrb	r3, [r7, #19]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10b      	bne.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004fbc:	4b52      	ldr	r3, [pc, #328]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004fca:	494f      	ldr	r1, [pc, #316]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004fd2:	e001      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd4:	7cfb      	ldrb	r3, [r7, #19]
 8004fd6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 80a0 	beq.w	8005126 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004fea:	4b47      	ldr	r3, [pc, #284]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e000      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00d      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005000:	4b41      	ldr	r3, [pc, #260]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005004:	4a40      	ldr	r2, [pc, #256]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800500a:	6593      	str	r3, [r2, #88]	@ 0x58
 800500c:	4b3e      	ldr	r3, [pc, #248]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800500e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005018:	2301      	movs	r3, #1
 800501a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800501c:	4b3b      	ldr	r3, [pc, #236]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a3a      	ldr	r2, [pc, #232]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005022:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005026:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005028:	f7fe fd66 	bl	8003af8 <HAL_GetTick>
 800502c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800502e:	e009      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005030:	f7fe fd62 	bl	8003af8 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	2b02      	cmp	r3, #2
 800503c:	d902      	bls.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	74fb      	strb	r3, [r7, #19]
        break;
 8005042:	e005      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005044:	4b31      	ldr	r3, [pc, #196]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0ef      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005050:	7cfb      	ldrb	r3, [r7, #19]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d15c      	bne.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005056:	4b2c      	ldr	r3, [pc, #176]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005060:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d01f      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	429a      	cmp	r2, r3
 8005072:	d019      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005074:	4b24      	ldr	r3, [pc, #144]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800507e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005080:	4b21      	ldr	r3, [pc, #132]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005086:	4a20      	ldr	r2, [pc, #128]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800508c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005090:	4b1d      	ldr	r3, [pc, #116]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005096:	4a1c      	ldr	r2, [pc, #112]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005098:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800509c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050a0:	4a19      	ldr	r2, [pc, #100]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d016      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b2:	f7fe fd21 	bl	8003af8 <HAL_GetTick>
 80050b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050b8:	e00b      	b.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ba:	f7fe fd1d 	bl	8003af8 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d902      	bls.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	74fb      	strb	r3, [r7, #19]
            break;
 80050d0:	e006      	b.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0ec      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80050e0:	7cfb      	ldrb	r3, [r7, #19]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10c      	bne.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050e6:	4b08      	ldr	r3, [pc, #32]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050f6:	4904      	ldr	r1, [pc, #16]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80050fe:	e009      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005100:	7cfb      	ldrb	r3, [r7, #19]
 8005102:	74bb      	strb	r3, [r7, #18]
 8005104:	e006      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005106:	bf00      	nop
 8005108:	40021000 	.word	0x40021000
 800510c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005110:	7cfb      	ldrb	r3, [r7, #19]
 8005112:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005114:	7c7b      	ldrb	r3, [r7, #17]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d105      	bne.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800511a:	4b9e      	ldr	r3, [pc, #632]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800511e:	4a9d      	ldr	r2, [pc, #628]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005120:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005124:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00a      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005132:	4b98      	ldr	r3, [pc, #608]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005138:	f023 0203 	bic.w	r2, r3, #3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005140:	4994      	ldr	r1, [pc, #592]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005142:	4313      	orrs	r3, r2
 8005144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00a      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005154:	4b8f      	ldr	r3, [pc, #572]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515a:	f023 020c 	bic.w	r2, r3, #12
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005162:	498c      	ldr	r1, [pc, #560]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005164:	4313      	orrs	r3, r2
 8005166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00a      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005176:	4b87      	ldr	r3, [pc, #540]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800517c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005184:	4983      	ldr	r1, [pc, #524]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005186:	4313      	orrs	r3, r2
 8005188:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0308 	and.w	r3, r3, #8
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00a      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005198:	4b7e      	ldr	r3, [pc, #504]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800519a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051a6:	497b      	ldr	r1, [pc, #492]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00a      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051ba:	4b76      	ldr	r3, [pc, #472]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051c8:	4972      	ldr	r1, [pc, #456]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0320 	and.w	r3, r3, #32
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00a      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051dc:	4b6d      	ldr	r3, [pc, #436]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ea:	496a      	ldr	r1, [pc, #424]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00a      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051fe:	4b65      	ldr	r3, [pc, #404]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005204:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800520c:	4961      	ldr	r1, [pc, #388]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520e:	4313      	orrs	r3, r2
 8005210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00a      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005220:	4b5c      	ldr	r3, [pc, #368]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005226:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800522e:	4959      	ldr	r1, [pc, #356]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005230:	4313      	orrs	r3, r2
 8005232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00a      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005242:	4b54      	ldr	r3, [pc, #336]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005248:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005250:	4950      	ldr	r1, [pc, #320]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005252:	4313      	orrs	r3, r2
 8005254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005260:	2b00      	cmp	r3, #0
 8005262:	d00a      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005264:	4b4b      	ldr	r3, [pc, #300]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800526a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005272:	4948      	ldr	r1, [pc, #288]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005274:	4313      	orrs	r3, r2
 8005276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00a      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005286:	4b43      	ldr	r3, [pc, #268]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005294:	493f      	ldr	r1, [pc, #252]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d028      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052a8:	4b3a      	ldr	r3, [pc, #232]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052b6:	4937      	ldr	r1, [pc, #220]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052c6:	d106      	bne.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052c8:	4b32      	ldr	r3, [pc, #200]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	4a31      	ldr	r2, [pc, #196]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052d2:	60d3      	str	r3, [r2, #12]
 80052d4:	e011      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052de:	d10c      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	3304      	adds	r3, #4
 80052e4:	2101      	movs	r1, #1
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 f8c8 	bl	800547c <RCCEx_PLLSAI1_Config>
 80052ec:	4603      	mov	r3, r0
 80052ee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80052f0:	7cfb      	ldrb	r3, [r7, #19]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80052f6:	7cfb      	ldrb	r3, [r7, #19]
 80052f8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d028      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005306:	4b23      	ldr	r3, [pc, #140]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005314:	491f      	ldr	r1, [pc, #124]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005320:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005324:	d106      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005326:	4b1b      	ldr	r3, [pc, #108]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	4a1a      	ldr	r2, [pc, #104]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800532c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005330:	60d3      	str	r3, [r2, #12]
 8005332:	e011      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005338:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800533c:	d10c      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	3304      	adds	r3, #4
 8005342:	2101      	movs	r1, #1
 8005344:	4618      	mov	r0, r3
 8005346:	f000 f899 	bl	800547c <RCCEx_PLLSAI1_Config>
 800534a:	4603      	mov	r3, r0
 800534c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800534e:	7cfb      	ldrb	r3, [r7, #19]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005354:	7cfb      	ldrb	r3, [r7, #19]
 8005356:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d02b      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005364:	4b0b      	ldr	r3, [pc, #44]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005372:	4908      	ldr	r1, [pc, #32]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005374:	4313      	orrs	r3, r2
 8005376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800537e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005382:	d109      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005384:	4b03      	ldr	r3, [pc, #12]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	4a02      	ldr	r2, [pc, #8]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800538e:	60d3      	str	r3, [r2, #12]
 8005390:	e014      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005392:	bf00      	nop
 8005394:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800539c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053a0:	d10c      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	3304      	adds	r3, #4
 80053a6:	2101      	movs	r1, #1
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 f867 	bl	800547c <RCCEx_PLLSAI1_Config>
 80053ae:	4603      	mov	r3, r0
 80053b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053b2:	7cfb      	ldrb	r3, [r7, #19]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d001      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80053b8:	7cfb      	ldrb	r3, [r7, #19]
 80053ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d02f      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053c8:	4b2b      	ldr	r3, [pc, #172]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053d6:	4928      	ldr	r1, [pc, #160]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053e6:	d10d      	bne.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3304      	adds	r3, #4
 80053ec:	2102      	movs	r1, #2
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 f844 	bl	800547c <RCCEx_PLLSAI1_Config>
 80053f4:	4603      	mov	r3, r0
 80053f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053f8:	7cfb      	ldrb	r3, [r7, #19]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d014      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80053fe:	7cfb      	ldrb	r3, [r7, #19]
 8005400:	74bb      	strb	r3, [r7, #18]
 8005402:	e011      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800540c:	d10c      	bne.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	3320      	adds	r3, #32
 8005412:	2102      	movs	r1, #2
 8005414:	4618      	mov	r0, r3
 8005416:	f000 f925 	bl	8005664 <RCCEx_PLLSAI2_Config>
 800541a:	4603      	mov	r3, r0
 800541c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800541e:	7cfb      	ldrb	r3, [r7, #19]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005424:	7cfb      	ldrb	r3, [r7, #19]
 8005426:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00a      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005434:	4b10      	ldr	r3, [pc, #64]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005442:	490d      	ldr	r1, [pc, #52]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005444:	4313      	orrs	r3, r2
 8005446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00b      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005456:	4b08      	ldr	r3, [pc, #32]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005466:	4904      	ldr	r1, [pc, #16]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800546e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3718      	adds	r7, #24
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	40021000 	.word	0x40021000

0800547c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005486:	2300      	movs	r3, #0
 8005488:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800548a:	4b75      	ldr	r3, [pc, #468]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d018      	beq.n	80054c8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005496:	4b72      	ldr	r3, [pc, #456]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	f003 0203 	and.w	r2, r3, #3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d10d      	bne.n	80054c2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
       ||
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d009      	beq.n	80054c2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80054ae:	4b6c      	ldr	r3, [pc, #432]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	091b      	lsrs	r3, r3, #4
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
       ||
 80054be:	429a      	cmp	r2, r3
 80054c0:	d047      	beq.n	8005552 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	73fb      	strb	r3, [r7, #15]
 80054c6:	e044      	b.n	8005552 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b03      	cmp	r3, #3
 80054ce:	d018      	beq.n	8005502 <RCCEx_PLLSAI1_Config+0x86>
 80054d0:	2b03      	cmp	r3, #3
 80054d2:	d825      	bhi.n	8005520 <RCCEx_PLLSAI1_Config+0xa4>
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d002      	beq.n	80054de <RCCEx_PLLSAI1_Config+0x62>
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d009      	beq.n	80054f0 <RCCEx_PLLSAI1_Config+0x74>
 80054dc:	e020      	b.n	8005520 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054de:	4b60      	ldr	r3, [pc, #384]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0302 	and.w	r3, r3, #2
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d11d      	bne.n	8005526 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054ee:	e01a      	b.n	8005526 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054f0:	4b5b      	ldr	r3, [pc, #364]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d116      	bne.n	800552a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005500:	e013      	b.n	800552a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005502:	4b57      	ldr	r3, [pc, #348]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10f      	bne.n	800552e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800550e:	4b54      	ldr	r3, [pc, #336]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d109      	bne.n	800552e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800551e:	e006      	b.n	800552e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	73fb      	strb	r3, [r7, #15]
      break;
 8005524:	e004      	b.n	8005530 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005526:	bf00      	nop
 8005528:	e002      	b.n	8005530 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800552a:	bf00      	nop
 800552c:	e000      	b.n	8005530 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800552e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005530:	7bfb      	ldrb	r3, [r7, #15]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10d      	bne.n	8005552 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005536:	4b4a      	ldr	r3, [pc, #296]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6819      	ldr	r1, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	3b01      	subs	r3, #1
 8005548:	011b      	lsls	r3, r3, #4
 800554a:	430b      	orrs	r3, r1
 800554c:	4944      	ldr	r1, [pc, #272]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800554e:	4313      	orrs	r3, r2
 8005550:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005552:	7bfb      	ldrb	r3, [r7, #15]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d17d      	bne.n	8005654 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005558:	4b41      	ldr	r3, [pc, #260]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a40      	ldr	r2, [pc, #256]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800555e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005562:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005564:	f7fe fac8 	bl	8003af8 <HAL_GetTick>
 8005568:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800556a:	e009      	b.n	8005580 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800556c:	f7fe fac4 	bl	8003af8 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d902      	bls.n	8005580 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	73fb      	strb	r3, [r7, #15]
        break;
 800557e:	e005      	b.n	800558c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005580:	4b37      	ldr	r3, [pc, #220]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1ef      	bne.n	800556c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800558c:	7bfb      	ldrb	r3, [r7, #15]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d160      	bne.n	8005654 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d111      	bne.n	80055bc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005598:	4b31      	ldr	r3, [pc, #196]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80055a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6892      	ldr	r2, [r2, #8]
 80055a8:	0211      	lsls	r1, r2, #8
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	68d2      	ldr	r2, [r2, #12]
 80055ae:	0912      	lsrs	r2, r2, #4
 80055b0:	0452      	lsls	r2, r2, #17
 80055b2:	430a      	orrs	r2, r1
 80055b4:	492a      	ldr	r1, [pc, #168]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	610b      	str	r3, [r1, #16]
 80055ba:	e027      	b.n	800560c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d112      	bne.n	80055e8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055c2:	4b27      	ldr	r3, [pc, #156]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80055ca:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	6892      	ldr	r2, [r2, #8]
 80055d2:	0211      	lsls	r1, r2, #8
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	6912      	ldr	r2, [r2, #16]
 80055d8:	0852      	lsrs	r2, r2, #1
 80055da:	3a01      	subs	r2, #1
 80055dc:	0552      	lsls	r2, r2, #21
 80055de:	430a      	orrs	r2, r1
 80055e0:	491f      	ldr	r1, [pc, #124]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	610b      	str	r3, [r1, #16]
 80055e6:	e011      	b.n	800560c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80055f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	6892      	ldr	r2, [r2, #8]
 80055f8:	0211      	lsls	r1, r2, #8
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	6952      	ldr	r2, [r2, #20]
 80055fe:	0852      	lsrs	r2, r2, #1
 8005600:	3a01      	subs	r2, #1
 8005602:	0652      	lsls	r2, r2, #25
 8005604:	430a      	orrs	r2, r1
 8005606:	4916      	ldr	r1, [pc, #88]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005608:	4313      	orrs	r3, r2
 800560a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800560c:	4b14      	ldr	r3, [pc, #80]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a13      	ldr	r2, [pc, #76]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005612:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005616:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005618:	f7fe fa6e 	bl	8003af8 <HAL_GetTick>
 800561c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800561e:	e009      	b.n	8005634 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005620:	f7fe fa6a 	bl	8003af8 <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d902      	bls.n	8005634 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	73fb      	strb	r3, [r7, #15]
          break;
 8005632:	e005      	b.n	8005640 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005634:	4b0a      	ldr	r3, [pc, #40]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d0ef      	beq.n	8005620 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005640:	7bfb      	ldrb	r3, [r7, #15]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d106      	bne.n	8005654 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005646:	4b06      	ldr	r3, [pc, #24]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005648:	691a      	ldr	r2, [r3, #16]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	4904      	ldr	r1, [pc, #16]	@ (8005660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005650:	4313      	orrs	r3, r2
 8005652:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005654:	7bfb      	ldrb	r3, [r7, #15]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	40021000 	.word	0x40021000

08005664 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800566e:	2300      	movs	r3, #0
 8005670:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005672:	4b6a      	ldr	r3, [pc, #424]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d018      	beq.n	80056b0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800567e:	4b67      	ldr	r3, [pc, #412]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	f003 0203 	and.w	r2, r3, #3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d10d      	bne.n	80056aa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
       ||
 8005692:	2b00      	cmp	r3, #0
 8005694:	d009      	beq.n	80056aa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005696:	4b61      	ldr	r3, [pc, #388]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	091b      	lsrs	r3, r3, #4
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	1c5a      	adds	r2, r3, #1
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
       ||
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d047      	beq.n	800573a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	73fb      	strb	r3, [r7, #15]
 80056ae:	e044      	b.n	800573a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b03      	cmp	r3, #3
 80056b6:	d018      	beq.n	80056ea <RCCEx_PLLSAI2_Config+0x86>
 80056b8:	2b03      	cmp	r3, #3
 80056ba:	d825      	bhi.n	8005708 <RCCEx_PLLSAI2_Config+0xa4>
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d002      	beq.n	80056c6 <RCCEx_PLLSAI2_Config+0x62>
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d009      	beq.n	80056d8 <RCCEx_PLLSAI2_Config+0x74>
 80056c4:	e020      	b.n	8005708 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056c6:	4b55      	ldr	r3, [pc, #340]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0302 	and.w	r3, r3, #2
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d11d      	bne.n	800570e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056d6:	e01a      	b.n	800570e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056d8:	4b50      	ldr	r3, [pc, #320]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d116      	bne.n	8005712 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056e8:	e013      	b.n	8005712 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80056ea:	4b4c      	ldr	r3, [pc, #304]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10f      	bne.n	8005716 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80056f6:	4b49      	ldr	r3, [pc, #292]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d109      	bne.n	8005716 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005706:	e006      	b.n	8005716 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	73fb      	strb	r3, [r7, #15]
      break;
 800570c:	e004      	b.n	8005718 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800570e:	bf00      	nop
 8005710:	e002      	b.n	8005718 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005712:	bf00      	nop
 8005714:	e000      	b.n	8005718 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005716:	bf00      	nop
    }

    if(status == HAL_OK)
 8005718:	7bfb      	ldrb	r3, [r7, #15]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10d      	bne.n	800573a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800571e:	4b3f      	ldr	r3, [pc, #252]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6819      	ldr	r1, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	3b01      	subs	r3, #1
 8005730:	011b      	lsls	r3, r3, #4
 8005732:	430b      	orrs	r3, r1
 8005734:	4939      	ldr	r1, [pc, #228]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005736:	4313      	orrs	r3, r2
 8005738:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800573a:	7bfb      	ldrb	r3, [r7, #15]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d167      	bne.n	8005810 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005740:	4b36      	ldr	r3, [pc, #216]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a35      	ldr	r2, [pc, #212]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800574a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800574c:	f7fe f9d4 	bl	8003af8 <HAL_GetTick>
 8005750:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005752:	e009      	b.n	8005768 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005754:	f7fe f9d0 	bl	8003af8 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b02      	cmp	r3, #2
 8005760:	d902      	bls.n	8005768 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	73fb      	strb	r3, [r7, #15]
        break;
 8005766:	e005      	b.n	8005774 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005768:	4b2c      	ldr	r3, [pc, #176]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1ef      	bne.n	8005754 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005774:	7bfb      	ldrb	r3, [r7, #15]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d14a      	bne.n	8005810 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d111      	bne.n	80057a4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005780:	4b26      	ldr	r3, [pc, #152]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005788:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	6892      	ldr	r2, [r2, #8]
 8005790:	0211      	lsls	r1, r2, #8
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	68d2      	ldr	r2, [r2, #12]
 8005796:	0912      	lsrs	r2, r2, #4
 8005798:	0452      	lsls	r2, r2, #17
 800579a:	430a      	orrs	r2, r1
 800579c:	491f      	ldr	r1, [pc, #124]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	614b      	str	r3, [r1, #20]
 80057a2:	e011      	b.n	80057c8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057a4:	4b1d      	ldr	r3, [pc, #116]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80057ac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	6892      	ldr	r2, [r2, #8]
 80057b4:	0211      	lsls	r1, r2, #8
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	6912      	ldr	r2, [r2, #16]
 80057ba:	0852      	lsrs	r2, r2, #1
 80057bc:	3a01      	subs	r2, #1
 80057be:	0652      	lsls	r2, r2, #25
 80057c0:	430a      	orrs	r2, r1
 80057c2:	4916      	ldr	r1, [pc, #88]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80057c8:	4b14      	ldr	r3, [pc, #80]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a13      	ldr	r2, [pc, #76]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d4:	f7fe f990 	bl	8003af8 <HAL_GetTick>
 80057d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80057da:	e009      	b.n	80057f0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80057dc:	f7fe f98c 	bl	8003af8 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d902      	bls.n	80057f0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	73fb      	strb	r3, [r7, #15]
          break;
 80057ee:	e005      	b.n	80057fc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80057f0:	4b0a      	ldr	r3, [pc, #40]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d0ef      	beq.n	80057dc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d106      	bne.n	8005810 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005802:	4b06      	ldr	r3, [pc, #24]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005804:	695a      	ldr	r2, [r3, #20]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	4904      	ldr	r1, [pc, #16]	@ (800581c <RCCEx_PLLSAI2_Config+0x1b8>)
 800580c:	4313      	orrs	r3, r2
 800580e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005810:	7bfb      	ldrb	r3, [r7, #15]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	40021000 	.word	0x40021000

08005820 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d079      	beq.n	8005926 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d106      	bne.n	800584c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7fd fe70 	bl	800352c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	f003 0310 	and.w	r3, r3, #16
 800585e:	2b10      	cmp	r3, #16
 8005860:	d058      	beq.n	8005914 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	22ca      	movs	r2, #202	@ 0xca
 8005868:	625a      	str	r2, [r3, #36]	@ 0x24
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2253      	movs	r2, #83	@ 0x53
 8005870:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f880 	bl	8005978 <RTC_EnterInitMode>
 8005878:	4603      	mov	r3, r0
 800587a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800587c:	7bfb      	ldrb	r3, [r7, #15]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d127      	bne.n	80058d2 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6812      	ldr	r2, [r2, #0]
 800588c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005890:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005894:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6899      	ldr	r1, [r3, #8]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	431a      	orrs	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	431a      	orrs	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	68d2      	ldr	r2, [r2, #12]
 80058bc:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6919      	ldr	r1, [r3, #16]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	041a      	lsls	r2, r3, #16
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f884 	bl	80059e0 <RTC_ExitInitMode>
 80058d8:	4603      	mov	r3, r0
 80058da:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80058dc:	7bfb      	ldrb	r3, [r7, #15]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d113      	bne.n	800590a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0203 	bic.w	r2, r2, #3
 80058f0:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	69da      	ldr	r2, [r3, #28]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	431a      	orrs	r2, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	430a      	orrs	r2, r1
 8005908:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	22ff      	movs	r2, #255	@ 0xff
 8005910:	625a      	str	r2, [r3, #36]	@ 0x24
 8005912:	e001      	b.n	8005918 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005914:	2300      	movs	r3, #0
 8005916:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005918:	7bfb      	ldrb	r3, [r7, #15]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d103      	bne.n	8005926 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8005926:	7bfb      	ldrb	r3, [r7, #15]
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a0d      	ldr	r2, [pc, #52]	@ (8005974 <HAL_RTC_WaitForSynchro+0x44>)
 800593e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005940:	f7fe f8da 	bl	8003af8 <HAL_GetTick>
 8005944:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005946:	e009      	b.n	800595c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005948:	f7fe f8d6 	bl	8003af8 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005956:	d901      	bls.n	800595c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e007      	b.n	800596c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f003 0320 	and.w	r3, r3, #32
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0ee      	beq.n	8005948 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}
 8005974:	0003ff5f 	.word	0x0003ff5f

08005978 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005980:	2300      	movs	r3, #0
 8005982:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800598e:	2b00      	cmp	r3, #0
 8005990:	d120      	bne.n	80059d4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f04f 32ff 	mov.w	r2, #4294967295
 800599a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800599c:	f7fe f8ac 	bl	8003af8 <HAL_GetTick>
 80059a0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80059a2:	e00d      	b.n	80059c0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80059a4:	f7fe f8a8 	bl	8003af8 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059b2:	d905      	bls.n	80059c0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2203      	movs	r2, #3
 80059bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d102      	bne.n	80059d4 <RTC_EnterInitMode+0x5c>
 80059ce:	7bfb      	ldrb	r3, [r7, #15]
 80059d0:	2b03      	cmp	r3, #3
 80059d2:	d1e7      	bne.n	80059a4 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
	...

080059e0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80059ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005a58 <RTC_ExitInitMode+0x78>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	4a19      	ldr	r2, [pc, #100]	@ (8005a58 <RTC_ExitInitMode+0x78>)
 80059f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059f6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80059f8:	4b17      	ldr	r3, [pc, #92]	@ (8005a58 <RTC_ExitInitMode+0x78>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f003 0320 	and.w	r3, r3, #32
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10c      	bne.n	8005a1e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f7ff ff93 	bl	8005930 <HAL_RTC_WaitForSynchro>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d01e      	beq.n	8005a4e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2203      	movs	r2, #3
 8005a14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	73fb      	strb	r3, [r7, #15]
 8005a1c:	e017      	b.n	8005a4e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a58 <RTC_ExitInitMode+0x78>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	4a0d      	ldr	r2, [pc, #52]	@ (8005a58 <RTC_ExitInitMode+0x78>)
 8005a24:	f023 0320 	bic.w	r3, r3, #32
 8005a28:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7ff ff80 	bl	8005930 <HAL_RTC_WaitForSynchro>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d005      	beq.n	8005a42 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2203      	movs	r2, #3
 8005a3a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005a42:	4b05      	ldr	r3, [pc, #20]	@ (8005a58 <RTC_ExitInitMode+0x78>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	4a04      	ldr	r2, [pc, #16]	@ (8005a58 <RTC_ExitInitMode+0x78>)
 8005a48:	f043 0320 	orr.w	r3, r3, #32
 8005a4c:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40002800 	.word	0x40002800

08005a5c <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8005a72:	2302      	movs	r3, #2
 8005a74:	e07f      	b.n	8005b76 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2202      	movs	r2, #2
 8005a82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	22ca      	movs	r2, #202	@ 0xca
 8005a8c:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2253      	movs	r2, #83	@ 0x53
 8005a94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005aa4:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8005ab6:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d120      	bne.n	8005b08 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8005ac6:	f7fe f817 	bl	8003af8 <HAL_GetTick>
 8005aca:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005acc:	e015      	b.n	8005afa <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005ace:	f7fe f813 	bl	8003af8 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005adc:	d90d      	bls.n	8005afa <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	22ff      	movs	r2, #255	@ 0xff
 8005ae4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2203      	movs	r2, #3
 8005aea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e03d      	b.n	8005b76 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f003 0304 	and.w	r3, r3, #4
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0e2      	beq.n	8005ace <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f023 0107 	bic.w	r1, r3, #7
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	430a      	orrs	r2, r1
 8005b22:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005b24:	4b16      	ldr	r3, [pc, #88]	@ (8005b80 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a15      	ldr	r2, [pc, #84]	@ (8005b80 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b2e:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8005b30:	4b13      	ldr	r3, [pc, #76]	@ (8005b80 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	4a12      	ldr	r2, [pc, #72]	@ (8005b80 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005b36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b3a:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689a      	ldr	r2, [r3, #8]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b4a:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	689a      	ldr	r2, [r3, #8]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b5a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	22ff      	movs	r2, #255	@ 0xff
 8005b62:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3718      	adds	r7, #24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	40010400 	.word	0x40010400

08005b84 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d101      	bne.n	8005b9a <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8005b96:	2302      	movs	r3, #2
 8005b98:	e04d      	b.n	8005c36 <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	22ca      	movs	r2, #202	@ 0xca
 8005bb0:	625a      	str	r2, [r3, #36]	@ 0x24
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2253      	movs	r2, #83	@ 0x53
 8005bb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bc8:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689a      	ldr	r2, [r3, #8]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005bd8:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 8005bda:	f7fd ff8d 	bl	8003af8 <HAL_GetTick>
 8005bde:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005be0:	e015      	b.n	8005c0e <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005be2:	f7fd ff89 	bl	8003af8 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bf0:	d90d      	bls.n	8005c0e <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	22ff      	movs	r2, #255	@ 0xff
 8005bf8:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2203      	movs	r2, #3
 8005bfe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e013      	b.n	8005c36 <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	f003 0304 	and.w	r3, r3, #4
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d0e2      	beq.n	8005be2 <HAL_RTCEx_DeactivateWakeUpTimer+0x5e>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	22ff      	movs	r2, #255	@ 0xff
 8005c22:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3710      	adds	r7, #16
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
	...

08005c40 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005c48:	4b0f      	ldr	r3, [pc, #60]	@ (8005c88 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8005c4a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005c4e:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00b      	beq.n	8005c76 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8005c6e:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 f80b 	bl	8005c8c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8005c7e:	bf00      	nop
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	40010400 	.word	0x40010400

08005c8c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e095      	b.n	8005dde <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d108      	bne.n	8005ccc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cc2:	d009      	beq.n	8005cd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	61da      	str	r2, [r3, #28]
 8005cca:	e005      	b.n	8005cd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d106      	bne.n	8005cf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f7fd fc54 	bl	80035a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d0e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d18:	d902      	bls.n	8005d20 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60fb      	str	r3, [r7, #12]
 8005d1e:	e002      	b.n	8005d26 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d24:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005d2e:	d007      	beq.n	8005d40 <HAL_SPI_Init+0xa0>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d38:	d002      	beq.n	8005d40 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	431a      	orrs	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d82:	ea42 0103 	orr.w	r1, r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d8a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	430a      	orrs	r2, r1
 8005d94:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	0c1b      	lsrs	r3, r3, #16
 8005d9c:	f003 0204 	and.w	r2, r3, #4
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	f003 0310 	and.w	r3, r3, #16
 8005da8:	431a      	orrs	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dae:	f003 0308 	and.w	r3, r3, #8
 8005db2:	431a      	orrs	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005dbc:	ea42 0103 	orr.w	r1, r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b088      	sub	sp, #32
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	60f8      	str	r0, [r7, #12]
 8005dee:	60b9      	str	r1, [r7, #8]
 8005df0:	603b      	str	r3, [r7, #0]
 8005df2:	4613      	mov	r3, r2
 8005df4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005df6:	f7fd fe7f 	bl	8003af8 <HAL_GetTick>
 8005dfa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005dfc:	88fb      	ldrh	r3, [r7, #6]
 8005dfe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d001      	beq.n	8005e10 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	e15c      	b.n	80060ca <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <HAL_SPI_Transmit+0x36>
 8005e16:	88fb      	ldrh	r3, [r7, #6]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e154      	b.n	80060ca <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d101      	bne.n	8005e2e <HAL_SPI_Transmit+0x48>
 8005e2a:	2302      	movs	r3, #2
 8005e2c:	e14d      	b.n	80060ca <HAL_SPI_Transmit+0x2e4>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2203      	movs	r2, #3
 8005e3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	88fa      	ldrh	r2, [r7, #6]
 8005e4e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	88fa      	ldrh	r2, [r7, #6]
 8005e54:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e80:	d10f      	bne.n	8005ea2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ea0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eac:	2b40      	cmp	r3, #64	@ 0x40
 8005eae:	d007      	beq.n	8005ec0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ebe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ec8:	d952      	bls.n	8005f70 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <HAL_SPI_Transmit+0xf2>
 8005ed2:	8b7b      	ldrh	r3, [r7, #26]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d145      	bne.n	8005f64 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005edc:	881a      	ldrh	r2, [r3, #0]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee8:	1c9a      	adds	r2, r3, #2
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	3b01      	subs	r3, #1
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005efc:	e032      	b.n	8005f64 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d112      	bne.n	8005f32 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f10:	881a      	ldrh	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f1c:	1c9a      	adds	r2, r3, #2
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f30:	e018      	b.n	8005f64 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f32:	f7fd fde1 	bl	8003af8 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d803      	bhi.n	8005f4a <HAL_SPI_Transmit+0x164>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f48:	d102      	bne.n	8005f50 <HAL_SPI_Transmit+0x16a>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d109      	bne.n	8005f64 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e0b2      	b.n	80060ca <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1c7      	bne.n	8005efe <HAL_SPI_Transmit+0x118>
 8005f6e:	e083      	b.n	8006078 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d002      	beq.n	8005f7e <HAL_SPI_Transmit+0x198>
 8005f78:	8b7b      	ldrh	r3, [r7, #26]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d177      	bne.n	800606e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d912      	bls.n	8005fae <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8c:	881a      	ldrh	r2, [r3, #0]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f98:	1c9a      	adds	r2, r3, #2
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	3b02      	subs	r3, #2
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005fac:	e05f      	b.n	800606e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	330c      	adds	r3, #12
 8005fb8:	7812      	ldrb	r2, [r2, #0]
 8005fba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc0:	1c5a      	adds	r2, r3, #1
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005fd4:	e04b      	b.n	800606e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f003 0302 	and.w	r3, r3, #2
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d12b      	bne.n	800603c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d912      	bls.n	8006014 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff2:	881a      	ldrh	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffe:	1c9a      	adds	r2, r3, #2
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006008:	b29b      	uxth	r3, r3
 800600a:	3b02      	subs	r3, #2
 800600c:	b29a      	uxth	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006012:	e02c      	b.n	800606e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	330c      	adds	r3, #12
 800601e:	7812      	ldrb	r2, [r2, #0]
 8006020:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006026:	1c5a      	adds	r2, r3, #1
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006030:	b29b      	uxth	r3, r3
 8006032:	3b01      	subs	r3, #1
 8006034:	b29a      	uxth	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800603a:	e018      	b.n	800606e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800603c:	f7fd fd5c 	bl	8003af8 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	683a      	ldr	r2, [r7, #0]
 8006048:	429a      	cmp	r2, r3
 800604a:	d803      	bhi.n	8006054 <HAL_SPI_Transmit+0x26e>
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006052:	d102      	bne.n	800605a <HAL_SPI_Transmit+0x274>
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d109      	bne.n	800606e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e02d      	b.n	80060ca <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006072:	b29b      	uxth	r3, r3
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1ae      	bne.n	8005fd6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006078:	69fa      	ldr	r2, [r7, #28]
 800607a:	6839      	ldr	r1, [r7, #0]
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 fcf5 	bl	8006a6c <SPI_EndRxTxTransaction>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d002      	beq.n	800608e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2220      	movs	r2, #32
 800608c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10a      	bne.n	80060ac <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006096:	2300      	movs	r3, #0
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	617b      	str	r3, [r7, #20]
 80060aa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d001      	beq.n	80060c8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e000      	b.n	80060ca <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80060c8:	2300      	movs	r3, #0
  }
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3720      	adds	r7, #32
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b088      	sub	sp, #32
 80060d6:	af02      	add	r7, sp, #8
 80060d8:	60f8      	str	r0, [r7, #12]
 80060da:	60b9      	str	r1, [r7, #8]
 80060dc:	603b      	str	r3, [r7, #0]
 80060de:	4613      	mov	r3, r2
 80060e0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d001      	beq.n	80060f2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80060ee:	2302      	movs	r3, #2
 80060f0:	e123      	b.n	800633a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060fa:	d112      	bne.n	8006122 <HAL_SPI_Receive+0x50>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10e      	bne.n	8006122 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2204      	movs	r2, #4
 8006108:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800610c:	88fa      	ldrh	r2, [r7, #6]
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	4613      	mov	r3, r2
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	68b9      	ldr	r1, [r7, #8]
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f000 f912 	bl	8006342 <HAL_SPI_TransmitReceive>
 800611e:	4603      	mov	r3, r0
 8006120:	e10b      	b.n	800633a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006122:	f7fd fce9 	bl	8003af8 <HAL_GetTick>
 8006126:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d002      	beq.n	8006134 <HAL_SPI_Receive+0x62>
 800612e:	88fb      	ldrh	r3, [r7, #6]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e100      	b.n	800633a <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800613e:	2b01      	cmp	r3, #1
 8006140:	d101      	bne.n	8006146 <HAL_SPI_Receive+0x74>
 8006142:	2302      	movs	r3, #2
 8006144:	e0f9      	b.n	800633a <HAL_SPI_Receive+0x268>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2204      	movs	r2, #4
 8006152:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	88fa      	ldrh	r2, [r7, #6]
 8006166:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	88fa      	ldrh	r2, [r7, #6]
 800616e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2200      	movs	r2, #0
 8006188:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006198:	d908      	bls.n	80061ac <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061a8:	605a      	str	r2, [r3, #4]
 80061aa:	e007      	b.n	80061bc <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80061ba:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061c4:	d10f      	bne.n	80061e6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80061e4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061f0:	2b40      	cmp	r3, #64	@ 0x40
 80061f2:	d007      	beq.n	8006204 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006202:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800620c:	d875      	bhi.n	80062fa <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800620e:	e037      	b.n	8006280 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 0301 	and.w	r3, r3, #1
 800621a:	2b01      	cmp	r3, #1
 800621c:	d117      	bne.n	800624e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f103 020c 	add.w	r2, r3, #12
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622a:	7812      	ldrb	r2, [r2, #0]
 800622c:	b2d2      	uxtb	r2, r2
 800622e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006234:	1c5a      	adds	r2, r3, #1
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006240:	b29b      	uxth	r3, r3
 8006242:	3b01      	subs	r3, #1
 8006244:	b29a      	uxth	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800624c:	e018      	b.n	8006280 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800624e:	f7fd fc53 	bl	8003af8 <HAL_GetTick>
 8006252:	4602      	mov	r2, r0
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	683a      	ldr	r2, [r7, #0]
 800625a:	429a      	cmp	r2, r3
 800625c:	d803      	bhi.n	8006266 <HAL_SPI_Receive+0x194>
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006264:	d102      	bne.n	800626c <HAL_SPI_Receive+0x19a>
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d109      	bne.n	8006280 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e05c      	b.n	800633a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006286:	b29b      	uxth	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d1c1      	bne.n	8006210 <HAL_SPI_Receive+0x13e>
 800628c:	e03b      	b.n	8006306 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f003 0301 	and.w	r3, r3, #1
 8006298:	2b01      	cmp	r3, #1
 800629a:	d115      	bne.n	80062c8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68da      	ldr	r2, [r3, #12]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a6:	b292      	uxth	r2, r2
 80062a8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ae:	1c9a      	adds	r2, r3, #2
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29a      	uxth	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80062c6:	e018      	b.n	80062fa <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062c8:	f7fd fc16 	bl	8003af8 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d803      	bhi.n	80062e0 <HAL_SPI_Receive+0x20e>
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062de:	d102      	bne.n	80062e6 <HAL_SPI_Receive+0x214>
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d109      	bne.n	80062fa <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e01f      	b.n	800633a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006300:	b29b      	uxth	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1c3      	bne.n	800628e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	6839      	ldr	r1, [r7, #0]
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f000 fb56 	bl	80069bc <SPI_EndRxTransaction>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d002      	beq.n	800631c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2220      	movs	r2, #32
 800631a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e000      	b.n	800633a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006338:	2300      	movs	r3, #0
  }
}
 800633a:	4618      	mov	r0, r3
 800633c:	3718      	adds	r7, #24
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b08a      	sub	sp, #40	@ 0x28
 8006346:	af00      	add	r7, sp, #0
 8006348:	60f8      	str	r0, [r7, #12]
 800634a:	60b9      	str	r1, [r7, #8]
 800634c:	607a      	str	r2, [r7, #4]
 800634e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006350:	2301      	movs	r3, #1
 8006352:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006354:	f7fd fbd0 	bl	8003af8 <HAL_GetTick>
 8006358:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006360:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006368:	887b      	ldrh	r3, [r7, #2]
 800636a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800636c:	887b      	ldrh	r3, [r7, #2]
 800636e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006370:	7ffb      	ldrb	r3, [r7, #31]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d00c      	beq.n	8006390 <HAL_SPI_TransmitReceive+0x4e>
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800637c:	d106      	bne.n	800638c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d102      	bne.n	800638c <HAL_SPI_TransmitReceive+0x4a>
 8006386:	7ffb      	ldrb	r3, [r7, #31]
 8006388:	2b04      	cmp	r3, #4
 800638a:	d001      	beq.n	8006390 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800638c:	2302      	movs	r3, #2
 800638e:	e1f3      	b.n	8006778 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d005      	beq.n	80063a2 <HAL_SPI_TransmitReceive+0x60>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <HAL_SPI_TransmitReceive+0x60>
 800639c:	887b      	ldrh	r3, [r7, #2]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e1e8      	b.n	8006778 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d101      	bne.n	80063b4 <HAL_SPI_TransmitReceive+0x72>
 80063b0:	2302      	movs	r3, #2
 80063b2:	e1e1      	b.n	8006778 <HAL_SPI_TransmitReceive+0x436>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b04      	cmp	r3, #4
 80063c6:	d003      	beq.n	80063d0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2205      	movs	r2, #5
 80063cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	887a      	ldrh	r2, [r7, #2]
 80063e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	887a      	ldrh	r2, [r7, #2]
 80063e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	887a      	ldrh	r2, [r7, #2]
 80063f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	887a      	ldrh	r2, [r7, #2]
 80063fc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006412:	d802      	bhi.n	800641a <HAL_SPI_TransmitReceive+0xd8>
 8006414:	8abb      	ldrh	r3, [r7, #20]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d908      	bls.n	800642c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006428:	605a      	str	r2, [r3, #4]
 800642a:	e007      	b.n	800643c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685a      	ldr	r2, [r3, #4]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800643a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006446:	2b40      	cmp	r3, #64	@ 0x40
 8006448:	d007      	beq.n	800645a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006458:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006462:	f240 8083 	bls.w	800656c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d002      	beq.n	8006474 <HAL_SPI_TransmitReceive+0x132>
 800646e:	8afb      	ldrh	r3, [r7, #22]
 8006470:	2b01      	cmp	r3, #1
 8006472:	d16f      	bne.n	8006554 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006478:	881a      	ldrh	r2, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006484:	1c9a      	adds	r2, r3, #2
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800648e:	b29b      	uxth	r3, r3
 8006490:	3b01      	subs	r3, #1
 8006492:	b29a      	uxth	r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006498:	e05c      	b.n	8006554 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d11b      	bne.n	80064e0 <HAL_SPI_TransmitReceive+0x19e>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d016      	beq.n	80064e0 <HAL_SPI_TransmitReceive+0x19e>
 80064b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d113      	bne.n	80064e0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064bc:	881a      	ldrh	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064c8:	1c9a      	adds	r2, r3, #2
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	3b01      	subs	r3, #1
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064dc:	2300      	movs	r3, #0
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d11c      	bne.n	8006528 <HAL_SPI_TransmitReceive+0x1e6>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d016      	beq.n	8006528 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68da      	ldr	r2, [r3, #12]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006504:	b292      	uxth	r2, r2
 8006506:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650c:	1c9a      	adds	r2, r3, #2
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006518:	b29b      	uxth	r3, r3
 800651a:	3b01      	subs	r3, #1
 800651c:	b29a      	uxth	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006524:	2301      	movs	r3, #1
 8006526:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006528:	f7fd fae6 	bl	8003af8 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006534:	429a      	cmp	r2, r3
 8006536:	d80d      	bhi.n	8006554 <HAL_SPI_TransmitReceive+0x212>
 8006538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800653e:	d009      	beq.n	8006554 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e111      	b.n	8006778 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006558:	b29b      	uxth	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d19d      	bne.n	800649a <HAL_SPI_TransmitReceive+0x158>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006564:	b29b      	uxth	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d197      	bne.n	800649a <HAL_SPI_TransmitReceive+0x158>
 800656a:	e0e5      	b.n	8006738 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <HAL_SPI_TransmitReceive+0x23a>
 8006574:	8afb      	ldrh	r3, [r7, #22]
 8006576:	2b01      	cmp	r3, #1
 8006578:	f040 80d1 	bne.w	800671e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b01      	cmp	r3, #1
 8006584:	d912      	bls.n	80065ac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658a:	881a      	ldrh	r2, [r3, #0]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006596:	1c9a      	adds	r2, r3, #2
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	3b02      	subs	r3, #2
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065aa:	e0b8      	b.n	800671e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	330c      	adds	r3, #12
 80065b6:	7812      	ldrb	r2, [r2, #0]
 80065b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	1c5a      	adds	r2, r3, #1
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	3b01      	subs	r3, #1
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065d2:	e0a4      	b.n	800671e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d134      	bne.n	800664c <HAL_SPI_TransmitReceive+0x30a>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d02f      	beq.n	800664c <HAL_SPI_TransmitReceive+0x30a>
 80065ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d12c      	bne.n	800664c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d912      	bls.n	8006622 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006600:	881a      	ldrh	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800660c:	1c9a      	adds	r2, r3, #2
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006616:	b29b      	uxth	r3, r3
 8006618:	3b02      	subs	r3, #2
 800661a:	b29a      	uxth	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006620:	e012      	b.n	8006648 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	330c      	adds	r3, #12
 800662c:	7812      	ldrb	r2, [r2, #0]
 800662e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800663e:	b29b      	uxth	r3, r3
 8006640:	3b01      	subs	r3, #1
 8006642:	b29a      	uxth	r2, r3
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006648:	2300      	movs	r3, #0
 800664a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	2b01      	cmp	r3, #1
 8006658:	d148      	bne.n	80066ec <HAL_SPI_TransmitReceive+0x3aa>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006660:	b29b      	uxth	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d042      	beq.n	80066ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b01      	cmp	r3, #1
 8006670:	d923      	bls.n	80066ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68da      	ldr	r2, [r3, #12]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667c:	b292      	uxth	r2, r2
 800667e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006684:	1c9a      	adds	r2, r3, #2
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006690:	b29b      	uxth	r3, r3
 8006692:	3b02      	subs	r3, #2
 8006694:	b29a      	uxth	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d81f      	bhi.n	80066e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685a      	ldr	r2, [r3, #4]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066b6:	605a      	str	r2, [r3, #4]
 80066b8:	e016      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f103 020c 	add.w	r2, r3, #12
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c6:	7812      	ldrb	r2, [r2, #0]
 80066c8:	b2d2      	uxtb	r2, r2
 80066ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d0:	1c5a      	adds	r2, r3, #1
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066dc:	b29b      	uxth	r3, r3
 80066de:	3b01      	subs	r3, #1
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066e8:	2301      	movs	r3, #1
 80066ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80066ec:	f7fd fa04 	bl	8003af8 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	6a3b      	ldr	r3, [r7, #32]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d803      	bhi.n	8006704 <HAL_SPI_TransmitReceive+0x3c2>
 80066fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006702:	d102      	bne.n	800670a <HAL_SPI_TransmitReceive+0x3c8>
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	2b00      	cmp	r3, #0
 8006708:	d109      	bne.n	800671e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e02c      	b.n	8006778 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006722:	b29b      	uxth	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	f47f af55 	bne.w	80065d4 <HAL_SPI_TransmitReceive+0x292>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006730:	b29b      	uxth	r3, r3
 8006732:	2b00      	cmp	r3, #0
 8006734:	f47f af4e 	bne.w	80065d4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006738:	6a3a      	ldr	r2, [r7, #32]
 800673a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f000 f995 	bl	8006a6c <SPI_EndRxTxTransaction>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d008      	beq.n	800675a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2220      	movs	r2, #32
 800674c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e00e      	b.n	8006778 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800676e:	2b00      	cmp	r3, #0
 8006770:	d001      	beq.n	8006776 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e000      	b.n	8006778 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006776:	2300      	movs	r3, #0
  }
}
 8006778:	4618      	mov	r0, r3
 800677a:	3728      	adds	r7, #40	@ 0x28
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b088      	sub	sp, #32
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	603b      	str	r3, [r7, #0]
 800678c:	4613      	mov	r3, r2
 800678e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006790:	f7fd f9b2 	bl	8003af8 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	1a9b      	subs	r3, r3, r2
 800679a:	683a      	ldr	r2, [r7, #0]
 800679c:	4413      	add	r3, r2
 800679e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80067a0:	f7fd f9aa 	bl	8003af8 <HAL_GetTick>
 80067a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067a6:	4b39      	ldr	r3, [pc, #228]	@ (800688c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	015b      	lsls	r3, r3, #5
 80067ac:	0d1b      	lsrs	r3, r3, #20
 80067ae:	69fa      	ldr	r2, [r7, #28]
 80067b0:	fb02 f303 	mul.w	r3, r2, r3
 80067b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067b6:	e054      	b.n	8006862 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067be:	d050      	beq.n	8006862 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067c0:	f7fd f99a 	bl	8003af8 <HAL_GetTick>
 80067c4:	4602      	mov	r2, r0
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	69fa      	ldr	r2, [r7, #28]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d902      	bls.n	80067d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d13d      	bne.n	8006852 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80067e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067ee:	d111      	bne.n	8006814 <SPI_WaitFlagStateUntilTimeout+0x94>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067f8:	d004      	beq.n	8006804 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006802:	d107      	bne.n	8006814 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006812:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800681c:	d10f      	bne.n	800683e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800682c:	601a      	str	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800683c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e017      	b.n	8006882 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006858:	2300      	movs	r3, #0
 800685a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	3b01      	subs	r3, #1
 8006860:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689a      	ldr	r2, [r3, #8]
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	4013      	ands	r3, r2
 800686c:	68ba      	ldr	r2, [r7, #8]
 800686e:	429a      	cmp	r2, r3
 8006870:	bf0c      	ite	eq
 8006872:	2301      	moveq	r3, #1
 8006874:	2300      	movne	r3, #0
 8006876:	b2db      	uxtb	r3, r3
 8006878:	461a      	mov	r2, r3
 800687a:	79fb      	ldrb	r3, [r7, #7]
 800687c:	429a      	cmp	r2, r3
 800687e:	d19b      	bne.n	80067b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3720      	adds	r7, #32
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	20000000 	.word	0x20000000

08006890 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b08a      	sub	sp, #40	@ 0x28
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
 800689c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800689e:	2300      	movs	r3, #0
 80068a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80068a2:	f7fd f929 	bl	8003af8 <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	1a9b      	subs	r3, r3, r2
 80068ac:	683a      	ldr	r2, [r7, #0]
 80068ae:	4413      	add	r3, r2
 80068b0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80068b2:	f7fd f921 	bl	8003af8 <HAL_GetTick>
 80068b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	330c      	adds	r3, #12
 80068be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80068c0:	4b3d      	ldr	r3, [pc, #244]	@ (80069b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	4613      	mov	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4413      	add	r3, r2
 80068ca:	00da      	lsls	r2, r3, #3
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	0d1b      	lsrs	r3, r3, #20
 80068d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d2:	fb02 f303 	mul.w	r3, r2, r3
 80068d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80068d8:	e060      	b.n	800699c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80068e0:	d107      	bne.n	80068f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d104      	bne.n	80068f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80068f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f8:	d050      	beq.n	800699c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068fa:	f7fd f8fd 	bl	8003af8 <HAL_GetTick>
 80068fe:	4602      	mov	r2, r0
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	1ad3      	subs	r3, r2, r3
 8006904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006906:	429a      	cmp	r2, r3
 8006908:	d902      	bls.n	8006910 <SPI_WaitFifoStateUntilTimeout+0x80>
 800690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690c:	2b00      	cmp	r3, #0
 800690e:	d13d      	bne.n	800698c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800691e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006928:	d111      	bne.n	800694e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006932:	d004      	beq.n	800693e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800693c:	d107      	bne.n	800694e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800694c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006956:	d10f      	bne.n	8006978 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006966:	601a      	str	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006976:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e010      	b.n	80069ae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	3b01      	subs	r3, #1
 800699a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	4013      	ands	r3, r2
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d196      	bne.n	80068da <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3728      	adds	r7, #40	@ 0x28
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	20000000 	.word	0x20000000

080069bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af02      	add	r7, sp, #8
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069d0:	d111      	bne.n	80069f6 <SPI_EndRxTransaction+0x3a>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069da:	d004      	beq.n	80069e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069e4:	d107      	bne.n	80069f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069f4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2200      	movs	r2, #0
 80069fe:	2180      	movs	r1, #128	@ 0x80
 8006a00:	68f8      	ldr	r0, [r7, #12]
 8006a02:	f7ff febd 	bl	8006780 <SPI_WaitFlagStateUntilTimeout>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d007      	beq.n	8006a1c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a10:	f043 0220 	orr.w	r2, r3, #32
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e023      	b.n	8006a64 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a24:	d11d      	bne.n	8006a62 <SPI_EndRxTransaction+0xa6>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a2e:	d004      	beq.n	8006a3a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a38:	d113      	bne.n	8006a62 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	9300      	str	r3, [sp, #0]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f7ff ff22 	bl	8006890 <SPI_WaitFifoStateUntilTimeout>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d007      	beq.n	8006a62 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a56:	f043 0220 	orr.w	r2, r3, #32
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e000      	b.n	8006a64 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af02      	add	r7, sp, #8
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	9300      	str	r3, [sp, #0]
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	f7ff ff03 	bl	8006890 <SPI_WaitFifoStateUntilTimeout>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d007      	beq.n	8006aa0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a94:	f043 0220 	orr.w	r2, r3, #32
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e027      	b.n	8006af0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	9300      	str	r3, [sp, #0]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	2180      	movs	r1, #128	@ 0x80
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f7ff fe68 	bl	8006780 <SPI_WaitFlagStateUntilTimeout>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d007      	beq.n	8006ac6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aba:	f043 0220 	orr.w	r2, r3, #32
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e014      	b.n	8006af0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	f7ff fedc 	bl	8006890 <SPI_WaitFifoStateUntilTimeout>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d007      	beq.n	8006aee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae2:	f043 0220 	orr.w	r2, r3, #32
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006aea:	2303      	movs	r3, #3
 8006aec:	e000      	b.n	8006af0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3710      	adds	r7, #16
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e049      	b.n	8006b9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7fc fda0 	bl	8003664 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	3304      	adds	r3, #4
 8006b34:	4619      	mov	r1, r3
 8006b36:	4610      	mov	r0, r2
 8006b38:	f000 f922 	bl	8006d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2201      	movs	r2, #1
 8006b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3708      	adds	r7, #8
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}

08006ba6 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8006ba6:	b580      	push	{r7, lr}
 8006ba8:	b082      	sub	sp, #8
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2202      	movs	r2, #2
 8006bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	6a1a      	ldr	r2, [r3, #32]
 8006bbc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10f      	bne.n	8006be6 <HAL_TIM_Base_DeInit+0x40>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6a1a      	ldr	r2, [r3, #32]
 8006bcc:	f240 4344 	movw	r3, #1092	@ 0x444
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d107      	bne.n	8006be6 <HAL_TIM_Base_DeInit+0x40>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f022 0201 	bic.w	r2, r2, #1
 8006be4:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f7fc fd5c 	bl	80036a4 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3708      	adds	r7, #8
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
	...

08006c60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b085      	sub	sp, #20
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d001      	beq.n	8006c78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e047      	b.n	8006d08 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a23      	ldr	r2, [pc, #140]	@ (8006d14 <HAL_TIM_Base_Start+0xb4>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d01d      	beq.n	8006cc6 <HAL_TIM_Base_Start+0x66>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c92:	d018      	beq.n	8006cc6 <HAL_TIM_Base_Start+0x66>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a1f      	ldr	r2, [pc, #124]	@ (8006d18 <HAL_TIM_Base_Start+0xb8>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d013      	beq.n	8006cc6 <HAL_TIM_Base_Start+0x66>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8006d1c <HAL_TIM_Base_Start+0xbc>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d00e      	beq.n	8006cc6 <HAL_TIM_Base_Start+0x66>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a1c      	ldr	r2, [pc, #112]	@ (8006d20 <HAL_TIM_Base_Start+0xc0>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d009      	beq.n	8006cc6 <HAL_TIM_Base_Start+0x66>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8006d24 <HAL_TIM_Base_Start+0xc4>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d004      	beq.n	8006cc6 <HAL_TIM_Base_Start+0x66>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a19      	ldr	r2, [pc, #100]	@ (8006d28 <HAL_TIM_Base_Start+0xc8>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d115      	bne.n	8006cf2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	689a      	ldr	r2, [r3, #8]
 8006ccc:	4b17      	ldr	r3, [pc, #92]	@ (8006d2c <HAL_TIM_Base_Start+0xcc>)
 8006cce:	4013      	ands	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2b06      	cmp	r3, #6
 8006cd6:	d015      	beq.n	8006d04 <HAL_TIM_Base_Start+0xa4>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cde:	d011      	beq.n	8006d04 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0201 	orr.w	r2, r2, #1
 8006cee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cf0:	e008      	b.n	8006d04 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f042 0201 	orr.w	r2, r2, #1
 8006d00:	601a      	str	r2, [r3, #0]
 8006d02:	e000      	b.n	8006d06 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3714      	adds	r7, #20
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr
 8006d14:	40012c00 	.word	0x40012c00
 8006d18:	40000400 	.word	0x40000400
 8006d1c:	40000800 	.word	0x40000800
 8006d20:	40000c00 	.word	0x40000c00
 8006d24:	40013400 	.word	0x40013400
 8006d28:	40014000 	.word	0x40014000
 8006d2c:	00010007 	.word	0x00010007

08006d30 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6a1a      	ldr	r2, [r3, #32]
 8006d3e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006d42:	4013      	ands	r3, r2
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d10f      	bne.n	8006d68 <HAL_TIM_Base_Stop+0x38>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	6a1a      	ldr	r2, [r3, #32]
 8006d4e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006d52:	4013      	ands	r3, r2
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d107      	bne.n	8006d68 <HAL_TIM_Base_Stop+0x38>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 0201 	bic.w	r2, r2, #1
 8006d66:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	370c      	adds	r7, #12
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
	...

08006d80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a46      	ldr	r2, [pc, #280]	@ (8006eac <TIM_Base_SetConfig+0x12c>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d013      	beq.n	8006dc0 <TIM_Base_SetConfig+0x40>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d9e:	d00f      	beq.n	8006dc0 <TIM_Base_SetConfig+0x40>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a43      	ldr	r2, [pc, #268]	@ (8006eb0 <TIM_Base_SetConfig+0x130>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d00b      	beq.n	8006dc0 <TIM_Base_SetConfig+0x40>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a42      	ldr	r2, [pc, #264]	@ (8006eb4 <TIM_Base_SetConfig+0x134>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d007      	beq.n	8006dc0 <TIM_Base_SetConfig+0x40>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a41      	ldr	r2, [pc, #260]	@ (8006eb8 <TIM_Base_SetConfig+0x138>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d003      	beq.n	8006dc0 <TIM_Base_SetConfig+0x40>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a40      	ldr	r2, [pc, #256]	@ (8006ebc <TIM_Base_SetConfig+0x13c>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d108      	bne.n	8006dd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a35      	ldr	r2, [pc, #212]	@ (8006eac <TIM_Base_SetConfig+0x12c>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d01f      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006de0:	d01b      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a32      	ldr	r2, [pc, #200]	@ (8006eb0 <TIM_Base_SetConfig+0x130>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d017      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a31      	ldr	r2, [pc, #196]	@ (8006eb4 <TIM_Base_SetConfig+0x134>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d013      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a30      	ldr	r2, [pc, #192]	@ (8006eb8 <TIM_Base_SetConfig+0x138>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d00f      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a2f      	ldr	r2, [pc, #188]	@ (8006ebc <TIM_Base_SetConfig+0x13c>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d00b      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a2e      	ldr	r2, [pc, #184]	@ (8006ec0 <TIM_Base_SetConfig+0x140>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d007      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a2d      	ldr	r2, [pc, #180]	@ (8006ec4 <TIM_Base_SetConfig+0x144>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d003      	beq.n	8006e1a <TIM_Base_SetConfig+0x9a>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a2c      	ldr	r2, [pc, #176]	@ (8006ec8 <TIM_Base_SetConfig+0x148>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d108      	bne.n	8006e2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	68fa      	ldr	r2, [r7, #12]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	695b      	ldr	r3, [r3, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	689a      	ldr	r2, [r3, #8]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a16      	ldr	r2, [pc, #88]	@ (8006eac <TIM_Base_SetConfig+0x12c>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00f      	beq.n	8006e78 <TIM_Base_SetConfig+0xf8>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a18      	ldr	r2, [pc, #96]	@ (8006ebc <TIM_Base_SetConfig+0x13c>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d00b      	beq.n	8006e78 <TIM_Base_SetConfig+0xf8>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a17      	ldr	r2, [pc, #92]	@ (8006ec0 <TIM_Base_SetConfig+0x140>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d007      	beq.n	8006e78 <TIM_Base_SetConfig+0xf8>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4a16      	ldr	r2, [pc, #88]	@ (8006ec4 <TIM_Base_SetConfig+0x144>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d003      	beq.n	8006e78 <TIM_Base_SetConfig+0xf8>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a15      	ldr	r2, [pc, #84]	@ (8006ec8 <TIM_Base_SetConfig+0x148>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d103      	bne.n	8006e80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	691a      	ldr	r2, [r3, #16]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d105      	bne.n	8006e9e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	f023 0201 	bic.w	r2, r3, #1
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	611a      	str	r2, [r3, #16]
  }
}
 8006e9e:	bf00      	nop
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	40012c00 	.word	0x40012c00
 8006eb0:	40000400 	.word	0x40000400
 8006eb4:	40000800 	.word	0x40000800
 8006eb8:	40000c00 	.word	0x40000c00
 8006ebc:	40013400 	.word	0x40013400
 8006ec0:	40014000 	.word	0x40014000
 8006ec4:	40014400 	.word	0x40014400
 8006ec8:	40014800 	.word	0x40014800

08006ecc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b082      	sub	sp, #8
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e040      	b.n	8006f60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d106      	bne.n	8006ef4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7fc fbf2 	bl	80036d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2224      	movs	r2, #36	@ 0x24
 8006ef8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0201 	bic.w	r2, r2, #1
 8006f08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d002      	beq.n	8006f18 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fb6a 	bl	80075ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 f8af 	bl	800707c <UART_SetConfig>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d101      	bne.n	8006f28 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e01b      	b.n	8006f60 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	685a      	ldr	r2, [r3, #4]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689a      	ldr	r2, [r3, #8]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f042 0201 	orr.w	r2, r2, #1
 8006f56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 fbe9 	bl	8007730 <UART_CheckIdleState>
 8006f5e:	4603      	mov	r3, r0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3708      	adds	r7, #8
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b08a      	sub	sp, #40	@ 0x28
 8006f6c:	af02      	add	r7, sp, #8
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	603b      	str	r3, [r7, #0]
 8006f74:	4613      	mov	r3, r2
 8006f76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f7c:	2b20      	cmp	r3, #32
 8006f7e:	d177      	bne.n	8007070 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d002      	beq.n	8006f8c <HAL_UART_Transmit+0x24>
 8006f86:	88fb      	ldrh	r3, [r7, #6]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d101      	bne.n	8006f90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e070      	b.n	8007072 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2221      	movs	r2, #33	@ 0x21
 8006f9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f9e:	f7fc fdab 	bl	8003af8 <HAL_GetTick>
 8006fa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	88fa      	ldrh	r2, [r7, #6]
 8006fa8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	88fa      	ldrh	r2, [r7, #6]
 8006fb0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fbc:	d108      	bne.n	8006fd0 <HAL_UART_Transmit+0x68>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d104      	bne.n	8006fd0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	61bb      	str	r3, [r7, #24]
 8006fce:	e003      	b.n	8006fd8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006fd8:	e02f      	b.n	800703a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2180      	movs	r1, #128	@ 0x80
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f000 fc4b 	bl	8007880 <UART_WaitOnFlagUntilTimeout>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d004      	beq.n	8006ffa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2220      	movs	r2, #32
 8006ff4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e03b      	b.n	8007072 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10b      	bne.n	8007018 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	881a      	ldrh	r2, [r3, #0]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800700c:	b292      	uxth	r2, r2
 800700e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	3302      	adds	r3, #2
 8007014:	61bb      	str	r3, [r7, #24]
 8007016:	e007      	b.n	8007028 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	781a      	ldrb	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	3301      	adds	r3, #1
 8007026:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800702e:	b29b      	uxth	r3, r3
 8007030:	3b01      	subs	r3, #1
 8007032:	b29a      	uxth	r2, r3
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007040:	b29b      	uxth	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1c9      	bne.n	8006fda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	2200      	movs	r2, #0
 800704e:	2140      	movs	r1, #64	@ 0x40
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f000 fc15 	bl	8007880 <UART_WaitOnFlagUntilTimeout>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d004      	beq.n	8007066 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2220      	movs	r2, #32
 8007060:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e005      	b.n	8007072 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2220      	movs	r2, #32
 800706a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800706c:	2300      	movs	r3, #0
 800706e:	e000      	b.n	8007072 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007070:	2302      	movs	r3, #2
  }
}
 8007072:	4618      	mov	r0, r3
 8007074:	3720      	adds	r7, #32
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
	...

0800707c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800707c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007080:	b08a      	sub	sp, #40	@ 0x28
 8007082:	af00      	add	r7, sp, #0
 8007084:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007086:	2300      	movs	r3, #0
 8007088:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	689a      	ldr	r2, [r3, #8]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	691b      	ldr	r3, [r3, #16]
 8007094:	431a      	orrs	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	431a      	orrs	r2, r3
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	69db      	ldr	r3, [r3, #28]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	4ba4      	ldr	r3, [pc, #656]	@ (800733c <UART_SetConfig+0x2c0>)
 80070ac:	4013      	ands	r3, r2
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	6812      	ldr	r2, [r2, #0]
 80070b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070b4:	430b      	orrs	r3, r1
 80070b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	68da      	ldr	r2, [r3, #12]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	430a      	orrs	r2, r1
 80070cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	699b      	ldr	r3, [r3, #24]
 80070d2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a99      	ldr	r2, [pc, #612]	@ (8007340 <UART_SetConfig+0x2c4>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d004      	beq.n	80070e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070e4:	4313      	orrs	r3, r2
 80070e6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070f8:	430a      	orrs	r2, r1
 80070fa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a90      	ldr	r2, [pc, #576]	@ (8007344 <UART_SetConfig+0x2c8>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d126      	bne.n	8007154 <UART_SetConfig+0xd8>
 8007106:	4b90      	ldr	r3, [pc, #576]	@ (8007348 <UART_SetConfig+0x2cc>)
 8007108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800710c:	f003 0303 	and.w	r3, r3, #3
 8007110:	2b03      	cmp	r3, #3
 8007112:	d81b      	bhi.n	800714c <UART_SetConfig+0xd0>
 8007114:	a201      	add	r2, pc, #4	@ (adr r2, 800711c <UART_SetConfig+0xa0>)
 8007116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711a:	bf00      	nop
 800711c:	0800712d 	.word	0x0800712d
 8007120:	0800713d 	.word	0x0800713d
 8007124:	08007135 	.word	0x08007135
 8007128:	08007145 	.word	0x08007145
 800712c:	2301      	movs	r3, #1
 800712e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007132:	e116      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007134:	2302      	movs	r3, #2
 8007136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800713a:	e112      	b.n	8007362 <UART_SetConfig+0x2e6>
 800713c:	2304      	movs	r3, #4
 800713e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007142:	e10e      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007144:	2308      	movs	r3, #8
 8007146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800714a:	e10a      	b.n	8007362 <UART_SetConfig+0x2e6>
 800714c:	2310      	movs	r3, #16
 800714e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007152:	e106      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a7c      	ldr	r2, [pc, #496]	@ (800734c <UART_SetConfig+0x2d0>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d138      	bne.n	80071d0 <UART_SetConfig+0x154>
 800715e:	4b7a      	ldr	r3, [pc, #488]	@ (8007348 <UART_SetConfig+0x2cc>)
 8007160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007164:	f003 030c 	and.w	r3, r3, #12
 8007168:	2b0c      	cmp	r3, #12
 800716a:	d82d      	bhi.n	80071c8 <UART_SetConfig+0x14c>
 800716c:	a201      	add	r2, pc, #4	@ (adr r2, 8007174 <UART_SetConfig+0xf8>)
 800716e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007172:	bf00      	nop
 8007174:	080071a9 	.word	0x080071a9
 8007178:	080071c9 	.word	0x080071c9
 800717c:	080071c9 	.word	0x080071c9
 8007180:	080071c9 	.word	0x080071c9
 8007184:	080071b9 	.word	0x080071b9
 8007188:	080071c9 	.word	0x080071c9
 800718c:	080071c9 	.word	0x080071c9
 8007190:	080071c9 	.word	0x080071c9
 8007194:	080071b1 	.word	0x080071b1
 8007198:	080071c9 	.word	0x080071c9
 800719c:	080071c9 	.word	0x080071c9
 80071a0:	080071c9 	.word	0x080071c9
 80071a4:	080071c1 	.word	0x080071c1
 80071a8:	2300      	movs	r3, #0
 80071aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ae:	e0d8      	b.n	8007362 <UART_SetConfig+0x2e6>
 80071b0:	2302      	movs	r3, #2
 80071b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071b6:	e0d4      	b.n	8007362 <UART_SetConfig+0x2e6>
 80071b8:	2304      	movs	r3, #4
 80071ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071be:	e0d0      	b.n	8007362 <UART_SetConfig+0x2e6>
 80071c0:	2308      	movs	r3, #8
 80071c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071c6:	e0cc      	b.n	8007362 <UART_SetConfig+0x2e6>
 80071c8:	2310      	movs	r3, #16
 80071ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ce:	e0c8      	b.n	8007362 <UART_SetConfig+0x2e6>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a5e      	ldr	r2, [pc, #376]	@ (8007350 <UART_SetConfig+0x2d4>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d125      	bne.n	8007226 <UART_SetConfig+0x1aa>
 80071da:	4b5b      	ldr	r3, [pc, #364]	@ (8007348 <UART_SetConfig+0x2cc>)
 80071dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80071e4:	2b30      	cmp	r3, #48	@ 0x30
 80071e6:	d016      	beq.n	8007216 <UART_SetConfig+0x19a>
 80071e8:	2b30      	cmp	r3, #48	@ 0x30
 80071ea:	d818      	bhi.n	800721e <UART_SetConfig+0x1a2>
 80071ec:	2b20      	cmp	r3, #32
 80071ee:	d00a      	beq.n	8007206 <UART_SetConfig+0x18a>
 80071f0:	2b20      	cmp	r3, #32
 80071f2:	d814      	bhi.n	800721e <UART_SetConfig+0x1a2>
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d002      	beq.n	80071fe <UART_SetConfig+0x182>
 80071f8:	2b10      	cmp	r3, #16
 80071fa:	d008      	beq.n	800720e <UART_SetConfig+0x192>
 80071fc:	e00f      	b.n	800721e <UART_SetConfig+0x1a2>
 80071fe:	2300      	movs	r3, #0
 8007200:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007204:	e0ad      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007206:	2302      	movs	r3, #2
 8007208:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800720c:	e0a9      	b.n	8007362 <UART_SetConfig+0x2e6>
 800720e:	2304      	movs	r3, #4
 8007210:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007214:	e0a5      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007216:	2308      	movs	r3, #8
 8007218:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800721c:	e0a1      	b.n	8007362 <UART_SetConfig+0x2e6>
 800721e:	2310      	movs	r3, #16
 8007220:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007224:	e09d      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a4a      	ldr	r2, [pc, #296]	@ (8007354 <UART_SetConfig+0x2d8>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d125      	bne.n	800727c <UART_SetConfig+0x200>
 8007230:	4b45      	ldr	r3, [pc, #276]	@ (8007348 <UART_SetConfig+0x2cc>)
 8007232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007236:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800723a:	2bc0      	cmp	r3, #192	@ 0xc0
 800723c:	d016      	beq.n	800726c <UART_SetConfig+0x1f0>
 800723e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007240:	d818      	bhi.n	8007274 <UART_SetConfig+0x1f8>
 8007242:	2b80      	cmp	r3, #128	@ 0x80
 8007244:	d00a      	beq.n	800725c <UART_SetConfig+0x1e0>
 8007246:	2b80      	cmp	r3, #128	@ 0x80
 8007248:	d814      	bhi.n	8007274 <UART_SetConfig+0x1f8>
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <UART_SetConfig+0x1d8>
 800724e:	2b40      	cmp	r3, #64	@ 0x40
 8007250:	d008      	beq.n	8007264 <UART_SetConfig+0x1e8>
 8007252:	e00f      	b.n	8007274 <UART_SetConfig+0x1f8>
 8007254:	2300      	movs	r3, #0
 8007256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800725a:	e082      	b.n	8007362 <UART_SetConfig+0x2e6>
 800725c:	2302      	movs	r3, #2
 800725e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007262:	e07e      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007264:	2304      	movs	r3, #4
 8007266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800726a:	e07a      	b.n	8007362 <UART_SetConfig+0x2e6>
 800726c:	2308      	movs	r3, #8
 800726e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007272:	e076      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007274:	2310      	movs	r3, #16
 8007276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800727a:	e072      	b.n	8007362 <UART_SetConfig+0x2e6>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a35      	ldr	r2, [pc, #212]	@ (8007358 <UART_SetConfig+0x2dc>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d12a      	bne.n	80072dc <UART_SetConfig+0x260>
 8007286:	4b30      	ldr	r3, [pc, #192]	@ (8007348 <UART_SetConfig+0x2cc>)
 8007288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800728c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007290:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007294:	d01a      	beq.n	80072cc <UART_SetConfig+0x250>
 8007296:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800729a:	d81b      	bhi.n	80072d4 <UART_SetConfig+0x258>
 800729c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072a0:	d00c      	beq.n	80072bc <UART_SetConfig+0x240>
 80072a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072a6:	d815      	bhi.n	80072d4 <UART_SetConfig+0x258>
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <UART_SetConfig+0x238>
 80072ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072b0:	d008      	beq.n	80072c4 <UART_SetConfig+0x248>
 80072b2:	e00f      	b.n	80072d4 <UART_SetConfig+0x258>
 80072b4:	2300      	movs	r3, #0
 80072b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072ba:	e052      	b.n	8007362 <UART_SetConfig+0x2e6>
 80072bc:	2302      	movs	r3, #2
 80072be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072c2:	e04e      	b.n	8007362 <UART_SetConfig+0x2e6>
 80072c4:	2304      	movs	r3, #4
 80072c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072ca:	e04a      	b.n	8007362 <UART_SetConfig+0x2e6>
 80072cc:	2308      	movs	r3, #8
 80072ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072d2:	e046      	b.n	8007362 <UART_SetConfig+0x2e6>
 80072d4:	2310      	movs	r3, #16
 80072d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072da:	e042      	b.n	8007362 <UART_SetConfig+0x2e6>
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a17      	ldr	r2, [pc, #92]	@ (8007340 <UART_SetConfig+0x2c4>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d13a      	bne.n	800735c <UART_SetConfig+0x2e0>
 80072e6:	4b18      	ldr	r3, [pc, #96]	@ (8007348 <UART_SetConfig+0x2cc>)
 80072e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80072f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072f4:	d01a      	beq.n	800732c <UART_SetConfig+0x2b0>
 80072f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072fa:	d81b      	bhi.n	8007334 <UART_SetConfig+0x2b8>
 80072fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007300:	d00c      	beq.n	800731c <UART_SetConfig+0x2a0>
 8007302:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007306:	d815      	bhi.n	8007334 <UART_SetConfig+0x2b8>
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <UART_SetConfig+0x298>
 800730c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007310:	d008      	beq.n	8007324 <UART_SetConfig+0x2a8>
 8007312:	e00f      	b.n	8007334 <UART_SetConfig+0x2b8>
 8007314:	2300      	movs	r3, #0
 8007316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800731a:	e022      	b.n	8007362 <UART_SetConfig+0x2e6>
 800731c:	2302      	movs	r3, #2
 800731e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007322:	e01e      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007324:	2304      	movs	r3, #4
 8007326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800732a:	e01a      	b.n	8007362 <UART_SetConfig+0x2e6>
 800732c:	2308      	movs	r3, #8
 800732e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007332:	e016      	b.n	8007362 <UART_SetConfig+0x2e6>
 8007334:	2310      	movs	r3, #16
 8007336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800733a:	e012      	b.n	8007362 <UART_SetConfig+0x2e6>
 800733c:	efff69f3 	.word	0xefff69f3
 8007340:	40008000 	.word	0x40008000
 8007344:	40013800 	.word	0x40013800
 8007348:	40021000 	.word	0x40021000
 800734c:	40004400 	.word	0x40004400
 8007350:	40004800 	.word	0x40004800
 8007354:	40004c00 	.word	0x40004c00
 8007358:	40005000 	.word	0x40005000
 800735c:	2310      	movs	r3, #16
 800735e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a9f      	ldr	r2, [pc, #636]	@ (80075e4 <UART_SetConfig+0x568>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d17a      	bne.n	8007462 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800736c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007370:	2b08      	cmp	r3, #8
 8007372:	d824      	bhi.n	80073be <UART_SetConfig+0x342>
 8007374:	a201      	add	r2, pc, #4	@ (adr r2, 800737c <UART_SetConfig+0x300>)
 8007376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737a:	bf00      	nop
 800737c:	080073a1 	.word	0x080073a1
 8007380:	080073bf 	.word	0x080073bf
 8007384:	080073a9 	.word	0x080073a9
 8007388:	080073bf 	.word	0x080073bf
 800738c:	080073af 	.word	0x080073af
 8007390:	080073bf 	.word	0x080073bf
 8007394:	080073bf 	.word	0x080073bf
 8007398:	080073bf 	.word	0x080073bf
 800739c:	080073b7 	.word	0x080073b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073a0:	f7fd fcf6 	bl	8004d90 <HAL_RCC_GetPCLK1Freq>
 80073a4:	61f8      	str	r0, [r7, #28]
        break;
 80073a6:	e010      	b.n	80073ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073a8:	4b8f      	ldr	r3, [pc, #572]	@ (80075e8 <UART_SetConfig+0x56c>)
 80073aa:	61fb      	str	r3, [r7, #28]
        break;
 80073ac:	e00d      	b.n	80073ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ae:	f7fd fc57 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 80073b2:	61f8      	str	r0, [r7, #28]
        break;
 80073b4:	e009      	b.n	80073ca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073ba:	61fb      	str	r3, [r7, #28]
        break;
 80073bc:	e005      	b.n	80073ca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80073be:	2300      	movs	r3, #0
 80073c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80073c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f000 80fb 	beq.w	80075c8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	4613      	mov	r3, r2
 80073d8:	005b      	lsls	r3, r3, #1
 80073da:	4413      	add	r3, r2
 80073dc:	69fa      	ldr	r2, [r7, #28]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d305      	bcc.n	80073ee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80073e8:	69fa      	ldr	r2, [r7, #28]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d903      	bls.n	80073f6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80073f4:	e0e8      	b.n	80075c8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	2200      	movs	r2, #0
 80073fa:	461c      	mov	r4, r3
 80073fc:	4615      	mov	r5, r2
 80073fe:	f04f 0200 	mov.w	r2, #0
 8007402:	f04f 0300 	mov.w	r3, #0
 8007406:	022b      	lsls	r3, r5, #8
 8007408:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800740c:	0222      	lsls	r2, r4, #8
 800740e:	68f9      	ldr	r1, [r7, #12]
 8007410:	6849      	ldr	r1, [r1, #4]
 8007412:	0849      	lsrs	r1, r1, #1
 8007414:	2000      	movs	r0, #0
 8007416:	4688      	mov	r8, r1
 8007418:	4681      	mov	r9, r0
 800741a:	eb12 0a08 	adds.w	sl, r2, r8
 800741e:	eb43 0b09 	adc.w	fp, r3, r9
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	603b      	str	r3, [r7, #0]
 800742a:	607a      	str	r2, [r7, #4]
 800742c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007430:	4650      	mov	r0, sl
 8007432:	4659      	mov	r1, fp
 8007434:	f7f9 fc28 	bl	8000c88 <__aeabi_uldivmod>
 8007438:	4602      	mov	r2, r0
 800743a:	460b      	mov	r3, r1
 800743c:	4613      	mov	r3, r2
 800743e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007440:	69bb      	ldr	r3, [r7, #24]
 8007442:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007446:	d308      	bcc.n	800745a <UART_SetConfig+0x3de>
 8007448:	69bb      	ldr	r3, [r7, #24]
 800744a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800744e:	d204      	bcs.n	800745a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	69ba      	ldr	r2, [r7, #24]
 8007456:	60da      	str	r2, [r3, #12]
 8007458:	e0b6      	b.n	80075c8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007460:	e0b2      	b.n	80075c8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	69db      	ldr	r3, [r3, #28]
 8007466:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800746a:	d15e      	bne.n	800752a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800746c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007470:	2b08      	cmp	r3, #8
 8007472:	d828      	bhi.n	80074c6 <UART_SetConfig+0x44a>
 8007474:	a201      	add	r2, pc, #4	@ (adr r2, 800747c <UART_SetConfig+0x400>)
 8007476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747a:	bf00      	nop
 800747c:	080074a1 	.word	0x080074a1
 8007480:	080074a9 	.word	0x080074a9
 8007484:	080074b1 	.word	0x080074b1
 8007488:	080074c7 	.word	0x080074c7
 800748c:	080074b7 	.word	0x080074b7
 8007490:	080074c7 	.word	0x080074c7
 8007494:	080074c7 	.word	0x080074c7
 8007498:	080074c7 	.word	0x080074c7
 800749c:	080074bf 	.word	0x080074bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074a0:	f7fd fc76 	bl	8004d90 <HAL_RCC_GetPCLK1Freq>
 80074a4:	61f8      	str	r0, [r7, #28]
        break;
 80074a6:	e014      	b.n	80074d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074a8:	f7fd fc88 	bl	8004dbc <HAL_RCC_GetPCLK2Freq>
 80074ac:	61f8      	str	r0, [r7, #28]
        break;
 80074ae:	e010      	b.n	80074d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074b0:	4b4d      	ldr	r3, [pc, #308]	@ (80075e8 <UART_SetConfig+0x56c>)
 80074b2:	61fb      	str	r3, [r7, #28]
        break;
 80074b4:	e00d      	b.n	80074d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074b6:	f7fd fbd3 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 80074ba:	61f8      	str	r0, [r7, #28]
        break;
 80074bc:	e009      	b.n	80074d2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074c2:	61fb      	str	r3, [r7, #28]
        break;
 80074c4:	e005      	b.n	80074d2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80074c6:	2300      	movs	r3, #0
 80074c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80074d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d077      	beq.n	80075c8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	005a      	lsls	r2, r3, #1
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	085b      	lsrs	r3, r3, #1
 80074e2:	441a      	add	r2, r3
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	2b0f      	cmp	r3, #15
 80074f2:	d916      	bls.n	8007522 <UART_SetConfig+0x4a6>
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074fa:	d212      	bcs.n	8007522 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074fc:	69bb      	ldr	r3, [r7, #24]
 80074fe:	b29b      	uxth	r3, r3
 8007500:	f023 030f 	bic.w	r3, r3, #15
 8007504:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	085b      	lsrs	r3, r3, #1
 800750a:	b29b      	uxth	r3, r3
 800750c:	f003 0307 	and.w	r3, r3, #7
 8007510:	b29a      	uxth	r2, r3
 8007512:	8afb      	ldrh	r3, [r7, #22]
 8007514:	4313      	orrs	r3, r2
 8007516:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	8afa      	ldrh	r2, [r7, #22]
 800751e:	60da      	str	r2, [r3, #12]
 8007520:	e052      	b.n	80075c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007528:	e04e      	b.n	80075c8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800752a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800752e:	2b08      	cmp	r3, #8
 8007530:	d827      	bhi.n	8007582 <UART_SetConfig+0x506>
 8007532:	a201      	add	r2, pc, #4	@ (adr r2, 8007538 <UART_SetConfig+0x4bc>)
 8007534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007538:	0800755d 	.word	0x0800755d
 800753c:	08007565 	.word	0x08007565
 8007540:	0800756d 	.word	0x0800756d
 8007544:	08007583 	.word	0x08007583
 8007548:	08007573 	.word	0x08007573
 800754c:	08007583 	.word	0x08007583
 8007550:	08007583 	.word	0x08007583
 8007554:	08007583 	.word	0x08007583
 8007558:	0800757b 	.word	0x0800757b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800755c:	f7fd fc18 	bl	8004d90 <HAL_RCC_GetPCLK1Freq>
 8007560:	61f8      	str	r0, [r7, #28]
        break;
 8007562:	e014      	b.n	800758e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007564:	f7fd fc2a 	bl	8004dbc <HAL_RCC_GetPCLK2Freq>
 8007568:	61f8      	str	r0, [r7, #28]
        break;
 800756a:	e010      	b.n	800758e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800756c:	4b1e      	ldr	r3, [pc, #120]	@ (80075e8 <UART_SetConfig+0x56c>)
 800756e:	61fb      	str	r3, [r7, #28]
        break;
 8007570:	e00d      	b.n	800758e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007572:	f7fd fb75 	bl	8004c60 <HAL_RCC_GetSysClockFreq>
 8007576:	61f8      	str	r0, [r7, #28]
        break;
 8007578:	e009      	b.n	800758e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800757a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800757e:	61fb      	str	r3, [r7, #28]
        break;
 8007580:	e005      	b.n	800758e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007582:	2300      	movs	r3, #0
 8007584:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800758c:	bf00      	nop
    }

    if (pclk != 0U)
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d019      	beq.n	80075c8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	085a      	lsrs	r2, r3, #1
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	441a      	add	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80075a6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	2b0f      	cmp	r3, #15
 80075ac:	d909      	bls.n	80075c2 <UART_SetConfig+0x546>
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075b4:	d205      	bcs.n	80075c2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	60da      	str	r2, [r3, #12]
 80075c0:	e002      	b.n	80075c8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80075d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3728      	adds	r7, #40	@ 0x28
 80075dc:	46bd      	mov	sp, r7
 80075de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075e2:	bf00      	nop
 80075e4:	40008000 	.word	0x40008000
 80075e8:	00f42400 	.word	0x00f42400

080075ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f8:	f003 0308 	and.w	r3, r3, #8
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00a      	beq.n	8007616 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	430a      	orrs	r2, r1
 8007614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00a      	beq.n	8007638 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	430a      	orrs	r2, r1
 8007636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763c:	f003 0302 	and.w	r3, r3, #2
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00a      	beq.n	800765a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	430a      	orrs	r2, r1
 8007658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765e:	f003 0304 	and.w	r3, r3, #4
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00a      	beq.n	800767c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	430a      	orrs	r2, r1
 800767a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007680:	f003 0310 	and.w	r3, r3, #16
 8007684:	2b00      	cmp	r3, #0
 8007686:	d00a      	beq.n	800769e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	430a      	orrs	r2, r1
 800769c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a2:	f003 0320 	and.w	r3, r3, #32
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00a      	beq.n	80076c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	430a      	orrs	r2, r1
 80076be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d01a      	beq.n	8007702 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	430a      	orrs	r2, r1
 80076e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076ea:	d10a      	bne.n	8007702 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	430a      	orrs	r2, r1
 8007700:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800770a:	2b00      	cmp	r3, #0
 800770c:	d00a      	beq.n	8007724 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	430a      	orrs	r2, r1
 8007722:	605a      	str	r2, [r3, #4]
  }
}
 8007724:	bf00      	nop
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b098      	sub	sp, #96	@ 0x60
 8007734:	af02      	add	r7, sp, #8
 8007736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007740:	f7fc f9da 	bl	8003af8 <HAL_GetTick>
 8007744:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 0308 	and.w	r3, r3, #8
 8007750:	2b08      	cmp	r3, #8
 8007752:	d12e      	bne.n	80077b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007754:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800775c:	2200      	movs	r2, #0
 800775e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f88c 	bl	8007880 <UART_WaitOnFlagUntilTimeout>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d021      	beq.n	80077b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007776:	e853 3f00 	ldrex	r3, [r3]
 800777a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800777c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800777e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007782:	653b      	str	r3, [r7, #80]	@ 0x50
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	461a      	mov	r2, r3
 800778a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800778c:	647b      	str	r3, [r7, #68]	@ 0x44
 800778e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007790:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007794:	e841 2300 	strex	r3, r2, [r1]
 8007798:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800779a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800779c:	2b00      	cmp	r3, #0
 800779e:	d1e6      	bne.n	800776e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2220      	movs	r2, #32
 80077a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e062      	b.n	8007878 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0304 	and.w	r3, r3, #4
 80077bc:	2b04      	cmp	r3, #4
 80077be:	d149      	bne.n	8007854 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077c4:	9300      	str	r3, [sp, #0]
 80077c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077c8:	2200      	movs	r2, #0
 80077ca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f856 	bl	8007880 <UART_WaitOnFlagUntilTimeout>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d03c      	beq.n	8007854 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e2:	e853 3f00 	ldrex	r3, [r3]
 80077e6:	623b      	str	r3, [r7, #32]
   return(result);
 80077e8:	6a3b      	ldr	r3, [r7, #32]
 80077ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	461a      	mov	r2, r3
 80077f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80077fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007800:	e841 2300 	strex	r3, r2, [r1]
 8007804:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007808:	2b00      	cmp	r3, #0
 800780a:	d1e6      	bne.n	80077da <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	3308      	adds	r3, #8
 8007812:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	e853 3f00 	ldrex	r3, [r3]
 800781a:	60fb      	str	r3, [r7, #12]
   return(result);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f023 0301 	bic.w	r3, r3, #1
 8007822:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	3308      	adds	r3, #8
 800782a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800782c:	61fa      	str	r2, [r7, #28]
 800782e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007830:	69b9      	ldr	r1, [r7, #24]
 8007832:	69fa      	ldr	r2, [r7, #28]
 8007834:	e841 2300 	strex	r3, r2, [r1]
 8007838:	617b      	str	r3, [r7, #20]
   return(result);
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1e5      	bne.n	800780c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2220      	movs	r2, #32
 8007844:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	e011      	b.n	8007878 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2220      	movs	r2, #32
 8007858:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2220      	movs	r2, #32
 800785e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2200      	movs	r2, #0
 8007872:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007876:	2300      	movs	r3, #0
}
 8007878:	4618      	mov	r0, r3
 800787a:	3758      	adds	r7, #88	@ 0x58
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b084      	sub	sp, #16
 8007884:	af00      	add	r7, sp, #0
 8007886:	60f8      	str	r0, [r7, #12]
 8007888:	60b9      	str	r1, [r7, #8]
 800788a:	603b      	str	r3, [r7, #0]
 800788c:	4613      	mov	r3, r2
 800788e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007890:	e04f      	b.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007898:	d04b      	beq.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800789a:	f7fc f92d 	bl	8003af8 <HAL_GetTick>
 800789e:	4602      	mov	r2, r0
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	69ba      	ldr	r2, [r7, #24]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d302      	bcc.n	80078b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078b0:	2303      	movs	r3, #3
 80078b2:	e04e      	b.n	8007952 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0304 	and.w	r3, r3, #4
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d037      	beq.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	2b80      	cmp	r3, #128	@ 0x80
 80078c6:	d034      	beq.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2b40      	cmp	r3, #64	@ 0x40
 80078cc:	d031      	beq.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	f003 0308 	and.w	r3, r3, #8
 80078d8:	2b08      	cmp	r3, #8
 80078da:	d110      	bne.n	80078fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2208      	movs	r2, #8
 80078e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80078e4:	68f8      	ldr	r0, [r7, #12]
 80078e6:	f000 f838 	bl	800795a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2208      	movs	r2, #8
 80078ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e029      	b.n	8007952 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	69db      	ldr	r3, [r3, #28]
 8007904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800790c:	d111      	bne.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007916:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f000 f81e 	bl	800795a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2220      	movs	r2, #32
 8007922:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e00f      	b.n	8007952 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	69da      	ldr	r2, [r3, #28]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	4013      	ands	r3, r2
 800793c:	68ba      	ldr	r2, [r7, #8]
 800793e:	429a      	cmp	r2, r3
 8007940:	bf0c      	ite	eq
 8007942:	2301      	moveq	r3, #1
 8007944:	2300      	movne	r3, #0
 8007946:	b2db      	uxtb	r3, r3
 8007948:	461a      	mov	r2, r3
 800794a:	79fb      	ldrb	r3, [r7, #7]
 800794c:	429a      	cmp	r2, r3
 800794e:	d0a0      	beq.n	8007892 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3710      	adds	r7, #16
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800795a:	b480      	push	{r7}
 800795c:	b095      	sub	sp, #84	@ 0x54
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800796a:	e853 3f00 	ldrex	r3, [r3]
 800796e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007972:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007976:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	461a      	mov	r2, r3
 800797e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007980:	643b      	str	r3, [r7, #64]	@ 0x40
 8007982:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007984:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007986:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007988:	e841 2300 	strex	r3, r2, [r1]
 800798c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800798e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1e6      	bne.n	8007962 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	3308      	adds	r3, #8
 800799a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	e853 3f00 	ldrex	r3, [r3]
 80079a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	f023 0301 	bic.w	r3, r3, #1
 80079aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	3308      	adds	r3, #8
 80079b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079bc:	e841 2300 	strex	r3, r2, [r1]
 80079c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80079c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1e5      	bne.n	8007994 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d118      	bne.n	8007a02 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	f023 0310 	bic.w	r3, r3, #16
 80079e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	461a      	mov	r2, r3
 80079ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079ee:	61bb      	str	r3, [r7, #24]
 80079f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	6979      	ldr	r1, [r7, #20]
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	613b      	str	r3, [r7, #16]
   return(result);
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1e6      	bne.n	80079d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2220      	movs	r2, #32
 8007a06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007a16:	bf00      	nop
 8007a18:	3754      	adds	r7, #84	@ 0x54
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr

08007a22 <__cvt>:
 8007a22:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a26:	ec57 6b10 	vmov	r6, r7, d0
 8007a2a:	2f00      	cmp	r7, #0
 8007a2c:	460c      	mov	r4, r1
 8007a2e:	4619      	mov	r1, r3
 8007a30:	463b      	mov	r3, r7
 8007a32:	bfbb      	ittet	lt
 8007a34:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007a38:	461f      	movlt	r7, r3
 8007a3a:	2300      	movge	r3, #0
 8007a3c:	232d      	movlt	r3, #45	@ 0x2d
 8007a3e:	700b      	strb	r3, [r1, #0]
 8007a40:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a42:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007a46:	4691      	mov	r9, r2
 8007a48:	f023 0820 	bic.w	r8, r3, #32
 8007a4c:	bfbc      	itt	lt
 8007a4e:	4632      	movlt	r2, r6
 8007a50:	4616      	movlt	r6, r2
 8007a52:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a56:	d005      	beq.n	8007a64 <__cvt+0x42>
 8007a58:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007a5c:	d100      	bne.n	8007a60 <__cvt+0x3e>
 8007a5e:	3401      	adds	r4, #1
 8007a60:	2102      	movs	r1, #2
 8007a62:	e000      	b.n	8007a66 <__cvt+0x44>
 8007a64:	2103      	movs	r1, #3
 8007a66:	ab03      	add	r3, sp, #12
 8007a68:	9301      	str	r3, [sp, #4]
 8007a6a:	ab02      	add	r3, sp, #8
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	ec47 6b10 	vmov	d0, r6, r7
 8007a72:	4653      	mov	r3, sl
 8007a74:	4622      	mov	r2, r4
 8007a76:	f001 f86f 	bl	8008b58 <_dtoa_r>
 8007a7a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007a7e:	4605      	mov	r5, r0
 8007a80:	d119      	bne.n	8007ab6 <__cvt+0x94>
 8007a82:	f019 0f01 	tst.w	r9, #1
 8007a86:	d00e      	beq.n	8007aa6 <__cvt+0x84>
 8007a88:	eb00 0904 	add.w	r9, r0, r4
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	2300      	movs	r3, #0
 8007a90:	4630      	mov	r0, r6
 8007a92:	4639      	mov	r1, r7
 8007a94:	f7f9 f818 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a98:	b108      	cbz	r0, 8007a9e <__cvt+0x7c>
 8007a9a:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a9e:	2230      	movs	r2, #48	@ 0x30
 8007aa0:	9b03      	ldr	r3, [sp, #12]
 8007aa2:	454b      	cmp	r3, r9
 8007aa4:	d31e      	bcc.n	8007ae4 <__cvt+0xc2>
 8007aa6:	9b03      	ldr	r3, [sp, #12]
 8007aa8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007aaa:	1b5b      	subs	r3, r3, r5
 8007aac:	4628      	mov	r0, r5
 8007aae:	6013      	str	r3, [r2, #0]
 8007ab0:	b004      	add	sp, #16
 8007ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ab6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007aba:	eb00 0904 	add.w	r9, r0, r4
 8007abe:	d1e5      	bne.n	8007a8c <__cvt+0x6a>
 8007ac0:	7803      	ldrb	r3, [r0, #0]
 8007ac2:	2b30      	cmp	r3, #48	@ 0x30
 8007ac4:	d10a      	bne.n	8007adc <__cvt+0xba>
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	2300      	movs	r3, #0
 8007aca:	4630      	mov	r0, r6
 8007acc:	4639      	mov	r1, r7
 8007ace:	f7f8 fffb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ad2:	b918      	cbnz	r0, 8007adc <__cvt+0xba>
 8007ad4:	f1c4 0401 	rsb	r4, r4, #1
 8007ad8:	f8ca 4000 	str.w	r4, [sl]
 8007adc:	f8da 3000 	ldr.w	r3, [sl]
 8007ae0:	4499      	add	r9, r3
 8007ae2:	e7d3      	b.n	8007a8c <__cvt+0x6a>
 8007ae4:	1c59      	adds	r1, r3, #1
 8007ae6:	9103      	str	r1, [sp, #12]
 8007ae8:	701a      	strb	r2, [r3, #0]
 8007aea:	e7d9      	b.n	8007aa0 <__cvt+0x7e>

08007aec <__exponent>:
 8007aec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007aee:	2900      	cmp	r1, #0
 8007af0:	bfba      	itte	lt
 8007af2:	4249      	neglt	r1, r1
 8007af4:	232d      	movlt	r3, #45	@ 0x2d
 8007af6:	232b      	movge	r3, #43	@ 0x2b
 8007af8:	2909      	cmp	r1, #9
 8007afa:	7002      	strb	r2, [r0, #0]
 8007afc:	7043      	strb	r3, [r0, #1]
 8007afe:	dd29      	ble.n	8007b54 <__exponent+0x68>
 8007b00:	f10d 0307 	add.w	r3, sp, #7
 8007b04:	461d      	mov	r5, r3
 8007b06:	270a      	movs	r7, #10
 8007b08:	461a      	mov	r2, r3
 8007b0a:	fbb1 f6f7 	udiv	r6, r1, r7
 8007b0e:	fb07 1416 	mls	r4, r7, r6, r1
 8007b12:	3430      	adds	r4, #48	@ 0x30
 8007b14:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007b18:	460c      	mov	r4, r1
 8007b1a:	2c63      	cmp	r4, #99	@ 0x63
 8007b1c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b20:	4631      	mov	r1, r6
 8007b22:	dcf1      	bgt.n	8007b08 <__exponent+0x1c>
 8007b24:	3130      	adds	r1, #48	@ 0x30
 8007b26:	1e94      	subs	r4, r2, #2
 8007b28:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007b2c:	1c41      	adds	r1, r0, #1
 8007b2e:	4623      	mov	r3, r4
 8007b30:	42ab      	cmp	r3, r5
 8007b32:	d30a      	bcc.n	8007b4a <__exponent+0x5e>
 8007b34:	f10d 0309 	add.w	r3, sp, #9
 8007b38:	1a9b      	subs	r3, r3, r2
 8007b3a:	42ac      	cmp	r4, r5
 8007b3c:	bf88      	it	hi
 8007b3e:	2300      	movhi	r3, #0
 8007b40:	3302      	adds	r3, #2
 8007b42:	4403      	add	r3, r0
 8007b44:	1a18      	subs	r0, r3, r0
 8007b46:	b003      	add	sp, #12
 8007b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b4a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007b4e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007b52:	e7ed      	b.n	8007b30 <__exponent+0x44>
 8007b54:	2330      	movs	r3, #48	@ 0x30
 8007b56:	3130      	adds	r1, #48	@ 0x30
 8007b58:	7083      	strb	r3, [r0, #2]
 8007b5a:	70c1      	strb	r1, [r0, #3]
 8007b5c:	1d03      	adds	r3, r0, #4
 8007b5e:	e7f1      	b.n	8007b44 <__exponent+0x58>

08007b60 <_printf_float>:
 8007b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b64:	b08d      	sub	sp, #52	@ 0x34
 8007b66:	460c      	mov	r4, r1
 8007b68:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	461f      	mov	r7, r3
 8007b70:	4605      	mov	r5, r0
 8007b72:	f000 fee9 	bl	8008948 <_localeconv_r>
 8007b76:	6803      	ldr	r3, [r0, #0]
 8007b78:	9304      	str	r3, [sp, #16]
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7f8 fb78 	bl	8000270 <strlen>
 8007b80:	2300      	movs	r3, #0
 8007b82:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b84:	f8d8 3000 	ldr.w	r3, [r8]
 8007b88:	9005      	str	r0, [sp, #20]
 8007b8a:	3307      	adds	r3, #7
 8007b8c:	f023 0307 	bic.w	r3, r3, #7
 8007b90:	f103 0208 	add.w	r2, r3, #8
 8007b94:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007b98:	f8d4 b000 	ldr.w	fp, [r4]
 8007b9c:	f8c8 2000 	str.w	r2, [r8]
 8007ba0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ba4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007ba8:	9307      	str	r3, [sp, #28]
 8007baa:	f8cd 8018 	str.w	r8, [sp, #24]
 8007bae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007bb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bb6:	4b9c      	ldr	r3, [pc, #624]	@ (8007e28 <_printf_float+0x2c8>)
 8007bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bbc:	f7f8 ffb6 	bl	8000b2c <__aeabi_dcmpun>
 8007bc0:	bb70      	cbnz	r0, 8007c20 <_printf_float+0xc0>
 8007bc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bc6:	4b98      	ldr	r3, [pc, #608]	@ (8007e28 <_printf_float+0x2c8>)
 8007bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bcc:	f7f8 ff90 	bl	8000af0 <__aeabi_dcmple>
 8007bd0:	bb30      	cbnz	r0, 8007c20 <_printf_float+0xc0>
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	4640      	mov	r0, r8
 8007bd8:	4649      	mov	r1, r9
 8007bda:	f7f8 ff7f 	bl	8000adc <__aeabi_dcmplt>
 8007bde:	b110      	cbz	r0, 8007be6 <_printf_float+0x86>
 8007be0:	232d      	movs	r3, #45	@ 0x2d
 8007be2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007be6:	4a91      	ldr	r2, [pc, #580]	@ (8007e2c <_printf_float+0x2cc>)
 8007be8:	4b91      	ldr	r3, [pc, #580]	@ (8007e30 <_printf_float+0x2d0>)
 8007bea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007bee:	bf8c      	ite	hi
 8007bf0:	4690      	movhi	r8, r2
 8007bf2:	4698      	movls	r8, r3
 8007bf4:	2303      	movs	r3, #3
 8007bf6:	6123      	str	r3, [r4, #16]
 8007bf8:	f02b 0304 	bic.w	r3, fp, #4
 8007bfc:	6023      	str	r3, [r4, #0]
 8007bfe:	f04f 0900 	mov.w	r9, #0
 8007c02:	9700      	str	r7, [sp, #0]
 8007c04:	4633      	mov	r3, r6
 8007c06:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007c08:	4621      	mov	r1, r4
 8007c0a:	4628      	mov	r0, r5
 8007c0c:	f000 f9d2 	bl	8007fb4 <_printf_common>
 8007c10:	3001      	adds	r0, #1
 8007c12:	f040 808d 	bne.w	8007d30 <_printf_float+0x1d0>
 8007c16:	f04f 30ff 	mov.w	r0, #4294967295
 8007c1a:	b00d      	add	sp, #52	@ 0x34
 8007c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c20:	4642      	mov	r2, r8
 8007c22:	464b      	mov	r3, r9
 8007c24:	4640      	mov	r0, r8
 8007c26:	4649      	mov	r1, r9
 8007c28:	f7f8 ff80 	bl	8000b2c <__aeabi_dcmpun>
 8007c2c:	b140      	cbz	r0, 8007c40 <_printf_float+0xe0>
 8007c2e:	464b      	mov	r3, r9
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	bfbc      	itt	lt
 8007c34:	232d      	movlt	r3, #45	@ 0x2d
 8007c36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007c3a:	4a7e      	ldr	r2, [pc, #504]	@ (8007e34 <_printf_float+0x2d4>)
 8007c3c:	4b7e      	ldr	r3, [pc, #504]	@ (8007e38 <_printf_float+0x2d8>)
 8007c3e:	e7d4      	b.n	8007bea <_printf_float+0x8a>
 8007c40:	6863      	ldr	r3, [r4, #4]
 8007c42:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007c46:	9206      	str	r2, [sp, #24]
 8007c48:	1c5a      	adds	r2, r3, #1
 8007c4a:	d13b      	bne.n	8007cc4 <_printf_float+0x164>
 8007c4c:	2306      	movs	r3, #6
 8007c4e:	6063      	str	r3, [r4, #4]
 8007c50:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007c54:	2300      	movs	r3, #0
 8007c56:	6022      	str	r2, [r4, #0]
 8007c58:	9303      	str	r3, [sp, #12]
 8007c5a:	ab0a      	add	r3, sp, #40	@ 0x28
 8007c5c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007c60:	ab09      	add	r3, sp, #36	@ 0x24
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	6861      	ldr	r1, [r4, #4]
 8007c66:	ec49 8b10 	vmov	d0, r8, r9
 8007c6a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007c6e:	4628      	mov	r0, r5
 8007c70:	f7ff fed7 	bl	8007a22 <__cvt>
 8007c74:	9b06      	ldr	r3, [sp, #24]
 8007c76:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c78:	2b47      	cmp	r3, #71	@ 0x47
 8007c7a:	4680      	mov	r8, r0
 8007c7c:	d129      	bne.n	8007cd2 <_printf_float+0x172>
 8007c7e:	1cc8      	adds	r0, r1, #3
 8007c80:	db02      	blt.n	8007c88 <_printf_float+0x128>
 8007c82:	6863      	ldr	r3, [r4, #4]
 8007c84:	4299      	cmp	r1, r3
 8007c86:	dd41      	ble.n	8007d0c <_printf_float+0x1ac>
 8007c88:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c8c:	fa5f fa8a 	uxtb.w	sl, sl
 8007c90:	3901      	subs	r1, #1
 8007c92:	4652      	mov	r2, sl
 8007c94:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007c98:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c9a:	f7ff ff27 	bl	8007aec <__exponent>
 8007c9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ca0:	1813      	adds	r3, r2, r0
 8007ca2:	2a01      	cmp	r2, #1
 8007ca4:	4681      	mov	r9, r0
 8007ca6:	6123      	str	r3, [r4, #16]
 8007ca8:	dc02      	bgt.n	8007cb0 <_printf_float+0x150>
 8007caa:	6822      	ldr	r2, [r4, #0]
 8007cac:	07d2      	lsls	r2, r2, #31
 8007cae:	d501      	bpl.n	8007cb4 <_printf_float+0x154>
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	6123      	str	r3, [r4, #16]
 8007cb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d0a2      	beq.n	8007c02 <_printf_float+0xa2>
 8007cbc:	232d      	movs	r3, #45	@ 0x2d
 8007cbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cc2:	e79e      	b.n	8007c02 <_printf_float+0xa2>
 8007cc4:	9a06      	ldr	r2, [sp, #24]
 8007cc6:	2a47      	cmp	r2, #71	@ 0x47
 8007cc8:	d1c2      	bne.n	8007c50 <_printf_float+0xf0>
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d1c0      	bne.n	8007c50 <_printf_float+0xf0>
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e7bd      	b.n	8007c4e <_printf_float+0xee>
 8007cd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007cd6:	d9db      	bls.n	8007c90 <_printf_float+0x130>
 8007cd8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007cdc:	d118      	bne.n	8007d10 <_printf_float+0x1b0>
 8007cde:	2900      	cmp	r1, #0
 8007ce0:	6863      	ldr	r3, [r4, #4]
 8007ce2:	dd0b      	ble.n	8007cfc <_printf_float+0x19c>
 8007ce4:	6121      	str	r1, [r4, #16]
 8007ce6:	b913      	cbnz	r3, 8007cee <_printf_float+0x18e>
 8007ce8:	6822      	ldr	r2, [r4, #0]
 8007cea:	07d0      	lsls	r0, r2, #31
 8007cec:	d502      	bpl.n	8007cf4 <_printf_float+0x194>
 8007cee:	3301      	adds	r3, #1
 8007cf0:	440b      	add	r3, r1
 8007cf2:	6123      	str	r3, [r4, #16]
 8007cf4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007cf6:	f04f 0900 	mov.w	r9, #0
 8007cfa:	e7db      	b.n	8007cb4 <_printf_float+0x154>
 8007cfc:	b913      	cbnz	r3, 8007d04 <_printf_float+0x1a4>
 8007cfe:	6822      	ldr	r2, [r4, #0]
 8007d00:	07d2      	lsls	r2, r2, #31
 8007d02:	d501      	bpl.n	8007d08 <_printf_float+0x1a8>
 8007d04:	3302      	adds	r3, #2
 8007d06:	e7f4      	b.n	8007cf2 <_printf_float+0x192>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e7f2      	b.n	8007cf2 <_printf_float+0x192>
 8007d0c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007d10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d12:	4299      	cmp	r1, r3
 8007d14:	db05      	blt.n	8007d22 <_printf_float+0x1c2>
 8007d16:	6823      	ldr	r3, [r4, #0]
 8007d18:	6121      	str	r1, [r4, #16]
 8007d1a:	07d8      	lsls	r0, r3, #31
 8007d1c:	d5ea      	bpl.n	8007cf4 <_printf_float+0x194>
 8007d1e:	1c4b      	adds	r3, r1, #1
 8007d20:	e7e7      	b.n	8007cf2 <_printf_float+0x192>
 8007d22:	2900      	cmp	r1, #0
 8007d24:	bfd4      	ite	le
 8007d26:	f1c1 0202 	rsble	r2, r1, #2
 8007d2a:	2201      	movgt	r2, #1
 8007d2c:	4413      	add	r3, r2
 8007d2e:	e7e0      	b.n	8007cf2 <_printf_float+0x192>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	055a      	lsls	r2, r3, #21
 8007d34:	d407      	bmi.n	8007d46 <_printf_float+0x1e6>
 8007d36:	6923      	ldr	r3, [r4, #16]
 8007d38:	4642      	mov	r2, r8
 8007d3a:	4631      	mov	r1, r6
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	47b8      	blx	r7
 8007d40:	3001      	adds	r0, #1
 8007d42:	d12b      	bne.n	8007d9c <_printf_float+0x23c>
 8007d44:	e767      	b.n	8007c16 <_printf_float+0xb6>
 8007d46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007d4a:	f240 80dd 	bls.w	8007f08 <_printf_float+0x3a8>
 8007d4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d52:	2200      	movs	r2, #0
 8007d54:	2300      	movs	r3, #0
 8007d56:	f7f8 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d033      	beq.n	8007dc6 <_printf_float+0x266>
 8007d5e:	4a37      	ldr	r2, [pc, #220]	@ (8007e3c <_printf_float+0x2dc>)
 8007d60:	2301      	movs	r3, #1
 8007d62:	4631      	mov	r1, r6
 8007d64:	4628      	mov	r0, r5
 8007d66:	47b8      	blx	r7
 8007d68:	3001      	adds	r0, #1
 8007d6a:	f43f af54 	beq.w	8007c16 <_printf_float+0xb6>
 8007d6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007d72:	4543      	cmp	r3, r8
 8007d74:	db02      	blt.n	8007d7c <_printf_float+0x21c>
 8007d76:	6823      	ldr	r3, [r4, #0]
 8007d78:	07d8      	lsls	r0, r3, #31
 8007d7a:	d50f      	bpl.n	8007d9c <_printf_float+0x23c>
 8007d7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d80:	4631      	mov	r1, r6
 8007d82:	4628      	mov	r0, r5
 8007d84:	47b8      	blx	r7
 8007d86:	3001      	adds	r0, #1
 8007d88:	f43f af45 	beq.w	8007c16 <_printf_float+0xb6>
 8007d8c:	f04f 0900 	mov.w	r9, #0
 8007d90:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d94:	f104 0a1a 	add.w	sl, r4, #26
 8007d98:	45c8      	cmp	r8, r9
 8007d9a:	dc09      	bgt.n	8007db0 <_printf_float+0x250>
 8007d9c:	6823      	ldr	r3, [r4, #0]
 8007d9e:	079b      	lsls	r3, r3, #30
 8007da0:	f100 8103 	bmi.w	8007faa <_printf_float+0x44a>
 8007da4:	68e0      	ldr	r0, [r4, #12]
 8007da6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007da8:	4298      	cmp	r0, r3
 8007daa:	bfb8      	it	lt
 8007dac:	4618      	movlt	r0, r3
 8007dae:	e734      	b.n	8007c1a <_printf_float+0xba>
 8007db0:	2301      	movs	r3, #1
 8007db2:	4652      	mov	r2, sl
 8007db4:	4631      	mov	r1, r6
 8007db6:	4628      	mov	r0, r5
 8007db8:	47b8      	blx	r7
 8007dba:	3001      	adds	r0, #1
 8007dbc:	f43f af2b 	beq.w	8007c16 <_printf_float+0xb6>
 8007dc0:	f109 0901 	add.w	r9, r9, #1
 8007dc4:	e7e8      	b.n	8007d98 <_printf_float+0x238>
 8007dc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	dc39      	bgt.n	8007e40 <_printf_float+0x2e0>
 8007dcc:	4a1b      	ldr	r2, [pc, #108]	@ (8007e3c <_printf_float+0x2dc>)
 8007dce:	2301      	movs	r3, #1
 8007dd0:	4631      	mov	r1, r6
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	47b8      	blx	r7
 8007dd6:	3001      	adds	r0, #1
 8007dd8:	f43f af1d 	beq.w	8007c16 <_printf_float+0xb6>
 8007ddc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007de0:	ea59 0303 	orrs.w	r3, r9, r3
 8007de4:	d102      	bne.n	8007dec <_printf_float+0x28c>
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	07d9      	lsls	r1, r3, #31
 8007dea:	d5d7      	bpl.n	8007d9c <_printf_float+0x23c>
 8007dec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007df0:	4631      	mov	r1, r6
 8007df2:	4628      	mov	r0, r5
 8007df4:	47b8      	blx	r7
 8007df6:	3001      	adds	r0, #1
 8007df8:	f43f af0d 	beq.w	8007c16 <_printf_float+0xb6>
 8007dfc:	f04f 0a00 	mov.w	sl, #0
 8007e00:	f104 0b1a 	add.w	fp, r4, #26
 8007e04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e06:	425b      	negs	r3, r3
 8007e08:	4553      	cmp	r3, sl
 8007e0a:	dc01      	bgt.n	8007e10 <_printf_float+0x2b0>
 8007e0c:	464b      	mov	r3, r9
 8007e0e:	e793      	b.n	8007d38 <_printf_float+0x1d8>
 8007e10:	2301      	movs	r3, #1
 8007e12:	465a      	mov	r2, fp
 8007e14:	4631      	mov	r1, r6
 8007e16:	4628      	mov	r0, r5
 8007e18:	47b8      	blx	r7
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	f43f aefb 	beq.w	8007c16 <_printf_float+0xb6>
 8007e20:	f10a 0a01 	add.w	sl, sl, #1
 8007e24:	e7ee      	b.n	8007e04 <_printf_float+0x2a4>
 8007e26:	bf00      	nop
 8007e28:	7fefffff 	.word	0x7fefffff
 8007e2c:	0800c644 	.word	0x0800c644
 8007e30:	0800c640 	.word	0x0800c640
 8007e34:	0800c64c 	.word	0x0800c64c
 8007e38:	0800c648 	.word	0x0800c648
 8007e3c:	0800c650 	.word	0x0800c650
 8007e40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e42:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e46:	4553      	cmp	r3, sl
 8007e48:	bfa8      	it	ge
 8007e4a:	4653      	movge	r3, sl
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	4699      	mov	r9, r3
 8007e50:	dc36      	bgt.n	8007ec0 <_printf_float+0x360>
 8007e52:	f04f 0b00 	mov.w	fp, #0
 8007e56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e5a:	f104 021a 	add.w	r2, r4, #26
 8007e5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e60:	9306      	str	r3, [sp, #24]
 8007e62:	eba3 0309 	sub.w	r3, r3, r9
 8007e66:	455b      	cmp	r3, fp
 8007e68:	dc31      	bgt.n	8007ece <_printf_float+0x36e>
 8007e6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e6c:	459a      	cmp	sl, r3
 8007e6e:	dc3a      	bgt.n	8007ee6 <_printf_float+0x386>
 8007e70:	6823      	ldr	r3, [r4, #0]
 8007e72:	07da      	lsls	r2, r3, #31
 8007e74:	d437      	bmi.n	8007ee6 <_printf_float+0x386>
 8007e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e78:	ebaa 0903 	sub.w	r9, sl, r3
 8007e7c:	9b06      	ldr	r3, [sp, #24]
 8007e7e:	ebaa 0303 	sub.w	r3, sl, r3
 8007e82:	4599      	cmp	r9, r3
 8007e84:	bfa8      	it	ge
 8007e86:	4699      	movge	r9, r3
 8007e88:	f1b9 0f00 	cmp.w	r9, #0
 8007e8c:	dc33      	bgt.n	8007ef6 <_printf_float+0x396>
 8007e8e:	f04f 0800 	mov.w	r8, #0
 8007e92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e96:	f104 0b1a 	add.w	fp, r4, #26
 8007e9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e9c:	ebaa 0303 	sub.w	r3, sl, r3
 8007ea0:	eba3 0309 	sub.w	r3, r3, r9
 8007ea4:	4543      	cmp	r3, r8
 8007ea6:	f77f af79 	ble.w	8007d9c <_printf_float+0x23c>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	465a      	mov	r2, fp
 8007eae:	4631      	mov	r1, r6
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	47b8      	blx	r7
 8007eb4:	3001      	adds	r0, #1
 8007eb6:	f43f aeae 	beq.w	8007c16 <_printf_float+0xb6>
 8007eba:	f108 0801 	add.w	r8, r8, #1
 8007ebe:	e7ec      	b.n	8007e9a <_printf_float+0x33a>
 8007ec0:	4642      	mov	r2, r8
 8007ec2:	4631      	mov	r1, r6
 8007ec4:	4628      	mov	r0, r5
 8007ec6:	47b8      	blx	r7
 8007ec8:	3001      	adds	r0, #1
 8007eca:	d1c2      	bne.n	8007e52 <_printf_float+0x2f2>
 8007ecc:	e6a3      	b.n	8007c16 <_printf_float+0xb6>
 8007ece:	2301      	movs	r3, #1
 8007ed0:	4631      	mov	r1, r6
 8007ed2:	4628      	mov	r0, r5
 8007ed4:	9206      	str	r2, [sp, #24]
 8007ed6:	47b8      	blx	r7
 8007ed8:	3001      	adds	r0, #1
 8007eda:	f43f ae9c 	beq.w	8007c16 <_printf_float+0xb6>
 8007ede:	9a06      	ldr	r2, [sp, #24]
 8007ee0:	f10b 0b01 	add.w	fp, fp, #1
 8007ee4:	e7bb      	b.n	8007e5e <_printf_float+0x2fe>
 8007ee6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007eea:	4631      	mov	r1, r6
 8007eec:	4628      	mov	r0, r5
 8007eee:	47b8      	blx	r7
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	d1c0      	bne.n	8007e76 <_printf_float+0x316>
 8007ef4:	e68f      	b.n	8007c16 <_printf_float+0xb6>
 8007ef6:	9a06      	ldr	r2, [sp, #24]
 8007ef8:	464b      	mov	r3, r9
 8007efa:	4442      	add	r2, r8
 8007efc:	4631      	mov	r1, r6
 8007efe:	4628      	mov	r0, r5
 8007f00:	47b8      	blx	r7
 8007f02:	3001      	adds	r0, #1
 8007f04:	d1c3      	bne.n	8007e8e <_printf_float+0x32e>
 8007f06:	e686      	b.n	8007c16 <_printf_float+0xb6>
 8007f08:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f0c:	f1ba 0f01 	cmp.w	sl, #1
 8007f10:	dc01      	bgt.n	8007f16 <_printf_float+0x3b6>
 8007f12:	07db      	lsls	r3, r3, #31
 8007f14:	d536      	bpl.n	8007f84 <_printf_float+0x424>
 8007f16:	2301      	movs	r3, #1
 8007f18:	4642      	mov	r2, r8
 8007f1a:	4631      	mov	r1, r6
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	47b8      	blx	r7
 8007f20:	3001      	adds	r0, #1
 8007f22:	f43f ae78 	beq.w	8007c16 <_printf_float+0xb6>
 8007f26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f2a:	4631      	mov	r1, r6
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	47b8      	blx	r7
 8007f30:	3001      	adds	r0, #1
 8007f32:	f43f ae70 	beq.w	8007c16 <_printf_float+0xb6>
 8007f36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f42:	f7f8 fdc1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f46:	b9c0      	cbnz	r0, 8007f7a <_printf_float+0x41a>
 8007f48:	4653      	mov	r3, sl
 8007f4a:	f108 0201 	add.w	r2, r8, #1
 8007f4e:	4631      	mov	r1, r6
 8007f50:	4628      	mov	r0, r5
 8007f52:	47b8      	blx	r7
 8007f54:	3001      	adds	r0, #1
 8007f56:	d10c      	bne.n	8007f72 <_printf_float+0x412>
 8007f58:	e65d      	b.n	8007c16 <_printf_float+0xb6>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	465a      	mov	r2, fp
 8007f5e:	4631      	mov	r1, r6
 8007f60:	4628      	mov	r0, r5
 8007f62:	47b8      	blx	r7
 8007f64:	3001      	adds	r0, #1
 8007f66:	f43f ae56 	beq.w	8007c16 <_printf_float+0xb6>
 8007f6a:	f108 0801 	add.w	r8, r8, #1
 8007f6e:	45d0      	cmp	r8, sl
 8007f70:	dbf3      	blt.n	8007f5a <_printf_float+0x3fa>
 8007f72:	464b      	mov	r3, r9
 8007f74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007f78:	e6df      	b.n	8007d3a <_printf_float+0x1da>
 8007f7a:	f04f 0800 	mov.w	r8, #0
 8007f7e:	f104 0b1a 	add.w	fp, r4, #26
 8007f82:	e7f4      	b.n	8007f6e <_printf_float+0x40e>
 8007f84:	2301      	movs	r3, #1
 8007f86:	4642      	mov	r2, r8
 8007f88:	e7e1      	b.n	8007f4e <_printf_float+0x3ee>
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	464a      	mov	r2, r9
 8007f8e:	4631      	mov	r1, r6
 8007f90:	4628      	mov	r0, r5
 8007f92:	47b8      	blx	r7
 8007f94:	3001      	adds	r0, #1
 8007f96:	f43f ae3e 	beq.w	8007c16 <_printf_float+0xb6>
 8007f9a:	f108 0801 	add.w	r8, r8, #1
 8007f9e:	68e3      	ldr	r3, [r4, #12]
 8007fa0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fa2:	1a5b      	subs	r3, r3, r1
 8007fa4:	4543      	cmp	r3, r8
 8007fa6:	dcf0      	bgt.n	8007f8a <_printf_float+0x42a>
 8007fa8:	e6fc      	b.n	8007da4 <_printf_float+0x244>
 8007faa:	f04f 0800 	mov.w	r8, #0
 8007fae:	f104 0919 	add.w	r9, r4, #25
 8007fb2:	e7f4      	b.n	8007f9e <_printf_float+0x43e>

08007fb4 <_printf_common>:
 8007fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb8:	4616      	mov	r6, r2
 8007fba:	4698      	mov	r8, r3
 8007fbc:	688a      	ldr	r2, [r1, #8]
 8007fbe:	690b      	ldr	r3, [r1, #16]
 8007fc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	bfb8      	it	lt
 8007fc8:	4613      	movlt	r3, r2
 8007fca:	6033      	str	r3, [r6, #0]
 8007fcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007fd0:	4607      	mov	r7, r0
 8007fd2:	460c      	mov	r4, r1
 8007fd4:	b10a      	cbz	r2, 8007fda <_printf_common+0x26>
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	6033      	str	r3, [r6, #0]
 8007fda:	6823      	ldr	r3, [r4, #0]
 8007fdc:	0699      	lsls	r1, r3, #26
 8007fde:	bf42      	ittt	mi
 8007fe0:	6833      	ldrmi	r3, [r6, #0]
 8007fe2:	3302      	addmi	r3, #2
 8007fe4:	6033      	strmi	r3, [r6, #0]
 8007fe6:	6825      	ldr	r5, [r4, #0]
 8007fe8:	f015 0506 	ands.w	r5, r5, #6
 8007fec:	d106      	bne.n	8007ffc <_printf_common+0x48>
 8007fee:	f104 0a19 	add.w	sl, r4, #25
 8007ff2:	68e3      	ldr	r3, [r4, #12]
 8007ff4:	6832      	ldr	r2, [r6, #0]
 8007ff6:	1a9b      	subs	r3, r3, r2
 8007ff8:	42ab      	cmp	r3, r5
 8007ffa:	dc26      	bgt.n	800804a <_printf_common+0x96>
 8007ffc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008000:	6822      	ldr	r2, [r4, #0]
 8008002:	3b00      	subs	r3, #0
 8008004:	bf18      	it	ne
 8008006:	2301      	movne	r3, #1
 8008008:	0692      	lsls	r2, r2, #26
 800800a:	d42b      	bmi.n	8008064 <_printf_common+0xb0>
 800800c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008010:	4641      	mov	r1, r8
 8008012:	4638      	mov	r0, r7
 8008014:	47c8      	blx	r9
 8008016:	3001      	adds	r0, #1
 8008018:	d01e      	beq.n	8008058 <_printf_common+0xa4>
 800801a:	6823      	ldr	r3, [r4, #0]
 800801c:	6922      	ldr	r2, [r4, #16]
 800801e:	f003 0306 	and.w	r3, r3, #6
 8008022:	2b04      	cmp	r3, #4
 8008024:	bf02      	ittt	eq
 8008026:	68e5      	ldreq	r5, [r4, #12]
 8008028:	6833      	ldreq	r3, [r6, #0]
 800802a:	1aed      	subeq	r5, r5, r3
 800802c:	68a3      	ldr	r3, [r4, #8]
 800802e:	bf0c      	ite	eq
 8008030:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008034:	2500      	movne	r5, #0
 8008036:	4293      	cmp	r3, r2
 8008038:	bfc4      	itt	gt
 800803a:	1a9b      	subgt	r3, r3, r2
 800803c:	18ed      	addgt	r5, r5, r3
 800803e:	2600      	movs	r6, #0
 8008040:	341a      	adds	r4, #26
 8008042:	42b5      	cmp	r5, r6
 8008044:	d11a      	bne.n	800807c <_printf_common+0xc8>
 8008046:	2000      	movs	r0, #0
 8008048:	e008      	b.n	800805c <_printf_common+0xa8>
 800804a:	2301      	movs	r3, #1
 800804c:	4652      	mov	r2, sl
 800804e:	4641      	mov	r1, r8
 8008050:	4638      	mov	r0, r7
 8008052:	47c8      	blx	r9
 8008054:	3001      	adds	r0, #1
 8008056:	d103      	bne.n	8008060 <_printf_common+0xac>
 8008058:	f04f 30ff 	mov.w	r0, #4294967295
 800805c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008060:	3501      	adds	r5, #1
 8008062:	e7c6      	b.n	8007ff2 <_printf_common+0x3e>
 8008064:	18e1      	adds	r1, r4, r3
 8008066:	1c5a      	adds	r2, r3, #1
 8008068:	2030      	movs	r0, #48	@ 0x30
 800806a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800806e:	4422      	add	r2, r4
 8008070:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008074:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008078:	3302      	adds	r3, #2
 800807a:	e7c7      	b.n	800800c <_printf_common+0x58>
 800807c:	2301      	movs	r3, #1
 800807e:	4622      	mov	r2, r4
 8008080:	4641      	mov	r1, r8
 8008082:	4638      	mov	r0, r7
 8008084:	47c8      	blx	r9
 8008086:	3001      	adds	r0, #1
 8008088:	d0e6      	beq.n	8008058 <_printf_common+0xa4>
 800808a:	3601      	adds	r6, #1
 800808c:	e7d9      	b.n	8008042 <_printf_common+0x8e>
	...

08008090 <_printf_i>:
 8008090:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008094:	7e0f      	ldrb	r7, [r1, #24]
 8008096:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008098:	2f78      	cmp	r7, #120	@ 0x78
 800809a:	4691      	mov	r9, r2
 800809c:	4680      	mov	r8, r0
 800809e:	460c      	mov	r4, r1
 80080a0:	469a      	mov	sl, r3
 80080a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080a6:	d807      	bhi.n	80080b8 <_printf_i+0x28>
 80080a8:	2f62      	cmp	r7, #98	@ 0x62
 80080aa:	d80a      	bhi.n	80080c2 <_printf_i+0x32>
 80080ac:	2f00      	cmp	r7, #0
 80080ae:	f000 80d1 	beq.w	8008254 <_printf_i+0x1c4>
 80080b2:	2f58      	cmp	r7, #88	@ 0x58
 80080b4:	f000 80b8 	beq.w	8008228 <_printf_i+0x198>
 80080b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080c0:	e03a      	b.n	8008138 <_printf_i+0xa8>
 80080c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080c6:	2b15      	cmp	r3, #21
 80080c8:	d8f6      	bhi.n	80080b8 <_printf_i+0x28>
 80080ca:	a101      	add	r1, pc, #4	@ (adr r1, 80080d0 <_printf_i+0x40>)
 80080cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080d0:	08008129 	.word	0x08008129
 80080d4:	0800813d 	.word	0x0800813d
 80080d8:	080080b9 	.word	0x080080b9
 80080dc:	080080b9 	.word	0x080080b9
 80080e0:	080080b9 	.word	0x080080b9
 80080e4:	080080b9 	.word	0x080080b9
 80080e8:	0800813d 	.word	0x0800813d
 80080ec:	080080b9 	.word	0x080080b9
 80080f0:	080080b9 	.word	0x080080b9
 80080f4:	080080b9 	.word	0x080080b9
 80080f8:	080080b9 	.word	0x080080b9
 80080fc:	0800823b 	.word	0x0800823b
 8008100:	08008167 	.word	0x08008167
 8008104:	080081f5 	.word	0x080081f5
 8008108:	080080b9 	.word	0x080080b9
 800810c:	080080b9 	.word	0x080080b9
 8008110:	0800825d 	.word	0x0800825d
 8008114:	080080b9 	.word	0x080080b9
 8008118:	08008167 	.word	0x08008167
 800811c:	080080b9 	.word	0x080080b9
 8008120:	080080b9 	.word	0x080080b9
 8008124:	080081fd 	.word	0x080081fd
 8008128:	6833      	ldr	r3, [r6, #0]
 800812a:	1d1a      	adds	r2, r3, #4
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	6032      	str	r2, [r6, #0]
 8008130:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008134:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008138:	2301      	movs	r3, #1
 800813a:	e09c      	b.n	8008276 <_printf_i+0x1e6>
 800813c:	6833      	ldr	r3, [r6, #0]
 800813e:	6820      	ldr	r0, [r4, #0]
 8008140:	1d19      	adds	r1, r3, #4
 8008142:	6031      	str	r1, [r6, #0]
 8008144:	0606      	lsls	r6, r0, #24
 8008146:	d501      	bpl.n	800814c <_printf_i+0xbc>
 8008148:	681d      	ldr	r5, [r3, #0]
 800814a:	e003      	b.n	8008154 <_printf_i+0xc4>
 800814c:	0645      	lsls	r5, r0, #25
 800814e:	d5fb      	bpl.n	8008148 <_printf_i+0xb8>
 8008150:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008154:	2d00      	cmp	r5, #0
 8008156:	da03      	bge.n	8008160 <_printf_i+0xd0>
 8008158:	232d      	movs	r3, #45	@ 0x2d
 800815a:	426d      	negs	r5, r5
 800815c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008160:	4858      	ldr	r0, [pc, #352]	@ (80082c4 <_printf_i+0x234>)
 8008162:	230a      	movs	r3, #10
 8008164:	e011      	b.n	800818a <_printf_i+0xfa>
 8008166:	6821      	ldr	r1, [r4, #0]
 8008168:	6833      	ldr	r3, [r6, #0]
 800816a:	0608      	lsls	r0, r1, #24
 800816c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008170:	d402      	bmi.n	8008178 <_printf_i+0xe8>
 8008172:	0649      	lsls	r1, r1, #25
 8008174:	bf48      	it	mi
 8008176:	b2ad      	uxthmi	r5, r5
 8008178:	2f6f      	cmp	r7, #111	@ 0x6f
 800817a:	4852      	ldr	r0, [pc, #328]	@ (80082c4 <_printf_i+0x234>)
 800817c:	6033      	str	r3, [r6, #0]
 800817e:	bf14      	ite	ne
 8008180:	230a      	movne	r3, #10
 8008182:	2308      	moveq	r3, #8
 8008184:	2100      	movs	r1, #0
 8008186:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800818a:	6866      	ldr	r6, [r4, #4]
 800818c:	60a6      	str	r6, [r4, #8]
 800818e:	2e00      	cmp	r6, #0
 8008190:	db05      	blt.n	800819e <_printf_i+0x10e>
 8008192:	6821      	ldr	r1, [r4, #0]
 8008194:	432e      	orrs	r6, r5
 8008196:	f021 0104 	bic.w	r1, r1, #4
 800819a:	6021      	str	r1, [r4, #0]
 800819c:	d04b      	beq.n	8008236 <_printf_i+0x1a6>
 800819e:	4616      	mov	r6, r2
 80081a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80081a4:	fb03 5711 	mls	r7, r3, r1, r5
 80081a8:	5dc7      	ldrb	r7, [r0, r7]
 80081aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081ae:	462f      	mov	r7, r5
 80081b0:	42bb      	cmp	r3, r7
 80081b2:	460d      	mov	r5, r1
 80081b4:	d9f4      	bls.n	80081a0 <_printf_i+0x110>
 80081b6:	2b08      	cmp	r3, #8
 80081b8:	d10b      	bne.n	80081d2 <_printf_i+0x142>
 80081ba:	6823      	ldr	r3, [r4, #0]
 80081bc:	07df      	lsls	r7, r3, #31
 80081be:	d508      	bpl.n	80081d2 <_printf_i+0x142>
 80081c0:	6923      	ldr	r3, [r4, #16]
 80081c2:	6861      	ldr	r1, [r4, #4]
 80081c4:	4299      	cmp	r1, r3
 80081c6:	bfde      	ittt	le
 80081c8:	2330      	movle	r3, #48	@ 0x30
 80081ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80081ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80081d2:	1b92      	subs	r2, r2, r6
 80081d4:	6122      	str	r2, [r4, #16]
 80081d6:	f8cd a000 	str.w	sl, [sp]
 80081da:	464b      	mov	r3, r9
 80081dc:	aa03      	add	r2, sp, #12
 80081de:	4621      	mov	r1, r4
 80081e0:	4640      	mov	r0, r8
 80081e2:	f7ff fee7 	bl	8007fb4 <_printf_common>
 80081e6:	3001      	adds	r0, #1
 80081e8:	d14a      	bne.n	8008280 <_printf_i+0x1f0>
 80081ea:	f04f 30ff 	mov.w	r0, #4294967295
 80081ee:	b004      	add	sp, #16
 80081f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081f4:	6823      	ldr	r3, [r4, #0]
 80081f6:	f043 0320 	orr.w	r3, r3, #32
 80081fa:	6023      	str	r3, [r4, #0]
 80081fc:	4832      	ldr	r0, [pc, #200]	@ (80082c8 <_printf_i+0x238>)
 80081fe:	2778      	movs	r7, #120	@ 0x78
 8008200:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008204:	6823      	ldr	r3, [r4, #0]
 8008206:	6831      	ldr	r1, [r6, #0]
 8008208:	061f      	lsls	r7, r3, #24
 800820a:	f851 5b04 	ldr.w	r5, [r1], #4
 800820e:	d402      	bmi.n	8008216 <_printf_i+0x186>
 8008210:	065f      	lsls	r7, r3, #25
 8008212:	bf48      	it	mi
 8008214:	b2ad      	uxthmi	r5, r5
 8008216:	6031      	str	r1, [r6, #0]
 8008218:	07d9      	lsls	r1, r3, #31
 800821a:	bf44      	itt	mi
 800821c:	f043 0320 	orrmi.w	r3, r3, #32
 8008220:	6023      	strmi	r3, [r4, #0]
 8008222:	b11d      	cbz	r5, 800822c <_printf_i+0x19c>
 8008224:	2310      	movs	r3, #16
 8008226:	e7ad      	b.n	8008184 <_printf_i+0xf4>
 8008228:	4826      	ldr	r0, [pc, #152]	@ (80082c4 <_printf_i+0x234>)
 800822a:	e7e9      	b.n	8008200 <_printf_i+0x170>
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	f023 0320 	bic.w	r3, r3, #32
 8008232:	6023      	str	r3, [r4, #0]
 8008234:	e7f6      	b.n	8008224 <_printf_i+0x194>
 8008236:	4616      	mov	r6, r2
 8008238:	e7bd      	b.n	80081b6 <_printf_i+0x126>
 800823a:	6833      	ldr	r3, [r6, #0]
 800823c:	6825      	ldr	r5, [r4, #0]
 800823e:	6961      	ldr	r1, [r4, #20]
 8008240:	1d18      	adds	r0, r3, #4
 8008242:	6030      	str	r0, [r6, #0]
 8008244:	062e      	lsls	r6, r5, #24
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	d501      	bpl.n	800824e <_printf_i+0x1be>
 800824a:	6019      	str	r1, [r3, #0]
 800824c:	e002      	b.n	8008254 <_printf_i+0x1c4>
 800824e:	0668      	lsls	r0, r5, #25
 8008250:	d5fb      	bpl.n	800824a <_printf_i+0x1ba>
 8008252:	8019      	strh	r1, [r3, #0]
 8008254:	2300      	movs	r3, #0
 8008256:	6123      	str	r3, [r4, #16]
 8008258:	4616      	mov	r6, r2
 800825a:	e7bc      	b.n	80081d6 <_printf_i+0x146>
 800825c:	6833      	ldr	r3, [r6, #0]
 800825e:	1d1a      	adds	r2, r3, #4
 8008260:	6032      	str	r2, [r6, #0]
 8008262:	681e      	ldr	r6, [r3, #0]
 8008264:	6862      	ldr	r2, [r4, #4]
 8008266:	2100      	movs	r1, #0
 8008268:	4630      	mov	r0, r6
 800826a:	f7f7 ffb1 	bl	80001d0 <memchr>
 800826e:	b108      	cbz	r0, 8008274 <_printf_i+0x1e4>
 8008270:	1b80      	subs	r0, r0, r6
 8008272:	6060      	str	r0, [r4, #4]
 8008274:	6863      	ldr	r3, [r4, #4]
 8008276:	6123      	str	r3, [r4, #16]
 8008278:	2300      	movs	r3, #0
 800827a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800827e:	e7aa      	b.n	80081d6 <_printf_i+0x146>
 8008280:	6923      	ldr	r3, [r4, #16]
 8008282:	4632      	mov	r2, r6
 8008284:	4649      	mov	r1, r9
 8008286:	4640      	mov	r0, r8
 8008288:	47d0      	blx	sl
 800828a:	3001      	adds	r0, #1
 800828c:	d0ad      	beq.n	80081ea <_printf_i+0x15a>
 800828e:	6823      	ldr	r3, [r4, #0]
 8008290:	079b      	lsls	r3, r3, #30
 8008292:	d413      	bmi.n	80082bc <_printf_i+0x22c>
 8008294:	68e0      	ldr	r0, [r4, #12]
 8008296:	9b03      	ldr	r3, [sp, #12]
 8008298:	4298      	cmp	r0, r3
 800829a:	bfb8      	it	lt
 800829c:	4618      	movlt	r0, r3
 800829e:	e7a6      	b.n	80081ee <_printf_i+0x15e>
 80082a0:	2301      	movs	r3, #1
 80082a2:	4632      	mov	r2, r6
 80082a4:	4649      	mov	r1, r9
 80082a6:	4640      	mov	r0, r8
 80082a8:	47d0      	blx	sl
 80082aa:	3001      	adds	r0, #1
 80082ac:	d09d      	beq.n	80081ea <_printf_i+0x15a>
 80082ae:	3501      	adds	r5, #1
 80082b0:	68e3      	ldr	r3, [r4, #12]
 80082b2:	9903      	ldr	r1, [sp, #12]
 80082b4:	1a5b      	subs	r3, r3, r1
 80082b6:	42ab      	cmp	r3, r5
 80082b8:	dcf2      	bgt.n	80082a0 <_printf_i+0x210>
 80082ba:	e7eb      	b.n	8008294 <_printf_i+0x204>
 80082bc:	2500      	movs	r5, #0
 80082be:	f104 0619 	add.w	r6, r4, #25
 80082c2:	e7f5      	b.n	80082b0 <_printf_i+0x220>
 80082c4:	0800c652 	.word	0x0800c652
 80082c8:	0800c663 	.word	0x0800c663

080082cc <_scanf_float>:
 80082cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d0:	b087      	sub	sp, #28
 80082d2:	4691      	mov	r9, r2
 80082d4:	9303      	str	r3, [sp, #12]
 80082d6:	688b      	ldr	r3, [r1, #8]
 80082d8:	1e5a      	subs	r2, r3, #1
 80082da:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80082de:	bf81      	itttt	hi
 80082e0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80082e4:	eb03 0b05 	addhi.w	fp, r3, r5
 80082e8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80082ec:	608b      	strhi	r3, [r1, #8]
 80082ee:	680b      	ldr	r3, [r1, #0]
 80082f0:	460a      	mov	r2, r1
 80082f2:	f04f 0500 	mov.w	r5, #0
 80082f6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80082fa:	f842 3b1c 	str.w	r3, [r2], #28
 80082fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008302:	4680      	mov	r8, r0
 8008304:	460c      	mov	r4, r1
 8008306:	bf98      	it	ls
 8008308:	f04f 0b00 	movls.w	fp, #0
 800830c:	9201      	str	r2, [sp, #4]
 800830e:	4616      	mov	r6, r2
 8008310:	46aa      	mov	sl, r5
 8008312:	462f      	mov	r7, r5
 8008314:	9502      	str	r5, [sp, #8]
 8008316:	68a2      	ldr	r2, [r4, #8]
 8008318:	b15a      	cbz	r2, 8008332 <_scanf_float+0x66>
 800831a:	f8d9 3000 	ldr.w	r3, [r9]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	2b4e      	cmp	r3, #78	@ 0x4e
 8008322:	d863      	bhi.n	80083ec <_scanf_float+0x120>
 8008324:	2b40      	cmp	r3, #64	@ 0x40
 8008326:	d83b      	bhi.n	80083a0 <_scanf_float+0xd4>
 8008328:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800832c:	b2c8      	uxtb	r0, r1
 800832e:	280e      	cmp	r0, #14
 8008330:	d939      	bls.n	80083a6 <_scanf_float+0xda>
 8008332:	b11f      	cbz	r7, 800833c <_scanf_float+0x70>
 8008334:	6823      	ldr	r3, [r4, #0]
 8008336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800833a:	6023      	str	r3, [r4, #0]
 800833c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008340:	f1ba 0f01 	cmp.w	sl, #1
 8008344:	f200 8114 	bhi.w	8008570 <_scanf_float+0x2a4>
 8008348:	9b01      	ldr	r3, [sp, #4]
 800834a:	429e      	cmp	r6, r3
 800834c:	f200 8105 	bhi.w	800855a <_scanf_float+0x28e>
 8008350:	2001      	movs	r0, #1
 8008352:	b007      	add	sp, #28
 8008354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008358:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800835c:	2a0d      	cmp	r2, #13
 800835e:	d8e8      	bhi.n	8008332 <_scanf_float+0x66>
 8008360:	a101      	add	r1, pc, #4	@ (adr r1, 8008368 <_scanf_float+0x9c>)
 8008362:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008366:	bf00      	nop
 8008368:	080084b1 	.word	0x080084b1
 800836c:	08008333 	.word	0x08008333
 8008370:	08008333 	.word	0x08008333
 8008374:	08008333 	.word	0x08008333
 8008378:	0800850d 	.word	0x0800850d
 800837c:	080084e7 	.word	0x080084e7
 8008380:	08008333 	.word	0x08008333
 8008384:	08008333 	.word	0x08008333
 8008388:	080084bf 	.word	0x080084bf
 800838c:	08008333 	.word	0x08008333
 8008390:	08008333 	.word	0x08008333
 8008394:	08008333 	.word	0x08008333
 8008398:	08008333 	.word	0x08008333
 800839c:	0800847b 	.word	0x0800847b
 80083a0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80083a4:	e7da      	b.n	800835c <_scanf_float+0x90>
 80083a6:	290e      	cmp	r1, #14
 80083a8:	d8c3      	bhi.n	8008332 <_scanf_float+0x66>
 80083aa:	a001      	add	r0, pc, #4	@ (adr r0, 80083b0 <_scanf_float+0xe4>)
 80083ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80083b0:	0800846b 	.word	0x0800846b
 80083b4:	08008333 	.word	0x08008333
 80083b8:	0800846b 	.word	0x0800846b
 80083bc:	080084fb 	.word	0x080084fb
 80083c0:	08008333 	.word	0x08008333
 80083c4:	0800840d 	.word	0x0800840d
 80083c8:	08008451 	.word	0x08008451
 80083cc:	08008451 	.word	0x08008451
 80083d0:	08008451 	.word	0x08008451
 80083d4:	08008451 	.word	0x08008451
 80083d8:	08008451 	.word	0x08008451
 80083dc:	08008451 	.word	0x08008451
 80083e0:	08008451 	.word	0x08008451
 80083e4:	08008451 	.word	0x08008451
 80083e8:	08008451 	.word	0x08008451
 80083ec:	2b6e      	cmp	r3, #110	@ 0x6e
 80083ee:	d809      	bhi.n	8008404 <_scanf_float+0x138>
 80083f0:	2b60      	cmp	r3, #96	@ 0x60
 80083f2:	d8b1      	bhi.n	8008358 <_scanf_float+0x8c>
 80083f4:	2b54      	cmp	r3, #84	@ 0x54
 80083f6:	d07b      	beq.n	80084f0 <_scanf_float+0x224>
 80083f8:	2b59      	cmp	r3, #89	@ 0x59
 80083fa:	d19a      	bne.n	8008332 <_scanf_float+0x66>
 80083fc:	2d07      	cmp	r5, #7
 80083fe:	d198      	bne.n	8008332 <_scanf_float+0x66>
 8008400:	2508      	movs	r5, #8
 8008402:	e02f      	b.n	8008464 <_scanf_float+0x198>
 8008404:	2b74      	cmp	r3, #116	@ 0x74
 8008406:	d073      	beq.n	80084f0 <_scanf_float+0x224>
 8008408:	2b79      	cmp	r3, #121	@ 0x79
 800840a:	e7f6      	b.n	80083fa <_scanf_float+0x12e>
 800840c:	6821      	ldr	r1, [r4, #0]
 800840e:	05c8      	lsls	r0, r1, #23
 8008410:	d51e      	bpl.n	8008450 <_scanf_float+0x184>
 8008412:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008416:	6021      	str	r1, [r4, #0]
 8008418:	3701      	adds	r7, #1
 800841a:	f1bb 0f00 	cmp.w	fp, #0
 800841e:	d003      	beq.n	8008428 <_scanf_float+0x15c>
 8008420:	3201      	adds	r2, #1
 8008422:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008426:	60a2      	str	r2, [r4, #8]
 8008428:	68a3      	ldr	r3, [r4, #8]
 800842a:	3b01      	subs	r3, #1
 800842c:	60a3      	str	r3, [r4, #8]
 800842e:	6923      	ldr	r3, [r4, #16]
 8008430:	3301      	adds	r3, #1
 8008432:	6123      	str	r3, [r4, #16]
 8008434:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008438:	3b01      	subs	r3, #1
 800843a:	2b00      	cmp	r3, #0
 800843c:	f8c9 3004 	str.w	r3, [r9, #4]
 8008440:	f340 8082 	ble.w	8008548 <_scanf_float+0x27c>
 8008444:	f8d9 3000 	ldr.w	r3, [r9]
 8008448:	3301      	adds	r3, #1
 800844a:	f8c9 3000 	str.w	r3, [r9]
 800844e:	e762      	b.n	8008316 <_scanf_float+0x4a>
 8008450:	eb1a 0105 	adds.w	r1, sl, r5
 8008454:	f47f af6d 	bne.w	8008332 <_scanf_float+0x66>
 8008458:	6822      	ldr	r2, [r4, #0]
 800845a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800845e:	6022      	str	r2, [r4, #0]
 8008460:	460d      	mov	r5, r1
 8008462:	468a      	mov	sl, r1
 8008464:	f806 3b01 	strb.w	r3, [r6], #1
 8008468:	e7de      	b.n	8008428 <_scanf_float+0x15c>
 800846a:	6822      	ldr	r2, [r4, #0]
 800846c:	0610      	lsls	r0, r2, #24
 800846e:	f57f af60 	bpl.w	8008332 <_scanf_float+0x66>
 8008472:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008476:	6022      	str	r2, [r4, #0]
 8008478:	e7f4      	b.n	8008464 <_scanf_float+0x198>
 800847a:	f1ba 0f00 	cmp.w	sl, #0
 800847e:	d10c      	bne.n	800849a <_scanf_float+0x1ce>
 8008480:	b977      	cbnz	r7, 80084a0 <_scanf_float+0x1d4>
 8008482:	6822      	ldr	r2, [r4, #0]
 8008484:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008488:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800848c:	d108      	bne.n	80084a0 <_scanf_float+0x1d4>
 800848e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008492:	6022      	str	r2, [r4, #0]
 8008494:	f04f 0a01 	mov.w	sl, #1
 8008498:	e7e4      	b.n	8008464 <_scanf_float+0x198>
 800849a:	f1ba 0f02 	cmp.w	sl, #2
 800849e:	d050      	beq.n	8008542 <_scanf_float+0x276>
 80084a0:	2d01      	cmp	r5, #1
 80084a2:	d002      	beq.n	80084aa <_scanf_float+0x1de>
 80084a4:	2d04      	cmp	r5, #4
 80084a6:	f47f af44 	bne.w	8008332 <_scanf_float+0x66>
 80084aa:	3501      	adds	r5, #1
 80084ac:	b2ed      	uxtb	r5, r5
 80084ae:	e7d9      	b.n	8008464 <_scanf_float+0x198>
 80084b0:	f1ba 0f01 	cmp.w	sl, #1
 80084b4:	f47f af3d 	bne.w	8008332 <_scanf_float+0x66>
 80084b8:	f04f 0a02 	mov.w	sl, #2
 80084bc:	e7d2      	b.n	8008464 <_scanf_float+0x198>
 80084be:	b975      	cbnz	r5, 80084de <_scanf_float+0x212>
 80084c0:	2f00      	cmp	r7, #0
 80084c2:	f47f af37 	bne.w	8008334 <_scanf_float+0x68>
 80084c6:	6822      	ldr	r2, [r4, #0]
 80084c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80084cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80084d0:	f040 8103 	bne.w	80086da <_scanf_float+0x40e>
 80084d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80084d8:	6022      	str	r2, [r4, #0]
 80084da:	2501      	movs	r5, #1
 80084dc:	e7c2      	b.n	8008464 <_scanf_float+0x198>
 80084de:	2d03      	cmp	r5, #3
 80084e0:	d0e3      	beq.n	80084aa <_scanf_float+0x1de>
 80084e2:	2d05      	cmp	r5, #5
 80084e4:	e7df      	b.n	80084a6 <_scanf_float+0x1da>
 80084e6:	2d02      	cmp	r5, #2
 80084e8:	f47f af23 	bne.w	8008332 <_scanf_float+0x66>
 80084ec:	2503      	movs	r5, #3
 80084ee:	e7b9      	b.n	8008464 <_scanf_float+0x198>
 80084f0:	2d06      	cmp	r5, #6
 80084f2:	f47f af1e 	bne.w	8008332 <_scanf_float+0x66>
 80084f6:	2507      	movs	r5, #7
 80084f8:	e7b4      	b.n	8008464 <_scanf_float+0x198>
 80084fa:	6822      	ldr	r2, [r4, #0]
 80084fc:	0591      	lsls	r1, r2, #22
 80084fe:	f57f af18 	bpl.w	8008332 <_scanf_float+0x66>
 8008502:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008506:	6022      	str	r2, [r4, #0]
 8008508:	9702      	str	r7, [sp, #8]
 800850a:	e7ab      	b.n	8008464 <_scanf_float+0x198>
 800850c:	6822      	ldr	r2, [r4, #0]
 800850e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008512:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008516:	d005      	beq.n	8008524 <_scanf_float+0x258>
 8008518:	0550      	lsls	r0, r2, #21
 800851a:	f57f af0a 	bpl.w	8008332 <_scanf_float+0x66>
 800851e:	2f00      	cmp	r7, #0
 8008520:	f000 80db 	beq.w	80086da <_scanf_float+0x40e>
 8008524:	0591      	lsls	r1, r2, #22
 8008526:	bf58      	it	pl
 8008528:	9902      	ldrpl	r1, [sp, #8]
 800852a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800852e:	bf58      	it	pl
 8008530:	1a79      	subpl	r1, r7, r1
 8008532:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008536:	bf58      	it	pl
 8008538:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800853c:	6022      	str	r2, [r4, #0]
 800853e:	2700      	movs	r7, #0
 8008540:	e790      	b.n	8008464 <_scanf_float+0x198>
 8008542:	f04f 0a03 	mov.w	sl, #3
 8008546:	e78d      	b.n	8008464 <_scanf_float+0x198>
 8008548:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800854c:	4649      	mov	r1, r9
 800854e:	4640      	mov	r0, r8
 8008550:	4798      	blx	r3
 8008552:	2800      	cmp	r0, #0
 8008554:	f43f aedf 	beq.w	8008316 <_scanf_float+0x4a>
 8008558:	e6eb      	b.n	8008332 <_scanf_float+0x66>
 800855a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800855e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008562:	464a      	mov	r2, r9
 8008564:	4640      	mov	r0, r8
 8008566:	4798      	blx	r3
 8008568:	6923      	ldr	r3, [r4, #16]
 800856a:	3b01      	subs	r3, #1
 800856c:	6123      	str	r3, [r4, #16]
 800856e:	e6eb      	b.n	8008348 <_scanf_float+0x7c>
 8008570:	1e6b      	subs	r3, r5, #1
 8008572:	2b06      	cmp	r3, #6
 8008574:	d824      	bhi.n	80085c0 <_scanf_float+0x2f4>
 8008576:	2d02      	cmp	r5, #2
 8008578:	d836      	bhi.n	80085e8 <_scanf_float+0x31c>
 800857a:	9b01      	ldr	r3, [sp, #4]
 800857c:	429e      	cmp	r6, r3
 800857e:	f67f aee7 	bls.w	8008350 <_scanf_float+0x84>
 8008582:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008586:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800858a:	464a      	mov	r2, r9
 800858c:	4640      	mov	r0, r8
 800858e:	4798      	blx	r3
 8008590:	6923      	ldr	r3, [r4, #16]
 8008592:	3b01      	subs	r3, #1
 8008594:	6123      	str	r3, [r4, #16]
 8008596:	e7f0      	b.n	800857a <_scanf_float+0x2ae>
 8008598:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800859c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80085a0:	464a      	mov	r2, r9
 80085a2:	4640      	mov	r0, r8
 80085a4:	4798      	blx	r3
 80085a6:	6923      	ldr	r3, [r4, #16]
 80085a8:	3b01      	subs	r3, #1
 80085aa:	6123      	str	r3, [r4, #16]
 80085ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085b0:	fa5f fa8a 	uxtb.w	sl, sl
 80085b4:	f1ba 0f02 	cmp.w	sl, #2
 80085b8:	d1ee      	bne.n	8008598 <_scanf_float+0x2cc>
 80085ba:	3d03      	subs	r5, #3
 80085bc:	b2ed      	uxtb	r5, r5
 80085be:	1b76      	subs	r6, r6, r5
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	05da      	lsls	r2, r3, #23
 80085c4:	d530      	bpl.n	8008628 <_scanf_float+0x35c>
 80085c6:	055b      	lsls	r3, r3, #21
 80085c8:	d511      	bpl.n	80085ee <_scanf_float+0x322>
 80085ca:	9b01      	ldr	r3, [sp, #4]
 80085cc:	429e      	cmp	r6, r3
 80085ce:	f67f aebf 	bls.w	8008350 <_scanf_float+0x84>
 80085d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085da:	464a      	mov	r2, r9
 80085dc:	4640      	mov	r0, r8
 80085de:	4798      	blx	r3
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	3b01      	subs	r3, #1
 80085e4:	6123      	str	r3, [r4, #16]
 80085e6:	e7f0      	b.n	80085ca <_scanf_float+0x2fe>
 80085e8:	46aa      	mov	sl, r5
 80085ea:	46b3      	mov	fp, r6
 80085ec:	e7de      	b.n	80085ac <_scanf_float+0x2e0>
 80085ee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80085f2:	6923      	ldr	r3, [r4, #16]
 80085f4:	2965      	cmp	r1, #101	@ 0x65
 80085f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80085fa:	f106 35ff 	add.w	r5, r6, #4294967295
 80085fe:	6123      	str	r3, [r4, #16]
 8008600:	d00c      	beq.n	800861c <_scanf_float+0x350>
 8008602:	2945      	cmp	r1, #69	@ 0x45
 8008604:	d00a      	beq.n	800861c <_scanf_float+0x350>
 8008606:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800860a:	464a      	mov	r2, r9
 800860c:	4640      	mov	r0, r8
 800860e:	4798      	blx	r3
 8008610:	6923      	ldr	r3, [r4, #16]
 8008612:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008616:	3b01      	subs	r3, #1
 8008618:	1eb5      	subs	r5, r6, #2
 800861a:	6123      	str	r3, [r4, #16]
 800861c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008620:	464a      	mov	r2, r9
 8008622:	4640      	mov	r0, r8
 8008624:	4798      	blx	r3
 8008626:	462e      	mov	r6, r5
 8008628:	6822      	ldr	r2, [r4, #0]
 800862a:	f012 0210 	ands.w	r2, r2, #16
 800862e:	d001      	beq.n	8008634 <_scanf_float+0x368>
 8008630:	2000      	movs	r0, #0
 8008632:	e68e      	b.n	8008352 <_scanf_float+0x86>
 8008634:	7032      	strb	r2, [r6, #0]
 8008636:	6823      	ldr	r3, [r4, #0]
 8008638:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800863c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008640:	d125      	bne.n	800868e <_scanf_float+0x3c2>
 8008642:	9b02      	ldr	r3, [sp, #8]
 8008644:	429f      	cmp	r7, r3
 8008646:	d00a      	beq.n	800865e <_scanf_float+0x392>
 8008648:	1bda      	subs	r2, r3, r7
 800864a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800864e:	429e      	cmp	r6, r3
 8008650:	bf28      	it	cs
 8008652:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008656:	4922      	ldr	r1, [pc, #136]	@ (80086e0 <_scanf_float+0x414>)
 8008658:	4630      	mov	r0, r6
 800865a:	f000 f907 	bl	800886c <siprintf>
 800865e:	9901      	ldr	r1, [sp, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	4640      	mov	r0, r8
 8008664:	f002 fbf4 	bl	800ae50 <_strtod_r>
 8008668:	9b03      	ldr	r3, [sp, #12]
 800866a:	6821      	ldr	r1, [r4, #0]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f011 0f02 	tst.w	r1, #2
 8008672:	ec57 6b10 	vmov	r6, r7, d0
 8008676:	f103 0204 	add.w	r2, r3, #4
 800867a:	d015      	beq.n	80086a8 <_scanf_float+0x3dc>
 800867c:	9903      	ldr	r1, [sp, #12]
 800867e:	600a      	str	r2, [r1, #0]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	e9c3 6700 	strd	r6, r7, [r3]
 8008686:	68e3      	ldr	r3, [r4, #12]
 8008688:	3301      	adds	r3, #1
 800868a:	60e3      	str	r3, [r4, #12]
 800868c:	e7d0      	b.n	8008630 <_scanf_float+0x364>
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d0e4      	beq.n	800865e <_scanf_float+0x392>
 8008694:	9905      	ldr	r1, [sp, #20]
 8008696:	230a      	movs	r3, #10
 8008698:	3101      	adds	r1, #1
 800869a:	4640      	mov	r0, r8
 800869c:	f002 fc58 	bl	800af50 <_strtol_r>
 80086a0:	9b04      	ldr	r3, [sp, #16]
 80086a2:	9e05      	ldr	r6, [sp, #20]
 80086a4:	1ac2      	subs	r2, r0, r3
 80086a6:	e7d0      	b.n	800864a <_scanf_float+0x37e>
 80086a8:	f011 0f04 	tst.w	r1, #4
 80086ac:	9903      	ldr	r1, [sp, #12]
 80086ae:	600a      	str	r2, [r1, #0]
 80086b0:	d1e6      	bne.n	8008680 <_scanf_float+0x3b4>
 80086b2:	681d      	ldr	r5, [r3, #0]
 80086b4:	4632      	mov	r2, r6
 80086b6:	463b      	mov	r3, r7
 80086b8:	4630      	mov	r0, r6
 80086ba:	4639      	mov	r1, r7
 80086bc:	f7f8 fa36 	bl	8000b2c <__aeabi_dcmpun>
 80086c0:	b128      	cbz	r0, 80086ce <_scanf_float+0x402>
 80086c2:	4808      	ldr	r0, [pc, #32]	@ (80086e4 <_scanf_float+0x418>)
 80086c4:	f000 f9b8 	bl	8008a38 <nanf>
 80086c8:	ed85 0a00 	vstr	s0, [r5]
 80086cc:	e7db      	b.n	8008686 <_scanf_float+0x3ba>
 80086ce:	4630      	mov	r0, r6
 80086d0:	4639      	mov	r1, r7
 80086d2:	f7f8 fa89 	bl	8000be8 <__aeabi_d2f>
 80086d6:	6028      	str	r0, [r5, #0]
 80086d8:	e7d5      	b.n	8008686 <_scanf_float+0x3ba>
 80086da:	2700      	movs	r7, #0
 80086dc:	e62e      	b.n	800833c <_scanf_float+0x70>
 80086de:	bf00      	nop
 80086e0:	0800c674 	.word	0x0800c674
 80086e4:	0800c7b5 	.word	0x0800c7b5

080086e8 <std>:
 80086e8:	2300      	movs	r3, #0
 80086ea:	b510      	push	{r4, lr}
 80086ec:	4604      	mov	r4, r0
 80086ee:	e9c0 3300 	strd	r3, r3, [r0]
 80086f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086f6:	6083      	str	r3, [r0, #8]
 80086f8:	8181      	strh	r1, [r0, #12]
 80086fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80086fc:	81c2      	strh	r2, [r0, #14]
 80086fe:	6183      	str	r3, [r0, #24]
 8008700:	4619      	mov	r1, r3
 8008702:	2208      	movs	r2, #8
 8008704:	305c      	adds	r0, #92	@ 0x5c
 8008706:	f000 f916 	bl	8008936 <memset>
 800870a:	4b0d      	ldr	r3, [pc, #52]	@ (8008740 <std+0x58>)
 800870c:	6263      	str	r3, [r4, #36]	@ 0x24
 800870e:	4b0d      	ldr	r3, [pc, #52]	@ (8008744 <std+0x5c>)
 8008710:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008712:	4b0d      	ldr	r3, [pc, #52]	@ (8008748 <std+0x60>)
 8008714:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008716:	4b0d      	ldr	r3, [pc, #52]	@ (800874c <std+0x64>)
 8008718:	6323      	str	r3, [r4, #48]	@ 0x30
 800871a:	4b0d      	ldr	r3, [pc, #52]	@ (8008750 <std+0x68>)
 800871c:	6224      	str	r4, [r4, #32]
 800871e:	429c      	cmp	r4, r3
 8008720:	d006      	beq.n	8008730 <std+0x48>
 8008722:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008726:	4294      	cmp	r4, r2
 8008728:	d002      	beq.n	8008730 <std+0x48>
 800872a:	33d0      	adds	r3, #208	@ 0xd0
 800872c:	429c      	cmp	r4, r3
 800872e:	d105      	bne.n	800873c <std+0x54>
 8008730:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008738:	f000 b97a 	b.w	8008a30 <__retarget_lock_init_recursive>
 800873c:	bd10      	pop	{r4, pc}
 800873e:	bf00      	nop
 8008740:	080088b1 	.word	0x080088b1
 8008744:	080088d3 	.word	0x080088d3
 8008748:	0800890b 	.word	0x0800890b
 800874c:	0800892f 	.word	0x0800892f
 8008750:	20000358 	.word	0x20000358

08008754 <stdio_exit_handler>:
 8008754:	4a02      	ldr	r2, [pc, #8]	@ (8008760 <stdio_exit_handler+0xc>)
 8008756:	4903      	ldr	r1, [pc, #12]	@ (8008764 <stdio_exit_handler+0x10>)
 8008758:	4803      	ldr	r0, [pc, #12]	@ (8008768 <stdio_exit_handler+0x14>)
 800875a:	f000 b869 	b.w	8008830 <_fwalk_sglue>
 800875e:	bf00      	nop
 8008760:	2000000c 	.word	0x2000000c
 8008764:	0800b30d 	.word	0x0800b30d
 8008768:	2000001c 	.word	0x2000001c

0800876c <cleanup_stdio>:
 800876c:	6841      	ldr	r1, [r0, #4]
 800876e:	4b0c      	ldr	r3, [pc, #48]	@ (80087a0 <cleanup_stdio+0x34>)
 8008770:	4299      	cmp	r1, r3
 8008772:	b510      	push	{r4, lr}
 8008774:	4604      	mov	r4, r0
 8008776:	d001      	beq.n	800877c <cleanup_stdio+0x10>
 8008778:	f002 fdc8 	bl	800b30c <_fflush_r>
 800877c:	68a1      	ldr	r1, [r4, #8]
 800877e:	4b09      	ldr	r3, [pc, #36]	@ (80087a4 <cleanup_stdio+0x38>)
 8008780:	4299      	cmp	r1, r3
 8008782:	d002      	beq.n	800878a <cleanup_stdio+0x1e>
 8008784:	4620      	mov	r0, r4
 8008786:	f002 fdc1 	bl	800b30c <_fflush_r>
 800878a:	68e1      	ldr	r1, [r4, #12]
 800878c:	4b06      	ldr	r3, [pc, #24]	@ (80087a8 <cleanup_stdio+0x3c>)
 800878e:	4299      	cmp	r1, r3
 8008790:	d004      	beq.n	800879c <cleanup_stdio+0x30>
 8008792:	4620      	mov	r0, r4
 8008794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008798:	f002 bdb8 	b.w	800b30c <_fflush_r>
 800879c:	bd10      	pop	{r4, pc}
 800879e:	bf00      	nop
 80087a0:	20000358 	.word	0x20000358
 80087a4:	200003c0 	.word	0x200003c0
 80087a8:	20000428 	.word	0x20000428

080087ac <global_stdio_init.part.0>:
 80087ac:	b510      	push	{r4, lr}
 80087ae:	4b0b      	ldr	r3, [pc, #44]	@ (80087dc <global_stdio_init.part.0+0x30>)
 80087b0:	4c0b      	ldr	r4, [pc, #44]	@ (80087e0 <global_stdio_init.part.0+0x34>)
 80087b2:	4a0c      	ldr	r2, [pc, #48]	@ (80087e4 <global_stdio_init.part.0+0x38>)
 80087b4:	601a      	str	r2, [r3, #0]
 80087b6:	4620      	mov	r0, r4
 80087b8:	2200      	movs	r2, #0
 80087ba:	2104      	movs	r1, #4
 80087bc:	f7ff ff94 	bl	80086e8 <std>
 80087c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80087c4:	2201      	movs	r2, #1
 80087c6:	2109      	movs	r1, #9
 80087c8:	f7ff ff8e 	bl	80086e8 <std>
 80087cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80087d0:	2202      	movs	r2, #2
 80087d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087d6:	2112      	movs	r1, #18
 80087d8:	f7ff bf86 	b.w	80086e8 <std>
 80087dc:	20000490 	.word	0x20000490
 80087e0:	20000358 	.word	0x20000358
 80087e4:	08008755 	.word	0x08008755

080087e8 <__sfp_lock_acquire>:
 80087e8:	4801      	ldr	r0, [pc, #4]	@ (80087f0 <__sfp_lock_acquire+0x8>)
 80087ea:	f000 b922 	b.w	8008a32 <__retarget_lock_acquire_recursive>
 80087ee:	bf00      	nop
 80087f0:	20000499 	.word	0x20000499

080087f4 <__sfp_lock_release>:
 80087f4:	4801      	ldr	r0, [pc, #4]	@ (80087fc <__sfp_lock_release+0x8>)
 80087f6:	f000 b91d 	b.w	8008a34 <__retarget_lock_release_recursive>
 80087fa:	bf00      	nop
 80087fc:	20000499 	.word	0x20000499

08008800 <__sinit>:
 8008800:	b510      	push	{r4, lr}
 8008802:	4604      	mov	r4, r0
 8008804:	f7ff fff0 	bl	80087e8 <__sfp_lock_acquire>
 8008808:	6a23      	ldr	r3, [r4, #32]
 800880a:	b11b      	cbz	r3, 8008814 <__sinit+0x14>
 800880c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008810:	f7ff bff0 	b.w	80087f4 <__sfp_lock_release>
 8008814:	4b04      	ldr	r3, [pc, #16]	@ (8008828 <__sinit+0x28>)
 8008816:	6223      	str	r3, [r4, #32]
 8008818:	4b04      	ldr	r3, [pc, #16]	@ (800882c <__sinit+0x2c>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d1f5      	bne.n	800880c <__sinit+0xc>
 8008820:	f7ff ffc4 	bl	80087ac <global_stdio_init.part.0>
 8008824:	e7f2      	b.n	800880c <__sinit+0xc>
 8008826:	bf00      	nop
 8008828:	0800876d 	.word	0x0800876d
 800882c:	20000490 	.word	0x20000490

08008830 <_fwalk_sglue>:
 8008830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008834:	4607      	mov	r7, r0
 8008836:	4688      	mov	r8, r1
 8008838:	4614      	mov	r4, r2
 800883a:	2600      	movs	r6, #0
 800883c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008840:	f1b9 0901 	subs.w	r9, r9, #1
 8008844:	d505      	bpl.n	8008852 <_fwalk_sglue+0x22>
 8008846:	6824      	ldr	r4, [r4, #0]
 8008848:	2c00      	cmp	r4, #0
 800884a:	d1f7      	bne.n	800883c <_fwalk_sglue+0xc>
 800884c:	4630      	mov	r0, r6
 800884e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008852:	89ab      	ldrh	r3, [r5, #12]
 8008854:	2b01      	cmp	r3, #1
 8008856:	d907      	bls.n	8008868 <_fwalk_sglue+0x38>
 8008858:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800885c:	3301      	adds	r3, #1
 800885e:	d003      	beq.n	8008868 <_fwalk_sglue+0x38>
 8008860:	4629      	mov	r1, r5
 8008862:	4638      	mov	r0, r7
 8008864:	47c0      	blx	r8
 8008866:	4306      	orrs	r6, r0
 8008868:	3568      	adds	r5, #104	@ 0x68
 800886a:	e7e9      	b.n	8008840 <_fwalk_sglue+0x10>

0800886c <siprintf>:
 800886c:	b40e      	push	{r1, r2, r3}
 800886e:	b510      	push	{r4, lr}
 8008870:	b09d      	sub	sp, #116	@ 0x74
 8008872:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008874:	9002      	str	r0, [sp, #8]
 8008876:	9006      	str	r0, [sp, #24]
 8008878:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800887c:	480a      	ldr	r0, [pc, #40]	@ (80088a8 <siprintf+0x3c>)
 800887e:	9107      	str	r1, [sp, #28]
 8008880:	9104      	str	r1, [sp, #16]
 8008882:	490a      	ldr	r1, [pc, #40]	@ (80088ac <siprintf+0x40>)
 8008884:	f853 2b04 	ldr.w	r2, [r3], #4
 8008888:	9105      	str	r1, [sp, #20]
 800888a:	2400      	movs	r4, #0
 800888c:	a902      	add	r1, sp, #8
 800888e:	6800      	ldr	r0, [r0, #0]
 8008890:	9301      	str	r3, [sp, #4]
 8008892:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008894:	f002 fbba 	bl	800b00c <_svfiprintf_r>
 8008898:	9b02      	ldr	r3, [sp, #8]
 800889a:	701c      	strb	r4, [r3, #0]
 800889c:	b01d      	add	sp, #116	@ 0x74
 800889e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088a2:	b003      	add	sp, #12
 80088a4:	4770      	bx	lr
 80088a6:	bf00      	nop
 80088a8:	20000018 	.word	0x20000018
 80088ac:	ffff0208 	.word	0xffff0208

080088b0 <__sread>:
 80088b0:	b510      	push	{r4, lr}
 80088b2:	460c      	mov	r4, r1
 80088b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088b8:	f000 f86c 	bl	8008994 <_read_r>
 80088bc:	2800      	cmp	r0, #0
 80088be:	bfab      	itete	ge
 80088c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80088c2:	89a3      	ldrhlt	r3, [r4, #12]
 80088c4:	181b      	addge	r3, r3, r0
 80088c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80088ca:	bfac      	ite	ge
 80088cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80088ce:	81a3      	strhlt	r3, [r4, #12]
 80088d0:	bd10      	pop	{r4, pc}

080088d2 <__swrite>:
 80088d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d6:	461f      	mov	r7, r3
 80088d8:	898b      	ldrh	r3, [r1, #12]
 80088da:	05db      	lsls	r3, r3, #23
 80088dc:	4605      	mov	r5, r0
 80088de:	460c      	mov	r4, r1
 80088e0:	4616      	mov	r6, r2
 80088e2:	d505      	bpl.n	80088f0 <__swrite+0x1e>
 80088e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e8:	2302      	movs	r3, #2
 80088ea:	2200      	movs	r2, #0
 80088ec:	f000 f840 	bl	8008970 <_lseek_r>
 80088f0:	89a3      	ldrh	r3, [r4, #12]
 80088f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088fa:	81a3      	strh	r3, [r4, #12]
 80088fc:	4632      	mov	r2, r6
 80088fe:	463b      	mov	r3, r7
 8008900:	4628      	mov	r0, r5
 8008902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008906:	f000 b857 	b.w	80089b8 <_write_r>

0800890a <__sseek>:
 800890a:	b510      	push	{r4, lr}
 800890c:	460c      	mov	r4, r1
 800890e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008912:	f000 f82d 	bl	8008970 <_lseek_r>
 8008916:	1c43      	adds	r3, r0, #1
 8008918:	89a3      	ldrh	r3, [r4, #12]
 800891a:	bf15      	itete	ne
 800891c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800891e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008922:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008926:	81a3      	strheq	r3, [r4, #12]
 8008928:	bf18      	it	ne
 800892a:	81a3      	strhne	r3, [r4, #12]
 800892c:	bd10      	pop	{r4, pc}

0800892e <__sclose>:
 800892e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008932:	f000 b80d 	b.w	8008950 <_close_r>

08008936 <memset>:
 8008936:	4402      	add	r2, r0
 8008938:	4603      	mov	r3, r0
 800893a:	4293      	cmp	r3, r2
 800893c:	d100      	bne.n	8008940 <memset+0xa>
 800893e:	4770      	bx	lr
 8008940:	f803 1b01 	strb.w	r1, [r3], #1
 8008944:	e7f9      	b.n	800893a <memset+0x4>
	...

08008948 <_localeconv_r>:
 8008948:	4800      	ldr	r0, [pc, #0]	@ (800894c <_localeconv_r+0x4>)
 800894a:	4770      	bx	lr
 800894c:	20000158 	.word	0x20000158

08008950 <_close_r>:
 8008950:	b538      	push	{r3, r4, r5, lr}
 8008952:	4d06      	ldr	r5, [pc, #24]	@ (800896c <_close_r+0x1c>)
 8008954:	2300      	movs	r3, #0
 8008956:	4604      	mov	r4, r0
 8008958:	4608      	mov	r0, r1
 800895a:	602b      	str	r3, [r5, #0]
 800895c:	f7fa ffb6 	bl	80038cc <_close>
 8008960:	1c43      	adds	r3, r0, #1
 8008962:	d102      	bne.n	800896a <_close_r+0x1a>
 8008964:	682b      	ldr	r3, [r5, #0]
 8008966:	b103      	cbz	r3, 800896a <_close_r+0x1a>
 8008968:	6023      	str	r3, [r4, #0]
 800896a:	bd38      	pop	{r3, r4, r5, pc}
 800896c:	20000494 	.word	0x20000494

08008970 <_lseek_r>:
 8008970:	b538      	push	{r3, r4, r5, lr}
 8008972:	4d07      	ldr	r5, [pc, #28]	@ (8008990 <_lseek_r+0x20>)
 8008974:	4604      	mov	r4, r0
 8008976:	4608      	mov	r0, r1
 8008978:	4611      	mov	r1, r2
 800897a:	2200      	movs	r2, #0
 800897c:	602a      	str	r2, [r5, #0]
 800897e:	461a      	mov	r2, r3
 8008980:	f7fa ffcb 	bl	800391a <_lseek>
 8008984:	1c43      	adds	r3, r0, #1
 8008986:	d102      	bne.n	800898e <_lseek_r+0x1e>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	b103      	cbz	r3, 800898e <_lseek_r+0x1e>
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	bd38      	pop	{r3, r4, r5, pc}
 8008990:	20000494 	.word	0x20000494

08008994 <_read_r>:
 8008994:	b538      	push	{r3, r4, r5, lr}
 8008996:	4d07      	ldr	r5, [pc, #28]	@ (80089b4 <_read_r+0x20>)
 8008998:	4604      	mov	r4, r0
 800899a:	4608      	mov	r0, r1
 800899c:	4611      	mov	r1, r2
 800899e:	2200      	movs	r2, #0
 80089a0:	602a      	str	r2, [r5, #0]
 80089a2:	461a      	mov	r2, r3
 80089a4:	f7fa ff59 	bl	800385a <_read>
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	d102      	bne.n	80089b2 <_read_r+0x1e>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	b103      	cbz	r3, 80089b2 <_read_r+0x1e>
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	bd38      	pop	{r3, r4, r5, pc}
 80089b4:	20000494 	.word	0x20000494

080089b8 <_write_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	4d07      	ldr	r5, [pc, #28]	@ (80089d8 <_write_r+0x20>)
 80089bc:	4604      	mov	r4, r0
 80089be:	4608      	mov	r0, r1
 80089c0:	4611      	mov	r1, r2
 80089c2:	2200      	movs	r2, #0
 80089c4:	602a      	str	r2, [r5, #0]
 80089c6:	461a      	mov	r2, r3
 80089c8:	f7fa ff64 	bl	8003894 <_write>
 80089cc:	1c43      	adds	r3, r0, #1
 80089ce:	d102      	bne.n	80089d6 <_write_r+0x1e>
 80089d0:	682b      	ldr	r3, [r5, #0]
 80089d2:	b103      	cbz	r3, 80089d6 <_write_r+0x1e>
 80089d4:	6023      	str	r3, [r4, #0]
 80089d6:	bd38      	pop	{r3, r4, r5, pc}
 80089d8:	20000494 	.word	0x20000494

080089dc <__errno>:
 80089dc:	4b01      	ldr	r3, [pc, #4]	@ (80089e4 <__errno+0x8>)
 80089de:	6818      	ldr	r0, [r3, #0]
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop
 80089e4:	20000018 	.word	0x20000018

080089e8 <__libc_init_array>:
 80089e8:	b570      	push	{r4, r5, r6, lr}
 80089ea:	4d0d      	ldr	r5, [pc, #52]	@ (8008a20 <__libc_init_array+0x38>)
 80089ec:	4c0d      	ldr	r4, [pc, #52]	@ (8008a24 <__libc_init_array+0x3c>)
 80089ee:	1b64      	subs	r4, r4, r5
 80089f0:	10a4      	asrs	r4, r4, #2
 80089f2:	2600      	movs	r6, #0
 80089f4:	42a6      	cmp	r6, r4
 80089f6:	d109      	bne.n	8008a0c <__libc_init_array+0x24>
 80089f8:	4d0b      	ldr	r5, [pc, #44]	@ (8008a28 <__libc_init_array+0x40>)
 80089fa:	4c0c      	ldr	r4, [pc, #48]	@ (8008a2c <__libc_init_array+0x44>)
 80089fc:	f003 fc40 	bl	800c280 <_init>
 8008a00:	1b64      	subs	r4, r4, r5
 8008a02:	10a4      	asrs	r4, r4, #2
 8008a04:	2600      	movs	r6, #0
 8008a06:	42a6      	cmp	r6, r4
 8008a08:	d105      	bne.n	8008a16 <__libc_init_array+0x2e>
 8008a0a:	bd70      	pop	{r4, r5, r6, pc}
 8008a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a10:	4798      	blx	r3
 8008a12:	3601      	adds	r6, #1
 8008a14:	e7ee      	b.n	80089f4 <__libc_init_array+0xc>
 8008a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a1a:	4798      	blx	r3
 8008a1c:	3601      	adds	r6, #1
 8008a1e:	e7f2      	b.n	8008a06 <__libc_init_array+0x1e>
 8008a20:	0800ca74 	.word	0x0800ca74
 8008a24:	0800ca74 	.word	0x0800ca74
 8008a28:	0800ca74 	.word	0x0800ca74
 8008a2c:	0800ca78 	.word	0x0800ca78

08008a30 <__retarget_lock_init_recursive>:
 8008a30:	4770      	bx	lr

08008a32 <__retarget_lock_acquire_recursive>:
 8008a32:	4770      	bx	lr

08008a34 <__retarget_lock_release_recursive>:
 8008a34:	4770      	bx	lr
	...

08008a38 <nanf>:
 8008a38:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008a40 <nanf+0x8>
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	7fc00000 	.word	0x7fc00000

08008a44 <quorem>:
 8008a44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a48:	6903      	ldr	r3, [r0, #16]
 8008a4a:	690c      	ldr	r4, [r1, #16]
 8008a4c:	42a3      	cmp	r3, r4
 8008a4e:	4607      	mov	r7, r0
 8008a50:	db7e      	blt.n	8008b50 <quorem+0x10c>
 8008a52:	3c01      	subs	r4, #1
 8008a54:	f101 0814 	add.w	r8, r1, #20
 8008a58:	00a3      	lsls	r3, r4, #2
 8008a5a:	f100 0514 	add.w	r5, r0, #20
 8008a5e:	9300      	str	r3, [sp, #0]
 8008a60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a64:	9301      	str	r3, [sp, #4]
 8008a66:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008a6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	429a      	cmp	r2, r3
 8008a72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008a76:	fbb2 f6f3 	udiv	r6, r2, r3
 8008a7a:	d32e      	bcc.n	8008ada <quorem+0x96>
 8008a7c:	f04f 0a00 	mov.w	sl, #0
 8008a80:	46c4      	mov	ip, r8
 8008a82:	46ae      	mov	lr, r5
 8008a84:	46d3      	mov	fp, sl
 8008a86:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008a8a:	b298      	uxth	r0, r3
 8008a8c:	fb06 a000 	mla	r0, r6, r0, sl
 8008a90:	0c02      	lsrs	r2, r0, #16
 8008a92:	0c1b      	lsrs	r3, r3, #16
 8008a94:	fb06 2303 	mla	r3, r6, r3, r2
 8008a98:	f8de 2000 	ldr.w	r2, [lr]
 8008a9c:	b280      	uxth	r0, r0
 8008a9e:	b292      	uxth	r2, r2
 8008aa0:	1a12      	subs	r2, r2, r0
 8008aa2:	445a      	add	r2, fp
 8008aa4:	f8de 0000 	ldr.w	r0, [lr]
 8008aa8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008ab2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008ab6:	b292      	uxth	r2, r2
 8008ab8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008abc:	45e1      	cmp	r9, ip
 8008abe:	f84e 2b04 	str.w	r2, [lr], #4
 8008ac2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008ac6:	d2de      	bcs.n	8008a86 <quorem+0x42>
 8008ac8:	9b00      	ldr	r3, [sp, #0]
 8008aca:	58eb      	ldr	r3, [r5, r3]
 8008acc:	b92b      	cbnz	r3, 8008ada <quorem+0x96>
 8008ace:	9b01      	ldr	r3, [sp, #4]
 8008ad0:	3b04      	subs	r3, #4
 8008ad2:	429d      	cmp	r5, r3
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	d32f      	bcc.n	8008b38 <quorem+0xf4>
 8008ad8:	613c      	str	r4, [r7, #16]
 8008ada:	4638      	mov	r0, r7
 8008adc:	f001 f9c8 	bl	8009e70 <__mcmp>
 8008ae0:	2800      	cmp	r0, #0
 8008ae2:	db25      	blt.n	8008b30 <quorem+0xec>
 8008ae4:	4629      	mov	r1, r5
 8008ae6:	2000      	movs	r0, #0
 8008ae8:	f858 2b04 	ldr.w	r2, [r8], #4
 8008aec:	f8d1 c000 	ldr.w	ip, [r1]
 8008af0:	fa1f fe82 	uxth.w	lr, r2
 8008af4:	fa1f f38c 	uxth.w	r3, ip
 8008af8:	eba3 030e 	sub.w	r3, r3, lr
 8008afc:	4403      	add	r3, r0
 8008afe:	0c12      	lsrs	r2, r2, #16
 8008b00:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008b04:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b0e:	45c1      	cmp	r9, r8
 8008b10:	f841 3b04 	str.w	r3, [r1], #4
 8008b14:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008b18:	d2e6      	bcs.n	8008ae8 <quorem+0xa4>
 8008b1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b22:	b922      	cbnz	r2, 8008b2e <quorem+0xea>
 8008b24:	3b04      	subs	r3, #4
 8008b26:	429d      	cmp	r5, r3
 8008b28:	461a      	mov	r2, r3
 8008b2a:	d30b      	bcc.n	8008b44 <quorem+0x100>
 8008b2c:	613c      	str	r4, [r7, #16]
 8008b2e:	3601      	adds	r6, #1
 8008b30:	4630      	mov	r0, r6
 8008b32:	b003      	add	sp, #12
 8008b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b38:	6812      	ldr	r2, [r2, #0]
 8008b3a:	3b04      	subs	r3, #4
 8008b3c:	2a00      	cmp	r2, #0
 8008b3e:	d1cb      	bne.n	8008ad8 <quorem+0x94>
 8008b40:	3c01      	subs	r4, #1
 8008b42:	e7c6      	b.n	8008ad2 <quorem+0x8e>
 8008b44:	6812      	ldr	r2, [r2, #0]
 8008b46:	3b04      	subs	r3, #4
 8008b48:	2a00      	cmp	r2, #0
 8008b4a:	d1ef      	bne.n	8008b2c <quorem+0xe8>
 8008b4c:	3c01      	subs	r4, #1
 8008b4e:	e7ea      	b.n	8008b26 <quorem+0xe2>
 8008b50:	2000      	movs	r0, #0
 8008b52:	e7ee      	b.n	8008b32 <quorem+0xee>
 8008b54:	0000      	movs	r0, r0
	...

08008b58 <_dtoa_r>:
 8008b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b5c:	69c7      	ldr	r7, [r0, #28]
 8008b5e:	b097      	sub	sp, #92	@ 0x5c
 8008b60:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008b64:	ec55 4b10 	vmov	r4, r5, d0
 8008b68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008b6a:	9107      	str	r1, [sp, #28]
 8008b6c:	4681      	mov	r9, r0
 8008b6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b70:	9311      	str	r3, [sp, #68]	@ 0x44
 8008b72:	b97f      	cbnz	r7, 8008b94 <_dtoa_r+0x3c>
 8008b74:	2010      	movs	r0, #16
 8008b76:	f000 fe09 	bl	800978c <malloc>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008b80:	b920      	cbnz	r0, 8008b8c <_dtoa_r+0x34>
 8008b82:	4ba9      	ldr	r3, [pc, #676]	@ (8008e28 <_dtoa_r+0x2d0>)
 8008b84:	21ef      	movs	r1, #239	@ 0xef
 8008b86:	48a9      	ldr	r0, [pc, #676]	@ (8008e2c <_dtoa_r+0x2d4>)
 8008b88:	f002 fc3a 	bl	800b400 <__assert_func>
 8008b8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008b90:	6007      	str	r7, [r0, #0]
 8008b92:	60c7      	str	r7, [r0, #12]
 8008b94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b98:	6819      	ldr	r1, [r3, #0]
 8008b9a:	b159      	cbz	r1, 8008bb4 <_dtoa_r+0x5c>
 8008b9c:	685a      	ldr	r2, [r3, #4]
 8008b9e:	604a      	str	r2, [r1, #4]
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	4093      	lsls	r3, r2
 8008ba4:	608b      	str	r3, [r1, #8]
 8008ba6:	4648      	mov	r0, r9
 8008ba8:	f000 fee6 	bl	8009978 <_Bfree>
 8008bac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	601a      	str	r2, [r3, #0]
 8008bb4:	1e2b      	subs	r3, r5, #0
 8008bb6:	bfb9      	ittee	lt
 8008bb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008bbc:	9305      	strlt	r3, [sp, #20]
 8008bbe:	2300      	movge	r3, #0
 8008bc0:	6033      	strge	r3, [r6, #0]
 8008bc2:	9f05      	ldr	r7, [sp, #20]
 8008bc4:	4b9a      	ldr	r3, [pc, #616]	@ (8008e30 <_dtoa_r+0x2d8>)
 8008bc6:	bfbc      	itt	lt
 8008bc8:	2201      	movlt	r2, #1
 8008bca:	6032      	strlt	r2, [r6, #0]
 8008bcc:	43bb      	bics	r3, r7
 8008bce:	d112      	bne.n	8008bf6 <_dtoa_r+0x9e>
 8008bd0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008bd2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008bd6:	6013      	str	r3, [r2, #0]
 8008bd8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008bdc:	4323      	orrs	r3, r4
 8008bde:	f000 855a 	beq.w	8009696 <_dtoa_r+0xb3e>
 8008be2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008be4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008e44 <_dtoa_r+0x2ec>
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 855c 	beq.w	80096a6 <_dtoa_r+0xb4e>
 8008bee:	f10a 0303 	add.w	r3, sl, #3
 8008bf2:	f000 bd56 	b.w	80096a2 <_dtoa_r+0xb4a>
 8008bf6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	ec51 0b17 	vmov	r0, r1, d7
 8008c00:	2300      	movs	r3, #0
 8008c02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008c06:	f7f7 ff5f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c0a:	4680      	mov	r8, r0
 8008c0c:	b158      	cbz	r0, 8008c26 <_dtoa_r+0xce>
 8008c0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008c10:	2301      	movs	r3, #1
 8008c12:	6013      	str	r3, [r2, #0]
 8008c14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c16:	b113      	cbz	r3, 8008c1e <_dtoa_r+0xc6>
 8008c18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008c1a:	4b86      	ldr	r3, [pc, #536]	@ (8008e34 <_dtoa_r+0x2dc>)
 8008c1c:	6013      	str	r3, [r2, #0]
 8008c1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008e48 <_dtoa_r+0x2f0>
 8008c22:	f000 bd40 	b.w	80096a6 <_dtoa_r+0xb4e>
 8008c26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008c2a:	aa14      	add	r2, sp, #80	@ 0x50
 8008c2c:	a915      	add	r1, sp, #84	@ 0x54
 8008c2e:	4648      	mov	r0, r9
 8008c30:	f001 fa3e 	bl	800a0b0 <__d2b>
 8008c34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008c38:	9002      	str	r0, [sp, #8]
 8008c3a:	2e00      	cmp	r6, #0
 8008c3c:	d078      	beq.n	8008d30 <_dtoa_r+0x1d8>
 8008c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008c4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008c50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008c54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008c58:	4619      	mov	r1, r3
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	4b76      	ldr	r3, [pc, #472]	@ (8008e38 <_dtoa_r+0x2e0>)
 8008c5e:	f7f7 fb13 	bl	8000288 <__aeabi_dsub>
 8008c62:	a36b      	add	r3, pc, #428	@ (adr r3, 8008e10 <_dtoa_r+0x2b8>)
 8008c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c68:	f7f7 fcc6 	bl	80005f8 <__aeabi_dmul>
 8008c6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008e18 <_dtoa_r+0x2c0>)
 8008c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c72:	f7f7 fb0b 	bl	800028c <__adddf3>
 8008c76:	4604      	mov	r4, r0
 8008c78:	4630      	mov	r0, r6
 8008c7a:	460d      	mov	r5, r1
 8008c7c:	f7f7 fc52 	bl	8000524 <__aeabi_i2d>
 8008c80:	a367      	add	r3, pc, #412	@ (adr r3, 8008e20 <_dtoa_r+0x2c8>)
 8008c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c86:	f7f7 fcb7 	bl	80005f8 <__aeabi_dmul>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	4620      	mov	r0, r4
 8008c90:	4629      	mov	r1, r5
 8008c92:	f7f7 fafb 	bl	800028c <__adddf3>
 8008c96:	4604      	mov	r4, r0
 8008c98:	460d      	mov	r5, r1
 8008c9a:	f7f7 ff5d 	bl	8000b58 <__aeabi_d2iz>
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	4607      	mov	r7, r0
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	f7f7 ff18 	bl	8000adc <__aeabi_dcmplt>
 8008cac:	b140      	cbz	r0, 8008cc0 <_dtoa_r+0x168>
 8008cae:	4638      	mov	r0, r7
 8008cb0:	f7f7 fc38 	bl	8000524 <__aeabi_i2d>
 8008cb4:	4622      	mov	r2, r4
 8008cb6:	462b      	mov	r3, r5
 8008cb8:	f7f7 ff06 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cbc:	b900      	cbnz	r0, 8008cc0 <_dtoa_r+0x168>
 8008cbe:	3f01      	subs	r7, #1
 8008cc0:	2f16      	cmp	r7, #22
 8008cc2:	d852      	bhi.n	8008d6a <_dtoa_r+0x212>
 8008cc4:	4b5d      	ldr	r3, [pc, #372]	@ (8008e3c <_dtoa_r+0x2e4>)
 8008cc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008cd2:	f7f7 ff03 	bl	8000adc <__aeabi_dcmplt>
 8008cd6:	2800      	cmp	r0, #0
 8008cd8:	d049      	beq.n	8008d6e <_dtoa_r+0x216>
 8008cda:	3f01      	subs	r7, #1
 8008cdc:	2300      	movs	r3, #0
 8008cde:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ce0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ce2:	1b9b      	subs	r3, r3, r6
 8008ce4:	1e5a      	subs	r2, r3, #1
 8008ce6:	bf45      	ittet	mi
 8008ce8:	f1c3 0301 	rsbmi	r3, r3, #1
 8008cec:	9300      	strmi	r3, [sp, #0]
 8008cee:	2300      	movpl	r3, #0
 8008cf0:	2300      	movmi	r3, #0
 8008cf2:	9206      	str	r2, [sp, #24]
 8008cf4:	bf54      	ite	pl
 8008cf6:	9300      	strpl	r3, [sp, #0]
 8008cf8:	9306      	strmi	r3, [sp, #24]
 8008cfa:	2f00      	cmp	r7, #0
 8008cfc:	db39      	blt.n	8008d72 <_dtoa_r+0x21a>
 8008cfe:	9b06      	ldr	r3, [sp, #24]
 8008d00:	970d      	str	r7, [sp, #52]	@ 0x34
 8008d02:	443b      	add	r3, r7
 8008d04:	9306      	str	r3, [sp, #24]
 8008d06:	2300      	movs	r3, #0
 8008d08:	9308      	str	r3, [sp, #32]
 8008d0a:	9b07      	ldr	r3, [sp, #28]
 8008d0c:	2b09      	cmp	r3, #9
 8008d0e:	d863      	bhi.n	8008dd8 <_dtoa_r+0x280>
 8008d10:	2b05      	cmp	r3, #5
 8008d12:	bfc4      	itt	gt
 8008d14:	3b04      	subgt	r3, #4
 8008d16:	9307      	strgt	r3, [sp, #28]
 8008d18:	9b07      	ldr	r3, [sp, #28]
 8008d1a:	f1a3 0302 	sub.w	r3, r3, #2
 8008d1e:	bfcc      	ite	gt
 8008d20:	2400      	movgt	r4, #0
 8008d22:	2401      	movle	r4, #1
 8008d24:	2b03      	cmp	r3, #3
 8008d26:	d863      	bhi.n	8008df0 <_dtoa_r+0x298>
 8008d28:	e8df f003 	tbb	[pc, r3]
 8008d2c:	2b375452 	.word	0x2b375452
 8008d30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008d34:	441e      	add	r6, r3
 8008d36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008d3a:	2b20      	cmp	r3, #32
 8008d3c:	bfc1      	itttt	gt
 8008d3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008d42:	409f      	lslgt	r7, r3
 8008d44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008d48:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008d4c:	bfd6      	itet	le
 8008d4e:	f1c3 0320 	rsble	r3, r3, #32
 8008d52:	ea47 0003 	orrgt.w	r0, r7, r3
 8008d56:	fa04 f003 	lslle.w	r0, r4, r3
 8008d5a:	f7f7 fbd3 	bl	8000504 <__aeabi_ui2d>
 8008d5e:	2201      	movs	r2, #1
 8008d60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008d64:	3e01      	subs	r6, #1
 8008d66:	9212      	str	r2, [sp, #72]	@ 0x48
 8008d68:	e776      	b.n	8008c58 <_dtoa_r+0x100>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e7b7      	b.n	8008cde <_dtoa_r+0x186>
 8008d6e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008d70:	e7b6      	b.n	8008ce0 <_dtoa_r+0x188>
 8008d72:	9b00      	ldr	r3, [sp, #0]
 8008d74:	1bdb      	subs	r3, r3, r7
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	427b      	negs	r3, r7
 8008d7a:	9308      	str	r3, [sp, #32]
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d80:	e7c3      	b.n	8008d0a <_dtoa_r+0x1b2>
 8008d82:	2301      	movs	r3, #1
 8008d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d88:	eb07 0b03 	add.w	fp, r7, r3
 8008d8c:	f10b 0301 	add.w	r3, fp, #1
 8008d90:	2b01      	cmp	r3, #1
 8008d92:	9303      	str	r3, [sp, #12]
 8008d94:	bfb8      	it	lt
 8008d96:	2301      	movlt	r3, #1
 8008d98:	e006      	b.n	8008da8 <_dtoa_r+0x250>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	dd28      	ble.n	8008df6 <_dtoa_r+0x29e>
 8008da4:	469b      	mov	fp, r3
 8008da6:	9303      	str	r3, [sp, #12]
 8008da8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008dac:	2100      	movs	r1, #0
 8008dae:	2204      	movs	r2, #4
 8008db0:	f102 0514 	add.w	r5, r2, #20
 8008db4:	429d      	cmp	r5, r3
 8008db6:	d926      	bls.n	8008e06 <_dtoa_r+0x2ae>
 8008db8:	6041      	str	r1, [r0, #4]
 8008dba:	4648      	mov	r0, r9
 8008dbc:	f000 fd9c 	bl	80098f8 <_Balloc>
 8008dc0:	4682      	mov	sl, r0
 8008dc2:	2800      	cmp	r0, #0
 8008dc4:	d142      	bne.n	8008e4c <_dtoa_r+0x2f4>
 8008dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8008e40 <_dtoa_r+0x2e8>)
 8008dc8:	4602      	mov	r2, r0
 8008dca:	f240 11af 	movw	r1, #431	@ 0x1af
 8008dce:	e6da      	b.n	8008b86 <_dtoa_r+0x2e>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	e7e3      	b.n	8008d9c <_dtoa_r+0x244>
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	e7d5      	b.n	8008d84 <_dtoa_r+0x22c>
 8008dd8:	2401      	movs	r4, #1
 8008dda:	2300      	movs	r3, #0
 8008ddc:	9307      	str	r3, [sp, #28]
 8008dde:	9409      	str	r4, [sp, #36]	@ 0x24
 8008de0:	f04f 3bff 	mov.w	fp, #4294967295
 8008de4:	2200      	movs	r2, #0
 8008de6:	f8cd b00c 	str.w	fp, [sp, #12]
 8008dea:	2312      	movs	r3, #18
 8008dec:	920c      	str	r2, [sp, #48]	@ 0x30
 8008dee:	e7db      	b.n	8008da8 <_dtoa_r+0x250>
 8008df0:	2301      	movs	r3, #1
 8008df2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008df4:	e7f4      	b.n	8008de0 <_dtoa_r+0x288>
 8008df6:	f04f 0b01 	mov.w	fp, #1
 8008dfa:	f8cd b00c 	str.w	fp, [sp, #12]
 8008dfe:	465b      	mov	r3, fp
 8008e00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008e04:	e7d0      	b.n	8008da8 <_dtoa_r+0x250>
 8008e06:	3101      	adds	r1, #1
 8008e08:	0052      	lsls	r2, r2, #1
 8008e0a:	e7d1      	b.n	8008db0 <_dtoa_r+0x258>
 8008e0c:	f3af 8000 	nop.w
 8008e10:	636f4361 	.word	0x636f4361
 8008e14:	3fd287a7 	.word	0x3fd287a7
 8008e18:	8b60c8b3 	.word	0x8b60c8b3
 8008e1c:	3fc68a28 	.word	0x3fc68a28
 8008e20:	509f79fb 	.word	0x509f79fb
 8008e24:	3fd34413 	.word	0x3fd34413
 8008e28:	0800c686 	.word	0x0800c686
 8008e2c:	0800c69d 	.word	0x0800c69d
 8008e30:	7ff00000 	.word	0x7ff00000
 8008e34:	0800c651 	.word	0x0800c651
 8008e38:	3ff80000 	.word	0x3ff80000
 8008e3c:	0800c850 	.word	0x0800c850
 8008e40:	0800c6f5 	.word	0x0800c6f5
 8008e44:	0800c682 	.word	0x0800c682
 8008e48:	0800c650 	.word	0x0800c650
 8008e4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e50:	6018      	str	r0, [r3, #0]
 8008e52:	9b03      	ldr	r3, [sp, #12]
 8008e54:	2b0e      	cmp	r3, #14
 8008e56:	f200 80a1 	bhi.w	8008f9c <_dtoa_r+0x444>
 8008e5a:	2c00      	cmp	r4, #0
 8008e5c:	f000 809e 	beq.w	8008f9c <_dtoa_r+0x444>
 8008e60:	2f00      	cmp	r7, #0
 8008e62:	dd33      	ble.n	8008ecc <_dtoa_r+0x374>
 8008e64:	4b9c      	ldr	r3, [pc, #624]	@ (80090d8 <_dtoa_r+0x580>)
 8008e66:	f007 020f 	and.w	r2, r7, #15
 8008e6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e6e:	ed93 7b00 	vldr	d7, [r3]
 8008e72:	05f8      	lsls	r0, r7, #23
 8008e74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008e78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008e7c:	d516      	bpl.n	8008eac <_dtoa_r+0x354>
 8008e7e:	4b97      	ldr	r3, [pc, #604]	@ (80090dc <_dtoa_r+0x584>)
 8008e80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008e84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008e88:	f7f7 fce0 	bl	800084c <__aeabi_ddiv>
 8008e8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e90:	f004 040f 	and.w	r4, r4, #15
 8008e94:	2603      	movs	r6, #3
 8008e96:	4d91      	ldr	r5, [pc, #580]	@ (80090dc <_dtoa_r+0x584>)
 8008e98:	b954      	cbnz	r4, 8008eb0 <_dtoa_r+0x358>
 8008e9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ea2:	f7f7 fcd3 	bl	800084c <__aeabi_ddiv>
 8008ea6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008eaa:	e028      	b.n	8008efe <_dtoa_r+0x3a6>
 8008eac:	2602      	movs	r6, #2
 8008eae:	e7f2      	b.n	8008e96 <_dtoa_r+0x33e>
 8008eb0:	07e1      	lsls	r1, r4, #31
 8008eb2:	d508      	bpl.n	8008ec6 <_dtoa_r+0x36e>
 8008eb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008eb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008ebc:	f7f7 fb9c 	bl	80005f8 <__aeabi_dmul>
 8008ec0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008ec4:	3601      	adds	r6, #1
 8008ec6:	1064      	asrs	r4, r4, #1
 8008ec8:	3508      	adds	r5, #8
 8008eca:	e7e5      	b.n	8008e98 <_dtoa_r+0x340>
 8008ecc:	f000 80af 	beq.w	800902e <_dtoa_r+0x4d6>
 8008ed0:	427c      	negs	r4, r7
 8008ed2:	4b81      	ldr	r3, [pc, #516]	@ (80090d8 <_dtoa_r+0x580>)
 8008ed4:	4d81      	ldr	r5, [pc, #516]	@ (80090dc <_dtoa_r+0x584>)
 8008ed6:	f004 020f 	and.w	r2, r4, #15
 8008eda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008ee6:	f7f7 fb87 	bl	80005f8 <__aeabi_dmul>
 8008eea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008eee:	1124      	asrs	r4, r4, #4
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	2602      	movs	r6, #2
 8008ef4:	2c00      	cmp	r4, #0
 8008ef6:	f040 808f 	bne.w	8009018 <_dtoa_r+0x4c0>
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d1d3      	bne.n	8008ea6 <_dtoa_r+0x34e>
 8008efe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f000 8094 	beq.w	8009032 <_dtoa_r+0x4da>
 8008f0a:	4b75      	ldr	r3, [pc, #468]	@ (80090e0 <_dtoa_r+0x588>)
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	4620      	mov	r0, r4
 8008f10:	4629      	mov	r1, r5
 8008f12:	f7f7 fde3 	bl	8000adc <__aeabi_dcmplt>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	f000 808b 	beq.w	8009032 <_dtoa_r+0x4da>
 8008f1c:	9b03      	ldr	r3, [sp, #12]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f000 8087 	beq.w	8009032 <_dtoa_r+0x4da>
 8008f24:	f1bb 0f00 	cmp.w	fp, #0
 8008f28:	dd34      	ble.n	8008f94 <_dtoa_r+0x43c>
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	4b6d      	ldr	r3, [pc, #436]	@ (80090e4 <_dtoa_r+0x58c>)
 8008f2e:	2200      	movs	r2, #0
 8008f30:	4629      	mov	r1, r5
 8008f32:	f7f7 fb61 	bl	80005f8 <__aeabi_dmul>
 8008f36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f3e:	3601      	adds	r6, #1
 8008f40:	465c      	mov	r4, fp
 8008f42:	4630      	mov	r0, r6
 8008f44:	f7f7 faee 	bl	8000524 <__aeabi_i2d>
 8008f48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f4c:	f7f7 fb54 	bl	80005f8 <__aeabi_dmul>
 8008f50:	4b65      	ldr	r3, [pc, #404]	@ (80090e8 <_dtoa_r+0x590>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	f7f7 f99a 	bl	800028c <__adddf3>
 8008f58:	4605      	mov	r5, r0
 8008f5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008f5e:	2c00      	cmp	r4, #0
 8008f60:	d16a      	bne.n	8009038 <_dtoa_r+0x4e0>
 8008f62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f66:	4b61      	ldr	r3, [pc, #388]	@ (80090ec <_dtoa_r+0x594>)
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f7f7 f98d 	bl	8000288 <__aeabi_dsub>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	460b      	mov	r3, r1
 8008f72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f76:	462a      	mov	r2, r5
 8008f78:	4633      	mov	r3, r6
 8008f7a:	f7f7 fdcd 	bl	8000b18 <__aeabi_dcmpgt>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	f040 8298 	bne.w	80094b4 <_dtoa_r+0x95c>
 8008f84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f88:	462a      	mov	r2, r5
 8008f8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008f8e:	f7f7 fda5 	bl	8000adc <__aeabi_dcmplt>
 8008f92:	bb38      	cbnz	r0, 8008fe4 <_dtoa_r+0x48c>
 8008f94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008f98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	f2c0 8157 	blt.w	8009252 <_dtoa_r+0x6fa>
 8008fa4:	2f0e      	cmp	r7, #14
 8008fa6:	f300 8154 	bgt.w	8009252 <_dtoa_r+0x6fa>
 8008faa:	4b4b      	ldr	r3, [pc, #300]	@ (80090d8 <_dtoa_r+0x580>)
 8008fac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008fb0:	ed93 7b00 	vldr	d7, [r3]
 8008fb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	ed8d 7b00 	vstr	d7, [sp]
 8008fbc:	f280 80e5 	bge.w	800918a <_dtoa_r+0x632>
 8008fc0:	9b03      	ldr	r3, [sp, #12]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f300 80e1 	bgt.w	800918a <_dtoa_r+0x632>
 8008fc8:	d10c      	bne.n	8008fe4 <_dtoa_r+0x48c>
 8008fca:	4b48      	ldr	r3, [pc, #288]	@ (80090ec <_dtoa_r+0x594>)
 8008fcc:	2200      	movs	r2, #0
 8008fce:	ec51 0b17 	vmov	r0, r1, d7
 8008fd2:	f7f7 fb11 	bl	80005f8 <__aeabi_dmul>
 8008fd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fda:	f7f7 fd93 	bl	8000b04 <__aeabi_dcmpge>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	f000 8266 	beq.w	80094b0 <_dtoa_r+0x958>
 8008fe4:	2400      	movs	r4, #0
 8008fe6:	4625      	mov	r5, r4
 8008fe8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fea:	4656      	mov	r6, sl
 8008fec:	ea6f 0803 	mvn.w	r8, r3
 8008ff0:	2700      	movs	r7, #0
 8008ff2:	4621      	mov	r1, r4
 8008ff4:	4648      	mov	r0, r9
 8008ff6:	f000 fcbf 	bl	8009978 <_Bfree>
 8008ffa:	2d00      	cmp	r5, #0
 8008ffc:	f000 80bd 	beq.w	800917a <_dtoa_r+0x622>
 8009000:	b12f      	cbz	r7, 800900e <_dtoa_r+0x4b6>
 8009002:	42af      	cmp	r7, r5
 8009004:	d003      	beq.n	800900e <_dtoa_r+0x4b6>
 8009006:	4639      	mov	r1, r7
 8009008:	4648      	mov	r0, r9
 800900a:	f000 fcb5 	bl	8009978 <_Bfree>
 800900e:	4629      	mov	r1, r5
 8009010:	4648      	mov	r0, r9
 8009012:	f000 fcb1 	bl	8009978 <_Bfree>
 8009016:	e0b0      	b.n	800917a <_dtoa_r+0x622>
 8009018:	07e2      	lsls	r2, r4, #31
 800901a:	d505      	bpl.n	8009028 <_dtoa_r+0x4d0>
 800901c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009020:	f7f7 faea 	bl	80005f8 <__aeabi_dmul>
 8009024:	3601      	adds	r6, #1
 8009026:	2301      	movs	r3, #1
 8009028:	1064      	asrs	r4, r4, #1
 800902a:	3508      	adds	r5, #8
 800902c:	e762      	b.n	8008ef4 <_dtoa_r+0x39c>
 800902e:	2602      	movs	r6, #2
 8009030:	e765      	b.n	8008efe <_dtoa_r+0x3a6>
 8009032:	9c03      	ldr	r4, [sp, #12]
 8009034:	46b8      	mov	r8, r7
 8009036:	e784      	b.n	8008f42 <_dtoa_r+0x3ea>
 8009038:	4b27      	ldr	r3, [pc, #156]	@ (80090d8 <_dtoa_r+0x580>)
 800903a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800903c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009040:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009044:	4454      	add	r4, sl
 8009046:	2900      	cmp	r1, #0
 8009048:	d054      	beq.n	80090f4 <_dtoa_r+0x59c>
 800904a:	4929      	ldr	r1, [pc, #164]	@ (80090f0 <_dtoa_r+0x598>)
 800904c:	2000      	movs	r0, #0
 800904e:	f7f7 fbfd 	bl	800084c <__aeabi_ddiv>
 8009052:	4633      	mov	r3, r6
 8009054:	462a      	mov	r2, r5
 8009056:	f7f7 f917 	bl	8000288 <__aeabi_dsub>
 800905a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800905e:	4656      	mov	r6, sl
 8009060:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009064:	f7f7 fd78 	bl	8000b58 <__aeabi_d2iz>
 8009068:	4605      	mov	r5, r0
 800906a:	f7f7 fa5b 	bl	8000524 <__aeabi_i2d>
 800906e:	4602      	mov	r2, r0
 8009070:	460b      	mov	r3, r1
 8009072:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009076:	f7f7 f907 	bl	8000288 <__aeabi_dsub>
 800907a:	3530      	adds	r5, #48	@ 0x30
 800907c:	4602      	mov	r2, r0
 800907e:	460b      	mov	r3, r1
 8009080:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009084:	f806 5b01 	strb.w	r5, [r6], #1
 8009088:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800908c:	f7f7 fd26 	bl	8000adc <__aeabi_dcmplt>
 8009090:	2800      	cmp	r0, #0
 8009092:	d172      	bne.n	800917a <_dtoa_r+0x622>
 8009094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009098:	4911      	ldr	r1, [pc, #68]	@ (80090e0 <_dtoa_r+0x588>)
 800909a:	2000      	movs	r0, #0
 800909c:	f7f7 f8f4 	bl	8000288 <__aeabi_dsub>
 80090a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80090a4:	f7f7 fd1a 	bl	8000adc <__aeabi_dcmplt>
 80090a8:	2800      	cmp	r0, #0
 80090aa:	f040 80b4 	bne.w	8009216 <_dtoa_r+0x6be>
 80090ae:	42a6      	cmp	r6, r4
 80090b0:	f43f af70 	beq.w	8008f94 <_dtoa_r+0x43c>
 80090b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80090b8:	4b0a      	ldr	r3, [pc, #40]	@ (80090e4 <_dtoa_r+0x58c>)
 80090ba:	2200      	movs	r2, #0
 80090bc:	f7f7 fa9c 	bl	80005f8 <__aeabi_dmul>
 80090c0:	4b08      	ldr	r3, [pc, #32]	@ (80090e4 <_dtoa_r+0x58c>)
 80090c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80090c6:	2200      	movs	r2, #0
 80090c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090cc:	f7f7 fa94 	bl	80005f8 <__aeabi_dmul>
 80090d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090d4:	e7c4      	b.n	8009060 <_dtoa_r+0x508>
 80090d6:	bf00      	nop
 80090d8:	0800c850 	.word	0x0800c850
 80090dc:	0800c828 	.word	0x0800c828
 80090e0:	3ff00000 	.word	0x3ff00000
 80090e4:	40240000 	.word	0x40240000
 80090e8:	401c0000 	.word	0x401c0000
 80090ec:	40140000 	.word	0x40140000
 80090f0:	3fe00000 	.word	0x3fe00000
 80090f4:	4631      	mov	r1, r6
 80090f6:	4628      	mov	r0, r5
 80090f8:	f7f7 fa7e 	bl	80005f8 <__aeabi_dmul>
 80090fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009100:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009102:	4656      	mov	r6, sl
 8009104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009108:	f7f7 fd26 	bl	8000b58 <__aeabi_d2iz>
 800910c:	4605      	mov	r5, r0
 800910e:	f7f7 fa09 	bl	8000524 <__aeabi_i2d>
 8009112:	4602      	mov	r2, r0
 8009114:	460b      	mov	r3, r1
 8009116:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800911a:	f7f7 f8b5 	bl	8000288 <__aeabi_dsub>
 800911e:	3530      	adds	r5, #48	@ 0x30
 8009120:	f806 5b01 	strb.w	r5, [r6], #1
 8009124:	4602      	mov	r2, r0
 8009126:	460b      	mov	r3, r1
 8009128:	42a6      	cmp	r6, r4
 800912a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800912e:	f04f 0200 	mov.w	r2, #0
 8009132:	d124      	bne.n	800917e <_dtoa_r+0x626>
 8009134:	4baf      	ldr	r3, [pc, #700]	@ (80093f4 <_dtoa_r+0x89c>)
 8009136:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800913a:	f7f7 f8a7 	bl	800028c <__adddf3>
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009146:	f7f7 fce7 	bl	8000b18 <__aeabi_dcmpgt>
 800914a:	2800      	cmp	r0, #0
 800914c:	d163      	bne.n	8009216 <_dtoa_r+0x6be>
 800914e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009152:	49a8      	ldr	r1, [pc, #672]	@ (80093f4 <_dtoa_r+0x89c>)
 8009154:	2000      	movs	r0, #0
 8009156:	f7f7 f897 	bl	8000288 <__aeabi_dsub>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009162:	f7f7 fcbb 	bl	8000adc <__aeabi_dcmplt>
 8009166:	2800      	cmp	r0, #0
 8009168:	f43f af14 	beq.w	8008f94 <_dtoa_r+0x43c>
 800916c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800916e:	1e73      	subs	r3, r6, #1
 8009170:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009172:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009176:	2b30      	cmp	r3, #48	@ 0x30
 8009178:	d0f8      	beq.n	800916c <_dtoa_r+0x614>
 800917a:	4647      	mov	r7, r8
 800917c:	e03b      	b.n	80091f6 <_dtoa_r+0x69e>
 800917e:	4b9e      	ldr	r3, [pc, #632]	@ (80093f8 <_dtoa_r+0x8a0>)
 8009180:	f7f7 fa3a 	bl	80005f8 <__aeabi_dmul>
 8009184:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009188:	e7bc      	b.n	8009104 <_dtoa_r+0x5ac>
 800918a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800918e:	4656      	mov	r6, sl
 8009190:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009194:	4620      	mov	r0, r4
 8009196:	4629      	mov	r1, r5
 8009198:	f7f7 fb58 	bl	800084c <__aeabi_ddiv>
 800919c:	f7f7 fcdc 	bl	8000b58 <__aeabi_d2iz>
 80091a0:	4680      	mov	r8, r0
 80091a2:	f7f7 f9bf 	bl	8000524 <__aeabi_i2d>
 80091a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091aa:	f7f7 fa25 	bl	80005f8 <__aeabi_dmul>
 80091ae:	4602      	mov	r2, r0
 80091b0:	460b      	mov	r3, r1
 80091b2:	4620      	mov	r0, r4
 80091b4:	4629      	mov	r1, r5
 80091b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80091ba:	f7f7 f865 	bl	8000288 <__aeabi_dsub>
 80091be:	f806 4b01 	strb.w	r4, [r6], #1
 80091c2:	9d03      	ldr	r5, [sp, #12]
 80091c4:	eba6 040a 	sub.w	r4, r6, sl
 80091c8:	42a5      	cmp	r5, r4
 80091ca:	4602      	mov	r2, r0
 80091cc:	460b      	mov	r3, r1
 80091ce:	d133      	bne.n	8009238 <_dtoa_r+0x6e0>
 80091d0:	f7f7 f85c 	bl	800028c <__adddf3>
 80091d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091d8:	4604      	mov	r4, r0
 80091da:	460d      	mov	r5, r1
 80091dc:	f7f7 fc9c 	bl	8000b18 <__aeabi_dcmpgt>
 80091e0:	b9c0      	cbnz	r0, 8009214 <_dtoa_r+0x6bc>
 80091e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091e6:	4620      	mov	r0, r4
 80091e8:	4629      	mov	r1, r5
 80091ea:	f7f7 fc6d 	bl	8000ac8 <__aeabi_dcmpeq>
 80091ee:	b110      	cbz	r0, 80091f6 <_dtoa_r+0x69e>
 80091f0:	f018 0f01 	tst.w	r8, #1
 80091f4:	d10e      	bne.n	8009214 <_dtoa_r+0x6bc>
 80091f6:	9902      	ldr	r1, [sp, #8]
 80091f8:	4648      	mov	r0, r9
 80091fa:	f000 fbbd 	bl	8009978 <_Bfree>
 80091fe:	2300      	movs	r3, #0
 8009200:	7033      	strb	r3, [r6, #0]
 8009202:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009204:	3701      	adds	r7, #1
 8009206:	601f      	str	r7, [r3, #0]
 8009208:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 824b 	beq.w	80096a6 <_dtoa_r+0xb4e>
 8009210:	601e      	str	r6, [r3, #0]
 8009212:	e248      	b.n	80096a6 <_dtoa_r+0xb4e>
 8009214:	46b8      	mov	r8, r7
 8009216:	4633      	mov	r3, r6
 8009218:	461e      	mov	r6, r3
 800921a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800921e:	2a39      	cmp	r2, #57	@ 0x39
 8009220:	d106      	bne.n	8009230 <_dtoa_r+0x6d8>
 8009222:	459a      	cmp	sl, r3
 8009224:	d1f8      	bne.n	8009218 <_dtoa_r+0x6c0>
 8009226:	2230      	movs	r2, #48	@ 0x30
 8009228:	f108 0801 	add.w	r8, r8, #1
 800922c:	f88a 2000 	strb.w	r2, [sl]
 8009230:	781a      	ldrb	r2, [r3, #0]
 8009232:	3201      	adds	r2, #1
 8009234:	701a      	strb	r2, [r3, #0]
 8009236:	e7a0      	b.n	800917a <_dtoa_r+0x622>
 8009238:	4b6f      	ldr	r3, [pc, #444]	@ (80093f8 <_dtoa_r+0x8a0>)
 800923a:	2200      	movs	r2, #0
 800923c:	f7f7 f9dc 	bl	80005f8 <__aeabi_dmul>
 8009240:	2200      	movs	r2, #0
 8009242:	2300      	movs	r3, #0
 8009244:	4604      	mov	r4, r0
 8009246:	460d      	mov	r5, r1
 8009248:	f7f7 fc3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800924c:	2800      	cmp	r0, #0
 800924e:	d09f      	beq.n	8009190 <_dtoa_r+0x638>
 8009250:	e7d1      	b.n	80091f6 <_dtoa_r+0x69e>
 8009252:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009254:	2a00      	cmp	r2, #0
 8009256:	f000 80ea 	beq.w	800942e <_dtoa_r+0x8d6>
 800925a:	9a07      	ldr	r2, [sp, #28]
 800925c:	2a01      	cmp	r2, #1
 800925e:	f300 80cd 	bgt.w	80093fc <_dtoa_r+0x8a4>
 8009262:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009264:	2a00      	cmp	r2, #0
 8009266:	f000 80c1 	beq.w	80093ec <_dtoa_r+0x894>
 800926a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800926e:	9c08      	ldr	r4, [sp, #32]
 8009270:	9e00      	ldr	r6, [sp, #0]
 8009272:	9a00      	ldr	r2, [sp, #0]
 8009274:	441a      	add	r2, r3
 8009276:	9200      	str	r2, [sp, #0]
 8009278:	9a06      	ldr	r2, [sp, #24]
 800927a:	2101      	movs	r1, #1
 800927c:	441a      	add	r2, r3
 800927e:	4648      	mov	r0, r9
 8009280:	9206      	str	r2, [sp, #24]
 8009282:	f000 fc77 	bl	8009b74 <__i2b>
 8009286:	4605      	mov	r5, r0
 8009288:	b166      	cbz	r6, 80092a4 <_dtoa_r+0x74c>
 800928a:	9b06      	ldr	r3, [sp, #24]
 800928c:	2b00      	cmp	r3, #0
 800928e:	dd09      	ble.n	80092a4 <_dtoa_r+0x74c>
 8009290:	42b3      	cmp	r3, r6
 8009292:	9a00      	ldr	r2, [sp, #0]
 8009294:	bfa8      	it	ge
 8009296:	4633      	movge	r3, r6
 8009298:	1ad2      	subs	r2, r2, r3
 800929a:	9200      	str	r2, [sp, #0]
 800929c:	9a06      	ldr	r2, [sp, #24]
 800929e:	1af6      	subs	r6, r6, r3
 80092a0:	1ad3      	subs	r3, r2, r3
 80092a2:	9306      	str	r3, [sp, #24]
 80092a4:	9b08      	ldr	r3, [sp, #32]
 80092a6:	b30b      	cbz	r3, 80092ec <_dtoa_r+0x794>
 80092a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f000 80c6 	beq.w	800943c <_dtoa_r+0x8e4>
 80092b0:	2c00      	cmp	r4, #0
 80092b2:	f000 80c0 	beq.w	8009436 <_dtoa_r+0x8de>
 80092b6:	4629      	mov	r1, r5
 80092b8:	4622      	mov	r2, r4
 80092ba:	4648      	mov	r0, r9
 80092bc:	f000 fd12 	bl	8009ce4 <__pow5mult>
 80092c0:	9a02      	ldr	r2, [sp, #8]
 80092c2:	4601      	mov	r1, r0
 80092c4:	4605      	mov	r5, r0
 80092c6:	4648      	mov	r0, r9
 80092c8:	f000 fc6a 	bl	8009ba0 <__multiply>
 80092cc:	9902      	ldr	r1, [sp, #8]
 80092ce:	4680      	mov	r8, r0
 80092d0:	4648      	mov	r0, r9
 80092d2:	f000 fb51 	bl	8009978 <_Bfree>
 80092d6:	9b08      	ldr	r3, [sp, #32]
 80092d8:	1b1b      	subs	r3, r3, r4
 80092da:	9308      	str	r3, [sp, #32]
 80092dc:	f000 80b1 	beq.w	8009442 <_dtoa_r+0x8ea>
 80092e0:	9a08      	ldr	r2, [sp, #32]
 80092e2:	4641      	mov	r1, r8
 80092e4:	4648      	mov	r0, r9
 80092e6:	f000 fcfd 	bl	8009ce4 <__pow5mult>
 80092ea:	9002      	str	r0, [sp, #8]
 80092ec:	2101      	movs	r1, #1
 80092ee:	4648      	mov	r0, r9
 80092f0:	f000 fc40 	bl	8009b74 <__i2b>
 80092f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80092f6:	4604      	mov	r4, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	f000 81d8 	beq.w	80096ae <_dtoa_r+0xb56>
 80092fe:	461a      	mov	r2, r3
 8009300:	4601      	mov	r1, r0
 8009302:	4648      	mov	r0, r9
 8009304:	f000 fcee 	bl	8009ce4 <__pow5mult>
 8009308:	9b07      	ldr	r3, [sp, #28]
 800930a:	2b01      	cmp	r3, #1
 800930c:	4604      	mov	r4, r0
 800930e:	f300 809f 	bgt.w	8009450 <_dtoa_r+0x8f8>
 8009312:	9b04      	ldr	r3, [sp, #16]
 8009314:	2b00      	cmp	r3, #0
 8009316:	f040 8097 	bne.w	8009448 <_dtoa_r+0x8f0>
 800931a:	9b05      	ldr	r3, [sp, #20]
 800931c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009320:	2b00      	cmp	r3, #0
 8009322:	f040 8093 	bne.w	800944c <_dtoa_r+0x8f4>
 8009326:	9b05      	ldr	r3, [sp, #20]
 8009328:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800932c:	0d1b      	lsrs	r3, r3, #20
 800932e:	051b      	lsls	r3, r3, #20
 8009330:	b133      	cbz	r3, 8009340 <_dtoa_r+0x7e8>
 8009332:	9b00      	ldr	r3, [sp, #0]
 8009334:	3301      	adds	r3, #1
 8009336:	9300      	str	r3, [sp, #0]
 8009338:	9b06      	ldr	r3, [sp, #24]
 800933a:	3301      	adds	r3, #1
 800933c:	9306      	str	r3, [sp, #24]
 800933e:	2301      	movs	r3, #1
 8009340:	9308      	str	r3, [sp, #32]
 8009342:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 81b8 	beq.w	80096ba <_dtoa_r+0xb62>
 800934a:	6923      	ldr	r3, [r4, #16]
 800934c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009350:	6918      	ldr	r0, [r3, #16]
 8009352:	f000 fbc3 	bl	8009adc <__hi0bits>
 8009356:	f1c0 0020 	rsb	r0, r0, #32
 800935a:	9b06      	ldr	r3, [sp, #24]
 800935c:	4418      	add	r0, r3
 800935e:	f010 001f 	ands.w	r0, r0, #31
 8009362:	f000 8082 	beq.w	800946a <_dtoa_r+0x912>
 8009366:	f1c0 0320 	rsb	r3, r0, #32
 800936a:	2b04      	cmp	r3, #4
 800936c:	dd73      	ble.n	8009456 <_dtoa_r+0x8fe>
 800936e:	9b00      	ldr	r3, [sp, #0]
 8009370:	f1c0 001c 	rsb	r0, r0, #28
 8009374:	4403      	add	r3, r0
 8009376:	9300      	str	r3, [sp, #0]
 8009378:	9b06      	ldr	r3, [sp, #24]
 800937a:	4403      	add	r3, r0
 800937c:	4406      	add	r6, r0
 800937e:	9306      	str	r3, [sp, #24]
 8009380:	9b00      	ldr	r3, [sp, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	dd05      	ble.n	8009392 <_dtoa_r+0x83a>
 8009386:	9902      	ldr	r1, [sp, #8]
 8009388:	461a      	mov	r2, r3
 800938a:	4648      	mov	r0, r9
 800938c:	f000 fd04 	bl	8009d98 <__lshift>
 8009390:	9002      	str	r0, [sp, #8]
 8009392:	9b06      	ldr	r3, [sp, #24]
 8009394:	2b00      	cmp	r3, #0
 8009396:	dd05      	ble.n	80093a4 <_dtoa_r+0x84c>
 8009398:	4621      	mov	r1, r4
 800939a:	461a      	mov	r2, r3
 800939c:	4648      	mov	r0, r9
 800939e:	f000 fcfb 	bl	8009d98 <__lshift>
 80093a2:	4604      	mov	r4, r0
 80093a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d061      	beq.n	800946e <_dtoa_r+0x916>
 80093aa:	9802      	ldr	r0, [sp, #8]
 80093ac:	4621      	mov	r1, r4
 80093ae:	f000 fd5f 	bl	8009e70 <__mcmp>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	da5b      	bge.n	800946e <_dtoa_r+0x916>
 80093b6:	2300      	movs	r3, #0
 80093b8:	9902      	ldr	r1, [sp, #8]
 80093ba:	220a      	movs	r2, #10
 80093bc:	4648      	mov	r0, r9
 80093be:	f000 fafd 	bl	80099bc <__multadd>
 80093c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c4:	9002      	str	r0, [sp, #8]
 80093c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f000 8177 	beq.w	80096be <_dtoa_r+0xb66>
 80093d0:	4629      	mov	r1, r5
 80093d2:	2300      	movs	r3, #0
 80093d4:	220a      	movs	r2, #10
 80093d6:	4648      	mov	r0, r9
 80093d8:	f000 faf0 	bl	80099bc <__multadd>
 80093dc:	f1bb 0f00 	cmp.w	fp, #0
 80093e0:	4605      	mov	r5, r0
 80093e2:	dc6f      	bgt.n	80094c4 <_dtoa_r+0x96c>
 80093e4:	9b07      	ldr	r3, [sp, #28]
 80093e6:	2b02      	cmp	r3, #2
 80093e8:	dc49      	bgt.n	800947e <_dtoa_r+0x926>
 80093ea:	e06b      	b.n	80094c4 <_dtoa_r+0x96c>
 80093ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80093ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80093f2:	e73c      	b.n	800926e <_dtoa_r+0x716>
 80093f4:	3fe00000 	.word	0x3fe00000
 80093f8:	40240000 	.word	0x40240000
 80093fc:	9b03      	ldr	r3, [sp, #12]
 80093fe:	1e5c      	subs	r4, r3, #1
 8009400:	9b08      	ldr	r3, [sp, #32]
 8009402:	42a3      	cmp	r3, r4
 8009404:	db09      	blt.n	800941a <_dtoa_r+0x8c2>
 8009406:	1b1c      	subs	r4, r3, r4
 8009408:	9b03      	ldr	r3, [sp, #12]
 800940a:	2b00      	cmp	r3, #0
 800940c:	f6bf af30 	bge.w	8009270 <_dtoa_r+0x718>
 8009410:	9b00      	ldr	r3, [sp, #0]
 8009412:	9a03      	ldr	r2, [sp, #12]
 8009414:	1a9e      	subs	r6, r3, r2
 8009416:	2300      	movs	r3, #0
 8009418:	e72b      	b.n	8009272 <_dtoa_r+0x71a>
 800941a:	9b08      	ldr	r3, [sp, #32]
 800941c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800941e:	9408      	str	r4, [sp, #32]
 8009420:	1ae3      	subs	r3, r4, r3
 8009422:	441a      	add	r2, r3
 8009424:	9e00      	ldr	r6, [sp, #0]
 8009426:	9b03      	ldr	r3, [sp, #12]
 8009428:	920d      	str	r2, [sp, #52]	@ 0x34
 800942a:	2400      	movs	r4, #0
 800942c:	e721      	b.n	8009272 <_dtoa_r+0x71a>
 800942e:	9c08      	ldr	r4, [sp, #32]
 8009430:	9e00      	ldr	r6, [sp, #0]
 8009432:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009434:	e728      	b.n	8009288 <_dtoa_r+0x730>
 8009436:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800943a:	e751      	b.n	80092e0 <_dtoa_r+0x788>
 800943c:	9a08      	ldr	r2, [sp, #32]
 800943e:	9902      	ldr	r1, [sp, #8]
 8009440:	e750      	b.n	80092e4 <_dtoa_r+0x78c>
 8009442:	f8cd 8008 	str.w	r8, [sp, #8]
 8009446:	e751      	b.n	80092ec <_dtoa_r+0x794>
 8009448:	2300      	movs	r3, #0
 800944a:	e779      	b.n	8009340 <_dtoa_r+0x7e8>
 800944c:	9b04      	ldr	r3, [sp, #16]
 800944e:	e777      	b.n	8009340 <_dtoa_r+0x7e8>
 8009450:	2300      	movs	r3, #0
 8009452:	9308      	str	r3, [sp, #32]
 8009454:	e779      	b.n	800934a <_dtoa_r+0x7f2>
 8009456:	d093      	beq.n	8009380 <_dtoa_r+0x828>
 8009458:	9a00      	ldr	r2, [sp, #0]
 800945a:	331c      	adds	r3, #28
 800945c:	441a      	add	r2, r3
 800945e:	9200      	str	r2, [sp, #0]
 8009460:	9a06      	ldr	r2, [sp, #24]
 8009462:	441a      	add	r2, r3
 8009464:	441e      	add	r6, r3
 8009466:	9206      	str	r2, [sp, #24]
 8009468:	e78a      	b.n	8009380 <_dtoa_r+0x828>
 800946a:	4603      	mov	r3, r0
 800946c:	e7f4      	b.n	8009458 <_dtoa_r+0x900>
 800946e:	9b03      	ldr	r3, [sp, #12]
 8009470:	2b00      	cmp	r3, #0
 8009472:	46b8      	mov	r8, r7
 8009474:	dc20      	bgt.n	80094b8 <_dtoa_r+0x960>
 8009476:	469b      	mov	fp, r3
 8009478:	9b07      	ldr	r3, [sp, #28]
 800947a:	2b02      	cmp	r3, #2
 800947c:	dd1e      	ble.n	80094bc <_dtoa_r+0x964>
 800947e:	f1bb 0f00 	cmp.w	fp, #0
 8009482:	f47f adb1 	bne.w	8008fe8 <_dtoa_r+0x490>
 8009486:	4621      	mov	r1, r4
 8009488:	465b      	mov	r3, fp
 800948a:	2205      	movs	r2, #5
 800948c:	4648      	mov	r0, r9
 800948e:	f000 fa95 	bl	80099bc <__multadd>
 8009492:	4601      	mov	r1, r0
 8009494:	4604      	mov	r4, r0
 8009496:	9802      	ldr	r0, [sp, #8]
 8009498:	f000 fcea 	bl	8009e70 <__mcmp>
 800949c:	2800      	cmp	r0, #0
 800949e:	f77f ada3 	ble.w	8008fe8 <_dtoa_r+0x490>
 80094a2:	4656      	mov	r6, sl
 80094a4:	2331      	movs	r3, #49	@ 0x31
 80094a6:	f806 3b01 	strb.w	r3, [r6], #1
 80094aa:	f108 0801 	add.w	r8, r8, #1
 80094ae:	e59f      	b.n	8008ff0 <_dtoa_r+0x498>
 80094b0:	9c03      	ldr	r4, [sp, #12]
 80094b2:	46b8      	mov	r8, r7
 80094b4:	4625      	mov	r5, r4
 80094b6:	e7f4      	b.n	80094a2 <_dtoa_r+0x94a>
 80094b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80094bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094be:	2b00      	cmp	r3, #0
 80094c0:	f000 8101 	beq.w	80096c6 <_dtoa_r+0xb6e>
 80094c4:	2e00      	cmp	r6, #0
 80094c6:	dd05      	ble.n	80094d4 <_dtoa_r+0x97c>
 80094c8:	4629      	mov	r1, r5
 80094ca:	4632      	mov	r2, r6
 80094cc:	4648      	mov	r0, r9
 80094ce:	f000 fc63 	bl	8009d98 <__lshift>
 80094d2:	4605      	mov	r5, r0
 80094d4:	9b08      	ldr	r3, [sp, #32]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d05c      	beq.n	8009594 <_dtoa_r+0xa3c>
 80094da:	6869      	ldr	r1, [r5, #4]
 80094dc:	4648      	mov	r0, r9
 80094de:	f000 fa0b 	bl	80098f8 <_Balloc>
 80094e2:	4606      	mov	r6, r0
 80094e4:	b928      	cbnz	r0, 80094f2 <_dtoa_r+0x99a>
 80094e6:	4b82      	ldr	r3, [pc, #520]	@ (80096f0 <_dtoa_r+0xb98>)
 80094e8:	4602      	mov	r2, r0
 80094ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80094ee:	f7ff bb4a 	b.w	8008b86 <_dtoa_r+0x2e>
 80094f2:	692a      	ldr	r2, [r5, #16]
 80094f4:	3202      	adds	r2, #2
 80094f6:	0092      	lsls	r2, r2, #2
 80094f8:	f105 010c 	add.w	r1, r5, #12
 80094fc:	300c      	adds	r0, #12
 80094fe:	f001 ff69 	bl	800b3d4 <memcpy>
 8009502:	2201      	movs	r2, #1
 8009504:	4631      	mov	r1, r6
 8009506:	4648      	mov	r0, r9
 8009508:	f000 fc46 	bl	8009d98 <__lshift>
 800950c:	f10a 0301 	add.w	r3, sl, #1
 8009510:	9300      	str	r3, [sp, #0]
 8009512:	eb0a 030b 	add.w	r3, sl, fp
 8009516:	9308      	str	r3, [sp, #32]
 8009518:	9b04      	ldr	r3, [sp, #16]
 800951a:	f003 0301 	and.w	r3, r3, #1
 800951e:	462f      	mov	r7, r5
 8009520:	9306      	str	r3, [sp, #24]
 8009522:	4605      	mov	r5, r0
 8009524:	9b00      	ldr	r3, [sp, #0]
 8009526:	9802      	ldr	r0, [sp, #8]
 8009528:	4621      	mov	r1, r4
 800952a:	f103 3bff 	add.w	fp, r3, #4294967295
 800952e:	f7ff fa89 	bl	8008a44 <quorem>
 8009532:	4603      	mov	r3, r0
 8009534:	3330      	adds	r3, #48	@ 0x30
 8009536:	9003      	str	r0, [sp, #12]
 8009538:	4639      	mov	r1, r7
 800953a:	9802      	ldr	r0, [sp, #8]
 800953c:	9309      	str	r3, [sp, #36]	@ 0x24
 800953e:	f000 fc97 	bl	8009e70 <__mcmp>
 8009542:	462a      	mov	r2, r5
 8009544:	9004      	str	r0, [sp, #16]
 8009546:	4621      	mov	r1, r4
 8009548:	4648      	mov	r0, r9
 800954a:	f000 fcad 	bl	8009ea8 <__mdiff>
 800954e:	68c2      	ldr	r2, [r0, #12]
 8009550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009552:	4606      	mov	r6, r0
 8009554:	bb02      	cbnz	r2, 8009598 <_dtoa_r+0xa40>
 8009556:	4601      	mov	r1, r0
 8009558:	9802      	ldr	r0, [sp, #8]
 800955a:	f000 fc89 	bl	8009e70 <__mcmp>
 800955e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009560:	4602      	mov	r2, r0
 8009562:	4631      	mov	r1, r6
 8009564:	4648      	mov	r0, r9
 8009566:	920c      	str	r2, [sp, #48]	@ 0x30
 8009568:	9309      	str	r3, [sp, #36]	@ 0x24
 800956a:	f000 fa05 	bl	8009978 <_Bfree>
 800956e:	9b07      	ldr	r3, [sp, #28]
 8009570:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009572:	9e00      	ldr	r6, [sp, #0]
 8009574:	ea42 0103 	orr.w	r1, r2, r3
 8009578:	9b06      	ldr	r3, [sp, #24]
 800957a:	4319      	orrs	r1, r3
 800957c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800957e:	d10d      	bne.n	800959c <_dtoa_r+0xa44>
 8009580:	2b39      	cmp	r3, #57	@ 0x39
 8009582:	d027      	beq.n	80095d4 <_dtoa_r+0xa7c>
 8009584:	9a04      	ldr	r2, [sp, #16]
 8009586:	2a00      	cmp	r2, #0
 8009588:	dd01      	ble.n	800958e <_dtoa_r+0xa36>
 800958a:	9b03      	ldr	r3, [sp, #12]
 800958c:	3331      	adds	r3, #49	@ 0x31
 800958e:	f88b 3000 	strb.w	r3, [fp]
 8009592:	e52e      	b.n	8008ff2 <_dtoa_r+0x49a>
 8009594:	4628      	mov	r0, r5
 8009596:	e7b9      	b.n	800950c <_dtoa_r+0x9b4>
 8009598:	2201      	movs	r2, #1
 800959a:	e7e2      	b.n	8009562 <_dtoa_r+0xa0a>
 800959c:	9904      	ldr	r1, [sp, #16]
 800959e:	2900      	cmp	r1, #0
 80095a0:	db04      	blt.n	80095ac <_dtoa_r+0xa54>
 80095a2:	9807      	ldr	r0, [sp, #28]
 80095a4:	4301      	orrs	r1, r0
 80095a6:	9806      	ldr	r0, [sp, #24]
 80095a8:	4301      	orrs	r1, r0
 80095aa:	d120      	bne.n	80095ee <_dtoa_r+0xa96>
 80095ac:	2a00      	cmp	r2, #0
 80095ae:	ddee      	ble.n	800958e <_dtoa_r+0xa36>
 80095b0:	9902      	ldr	r1, [sp, #8]
 80095b2:	9300      	str	r3, [sp, #0]
 80095b4:	2201      	movs	r2, #1
 80095b6:	4648      	mov	r0, r9
 80095b8:	f000 fbee 	bl	8009d98 <__lshift>
 80095bc:	4621      	mov	r1, r4
 80095be:	9002      	str	r0, [sp, #8]
 80095c0:	f000 fc56 	bl	8009e70 <__mcmp>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	9b00      	ldr	r3, [sp, #0]
 80095c8:	dc02      	bgt.n	80095d0 <_dtoa_r+0xa78>
 80095ca:	d1e0      	bne.n	800958e <_dtoa_r+0xa36>
 80095cc:	07da      	lsls	r2, r3, #31
 80095ce:	d5de      	bpl.n	800958e <_dtoa_r+0xa36>
 80095d0:	2b39      	cmp	r3, #57	@ 0x39
 80095d2:	d1da      	bne.n	800958a <_dtoa_r+0xa32>
 80095d4:	2339      	movs	r3, #57	@ 0x39
 80095d6:	f88b 3000 	strb.w	r3, [fp]
 80095da:	4633      	mov	r3, r6
 80095dc:	461e      	mov	r6, r3
 80095de:	3b01      	subs	r3, #1
 80095e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80095e4:	2a39      	cmp	r2, #57	@ 0x39
 80095e6:	d04e      	beq.n	8009686 <_dtoa_r+0xb2e>
 80095e8:	3201      	adds	r2, #1
 80095ea:	701a      	strb	r2, [r3, #0]
 80095ec:	e501      	b.n	8008ff2 <_dtoa_r+0x49a>
 80095ee:	2a00      	cmp	r2, #0
 80095f0:	dd03      	ble.n	80095fa <_dtoa_r+0xaa2>
 80095f2:	2b39      	cmp	r3, #57	@ 0x39
 80095f4:	d0ee      	beq.n	80095d4 <_dtoa_r+0xa7c>
 80095f6:	3301      	adds	r3, #1
 80095f8:	e7c9      	b.n	800958e <_dtoa_r+0xa36>
 80095fa:	9a00      	ldr	r2, [sp, #0]
 80095fc:	9908      	ldr	r1, [sp, #32]
 80095fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009602:	428a      	cmp	r2, r1
 8009604:	d028      	beq.n	8009658 <_dtoa_r+0xb00>
 8009606:	9902      	ldr	r1, [sp, #8]
 8009608:	2300      	movs	r3, #0
 800960a:	220a      	movs	r2, #10
 800960c:	4648      	mov	r0, r9
 800960e:	f000 f9d5 	bl	80099bc <__multadd>
 8009612:	42af      	cmp	r7, r5
 8009614:	9002      	str	r0, [sp, #8]
 8009616:	f04f 0300 	mov.w	r3, #0
 800961a:	f04f 020a 	mov.w	r2, #10
 800961e:	4639      	mov	r1, r7
 8009620:	4648      	mov	r0, r9
 8009622:	d107      	bne.n	8009634 <_dtoa_r+0xadc>
 8009624:	f000 f9ca 	bl	80099bc <__multadd>
 8009628:	4607      	mov	r7, r0
 800962a:	4605      	mov	r5, r0
 800962c:	9b00      	ldr	r3, [sp, #0]
 800962e:	3301      	adds	r3, #1
 8009630:	9300      	str	r3, [sp, #0]
 8009632:	e777      	b.n	8009524 <_dtoa_r+0x9cc>
 8009634:	f000 f9c2 	bl	80099bc <__multadd>
 8009638:	4629      	mov	r1, r5
 800963a:	4607      	mov	r7, r0
 800963c:	2300      	movs	r3, #0
 800963e:	220a      	movs	r2, #10
 8009640:	4648      	mov	r0, r9
 8009642:	f000 f9bb 	bl	80099bc <__multadd>
 8009646:	4605      	mov	r5, r0
 8009648:	e7f0      	b.n	800962c <_dtoa_r+0xad4>
 800964a:	f1bb 0f00 	cmp.w	fp, #0
 800964e:	bfcc      	ite	gt
 8009650:	465e      	movgt	r6, fp
 8009652:	2601      	movle	r6, #1
 8009654:	4456      	add	r6, sl
 8009656:	2700      	movs	r7, #0
 8009658:	9902      	ldr	r1, [sp, #8]
 800965a:	9300      	str	r3, [sp, #0]
 800965c:	2201      	movs	r2, #1
 800965e:	4648      	mov	r0, r9
 8009660:	f000 fb9a 	bl	8009d98 <__lshift>
 8009664:	4621      	mov	r1, r4
 8009666:	9002      	str	r0, [sp, #8]
 8009668:	f000 fc02 	bl	8009e70 <__mcmp>
 800966c:	2800      	cmp	r0, #0
 800966e:	dcb4      	bgt.n	80095da <_dtoa_r+0xa82>
 8009670:	d102      	bne.n	8009678 <_dtoa_r+0xb20>
 8009672:	9b00      	ldr	r3, [sp, #0]
 8009674:	07db      	lsls	r3, r3, #31
 8009676:	d4b0      	bmi.n	80095da <_dtoa_r+0xa82>
 8009678:	4633      	mov	r3, r6
 800967a:	461e      	mov	r6, r3
 800967c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009680:	2a30      	cmp	r2, #48	@ 0x30
 8009682:	d0fa      	beq.n	800967a <_dtoa_r+0xb22>
 8009684:	e4b5      	b.n	8008ff2 <_dtoa_r+0x49a>
 8009686:	459a      	cmp	sl, r3
 8009688:	d1a8      	bne.n	80095dc <_dtoa_r+0xa84>
 800968a:	2331      	movs	r3, #49	@ 0x31
 800968c:	f108 0801 	add.w	r8, r8, #1
 8009690:	f88a 3000 	strb.w	r3, [sl]
 8009694:	e4ad      	b.n	8008ff2 <_dtoa_r+0x49a>
 8009696:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009698:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80096f4 <_dtoa_r+0xb9c>
 800969c:	b11b      	cbz	r3, 80096a6 <_dtoa_r+0xb4e>
 800969e:	f10a 0308 	add.w	r3, sl, #8
 80096a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80096a4:	6013      	str	r3, [r2, #0]
 80096a6:	4650      	mov	r0, sl
 80096a8:	b017      	add	sp, #92	@ 0x5c
 80096aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ae:	9b07      	ldr	r3, [sp, #28]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	f77f ae2e 	ble.w	8009312 <_dtoa_r+0x7ba>
 80096b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096b8:	9308      	str	r3, [sp, #32]
 80096ba:	2001      	movs	r0, #1
 80096bc:	e64d      	b.n	800935a <_dtoa_r+0x802>
 80096be:	f1bb 0f00 	cmp.w	fp, #0
 80096c2:	f77f aed9 	ble.w	8009478 <_dtoa_r+0x920>
 80096c6:	4656      	mov	r6, sl
 80096c8:	9802      	ldr	r0, [sp, #8]
 80096ca:	4621      	mov	r1, r4
 80096cc:	f7ff f9ba 	bl	8008a44 <quorem>
 80096d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80096d4:	f806 3b01 	strb.w	r3, [r6], #1
 80096d8:	eba6 020a 	sub.w	r2, r6, sl
 80096dc:	4593      	cmp	fp, r2
 80096de:	ddb4      	ble.n	800964a <_dtoa_r+0xaf2>
 80096e0:	9902      	ldr	r1, [sp, #8]
 80096e2:	2300      	movs	r3, #0
 80096e4:	220a      	movs	r2, #10
 80096e6:	4648      	mov	r0, r9
 80096e8:	f000 f968 	bl	80099bc <__multadd>
 80096ec:	9002      	str	r0, [sp, #8]
 80096ee:	e7eb      	b.n	80096c8 <_dtoa_r+0xb70>
 80096f0:	0800c6f5 	.word	0x0800c6f5
 80096f4:	0800c679 	.word	0x0800c679

080096f8 <_free_r>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	4605      	mov	r5, r0
 80096fc:	2900      	cmp	r1, #0
 80096fe:	d041      	beq.n	8009784 <_free_r+0x8c>
 8009700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009704:	1f0c      	subs	r4, r1, #4
 8009706:	2b00      	cmp	r3, #0
 8009708:	bfb8      	it	lt
 800970a:	18e4      	addlt	r4, r4, r3
 800970c:	f000 f8e8 	bl	80098e0 <__malloc_lock>
 8009710:	4a1d      	ldr	r2, [pc, #116]	@ (8009788 <_free_r+0x90>)
 8009712:	6813      	ldr	r3, [r2, #0]
 8009714:	b933      	cbnz	r3, 8009724 <_free_r+0x2c>
 8009716:	6063      	str	r3, [r4, #4]
 8009718:	6014      	str	r4, [r2, #0]
 800971a:	4628      	mov	r0, r5
 800971c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009720:	f000 b8e4 	b.w	80098ec <__malloc_unlock>
 8009724:	42a3      	cmp	r3, r4
 8009726:	d908      	bls.n	800973a <_free_r+0x42>
 8009728:	6820      	ldr	r0, [r4, #0]
 800972a:	1821      	adds	r1, r4, r0
 800972c:	428b      	cmp	r3, r1
 800972e:	bf01      	itttt	eq
 8009730:	6819      	ldreq	r1, [r3, #0]
 8009732:	685b      	ldreq	r3, [r3, #4]
 8009734:	1809      	addeq	r1, r1, r0
 8009736:	6021      	streq	r1, [r4, #0]
 8009738:	e7ed      	b.n	8009716 <_free_r+0x1e>
 800973a:	461a      	mov	r2, r3
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	b10b      	cbz	r3, 8009744 <_free_r+0x4c>
 8009740:	42a3      	cmp	r3, r4
 8009742:	d9fa      	bls.n	800973a <_free_r+0x42>
 8009744:	6811      	ldr	r1, [r2, #0]
 8009746:	1850      	adds	r0, r2, r1
 8009748:	42a0      	cmp	r0, r4
 800974a:	d10b      	bne.n	8009764 <_free_r+0x6c>
 800974c:	6820      	ldr	r0, [r4, #0]
 800974e:	4401      	add	r1, r0
 8009750:	1850      	adds	r0, r2, r1
 8009752:	4283      	cmp	r3, r0
 8009754:	6011      	str	r1, [r2, #0]
 8009756:	d1e0      	bne.n	800971a <_free_r+0x22>
 8009758:	6818      	ldr	r0, [r3, #0]
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	6053      	str	r3, [r2, #4]
 800975e:	4408      	add	r0, r1
 8009760:	6010      	str	r0, [r2, #0]
 8009762:	e7da      	b.n	800971a <_free_r+0x22>
 8009764:	d902      	bls.n	800976c <_free_r+0x74>
 8009766:	230c      	movs	r3, #12
 8009768:	602b      	str	r3, [r5, #0]
 800976a:	e7d6      	b.n	800971a <_free_r+0x22>
 800976c:	6820      	ldr	r0, [r4, #0]
 800976e:	1821      	adds	r1, r4, r0
 8009770:	428b      	cmp	r3, r1
 8009772:	bf04      	itt	eq
 8009774:	6819      	ldreq	r1, [r3, #0]
 8009776:	685b      	ldreq	r3, [r3, #4]
 8009778:	6063      	str	r3, [r4, #4]
 800977a:	bf04      	itt	eq
 800977c:	1809      	addeq	r1, r1, r0
 800977e:	6021      	streq	r1, [r4, #0]
 8009780:	6054      	str	r4, [r2, #4]
 8009782:	e7ca      	b.n	800971a <_free_r+0x22>
 8009784:	bd38      	pop	{r3, r4, r5, pc}
 8009786:	bf00      	nop
 8009788:	200004a0 	.word	0x200004a0

0800978c <malloc>:
 800978c:	4b02      	ldr	r3, [pc, #8]	@ (8009798 <malloc+0xc>)
 800978e:	4601      	mov	r1, r0
 8009790:	6818      	ldr	r0, [r3, #0]
 8009792:	f000 b825 	b.w	80097e0 <_malloc_r>
 8009796:	bf00      	nop
 8009798:	20000018 	.word	0x20000018

0800979c <sbrk_aligned>:
 800979c:	b570      	push	{r4, r5, r6, lr}
 800979e:	4e0f      	ldr	r6, [pc, #60]	@ (80097dc <sbrk_aligned+0x40>)
 80097a0:	460c      	mov	r4, r1
 80097a2:	6831      	ldr	r1, [r6, #0]
 80097a4:	4605      	mov	r5, r0
 80097a6:	b911      	cbnz	r1, 80097ae <sbrk_aligned+0x12>
 80097a8:	f001 fe04 	bl	800b3b4 <_sbrk_r>
 80097ac:	6030      	str	r0, [r6, #0]
 80097ae:	4621      	mov	r1, r4
 80097b0:	4628      	mov	r0, r5
 80097b2:	f001 fdff 	bl	800b3b4 <_sbrk_r>
 80097b6:	1c43      	adds	r3, r0, #1
 80097b8:	d103      	bne.n	80097c2 <sbrk_aligned+0x26>
 80097ba:	f04f 34ff 	mov.w	r4, #4294967295
 80097be:	4620      	mov	r0, r4
 80097c0:	bd70      	pop	{r4, r5, r6, pc}
 80097c2:	1cc4      	adds	r4, r0, #3
 80097c4:	f024 0403 	bic.w	r4, r4, #3
 80097c8:	42a0      	cmp	r0, r4
 80097ca:	d0f8      	beq.n	80097be <sbrk_aligned+0x22>
 80097cc:	1a21      	subs	r1, r4, r0
 80097ce:	4628      	mov	r0, r5
 80097d0:	f001 fdf0 	bl	800b3b4 <_sbrk_r>
 80097d4:	3001      	adds	r0, #1
 80097d6:	d1f2      	bne.n	80097be <sbrk_aligned+0x22>
 80097d8:	e7ef      	b.n	80097ba <sbrk_aligned+0x1e>
 80097da:	bf00      	nop
 80097dc:	2000049c 	.word	0x2000049c

080097e0 <_malloc_r>:
 80097e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097e4:	1ccd      	adds	r5, r1, #3
 80097e6:	f025 0503 	bic.w	r5, r5, #3
 80097ea:	3508      	adds	r5, #8
 80097ec:	2d0c      	cmp	r5, #12
 80097ee:	bf38      	it	cc
 80097f0:	250c      	movcc	r5, #12
 80097f2:	2d00      	cmp	r5, #0
 80097f4:	4606      	mov	r6, r0
 80097f6:	db01      	blt.n	80097fc <_malloc_r+0x1c>
 80097f8:	42a9      	cmp	r1, r5
 80097fa:	d904      	bls.n	8009806 <_malloc_r+0x26>
 80097fc:	230c      	movs	r3, #12
 80097fe:	6033      	str	r3, [r6, #0]
 8009800:	2000      	movs	r0, #0
 8009802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009806:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80098dc <_malloc_r+0xfc>
 800980a:	f000 f869 	bl	80098e0 <__malloc_lock>
 800980e:	f8d8 3000 	ldr.w	r3, [r8]
 8009812:	461c      	mov	r4, r3
 8009814:	bb44      	cbnz	r4, 8009868 <_malloc_r+0x88>
 8009816:	4629      	mov	r1, r5
 8009818:	4630      	mov	r0, r6
 800981a:	f7ff ffbf 	bl	800979c <sbrk_aligned>
 800981e:	1c43      	adds	r3, r0, #1
 8009820:	4604      	mov	r4, r0
 8009822:	d158      	bne.n	80098d6 <_malloc_r+0xf6>
 8009824:	f8d8 4000 	ldr.w	r4, [r8]
 8009828:	4627      	mov	r7, r4
 800982a:	2f00      	cmp	r7, #0
 800982c:	d143      	bne.n	80098b6 <_malloc_r+0xd6>
 800982e:	2c00      	cmp	r4, #0
 8009830:	d04b      	beq.n	80098ca <_malloc_r+0xea>
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	4639      	mov	r1, r7
 8009836:	4630      	mov	r0, r6
 8009838:	eb04 0903 	add.w	r9, r4, r3
 800983c:	f001 fdba 	bl	800b3b4 <_sbrk_r>
 8009840:	4581      	cmp	r9, r0
 8009842:	d142      	bne.n	80098ca <_malloc_r+0xea>
 8009844:	6821      	ldr	r1, [r4, #0]
 8009846:	1a6d      	subs	r5, r5, r1
 8009848:	4629      	mov	r1, r5
 800984a:	4630      	mov	r0, r6
 800984c:	f7ff ffa6 	bl	800979c <sbrk_aligned>
 8009850:	3001      	adds	r0, #1
 8009852:	d03a      	beq.n	80098ca <_malloc_r+0xea>
 8009854:	6823      	ldr	r3, [r4, #0]
 8009856:	442b      	add	r3, r5
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	f8d8 3000 	ldr.w	r3, [r8]
 800985e:	685a      	ldr	r2, [r3, #4]
 8009860:	bb62      	cbnz	r2, 80098bc <_malloc_r+0xdc>
 8009862:	f8c8 7000 	str.w	r7, [r8]
 8009866:	e00f      	b.n	8009888 <_malloc_r+0xa8>
 8009868:	6822      	ldr	r2, [r4, #0]
 800986a:	1b52      	subs	r2, r2, r5
 800986c:	d420      	bmi.n	80098b0 <_malloc_r+0xd0>
 800986e:	2a0b      	cmp	r2, #11
 8009870:	d917      	bls.n	80098a2 <_malloc_r+0xc2>
 8009872:	1961      	adds	r1, r4, r5
 8009874:	42a3      	cmp	r3, r4
 8009876:	6025      	str	r5, [r4, #0]
 8009878:	bf18      	it	ne
 800987a:	6059      	strne	r1, [r3, #4]
 800987c:	6863      	ldr	r3, [r4, #4]
 800987e:	bf08      	it	eq
 8009880:	f8c8 1000 	streq.w	r1, [r8]
 8009884:	5162      	str	r2, [r4, r5]
 8009886:	604b      	str	r3, [r1, #4]
 8009888:	4630      	mov	r0, r6
 800988a:	f000 f82f 	bl	80098ec <__malloc_unlock>
 800988e:	f104 000b 	add.w	r0, r4, #11
 8009892:	1d23      	adds	r3, r4, #4
 8009894:	f020 0007 	bic.w	r0, r0, #7
 8009898:	1ac2      	subs	r2, r0, r3
 800989a:	bf1c      	itt	ne
 800989c:	1a1b      	subne	r3, r3, r0
 800989e:	50a3      	strne	r3, [r4, r2]
 80098a0:	e7af      	b.n	8009802 <_malloc_r+0x22>
 80098a2:	6862      	ldr	r2, [r4, #4]
 80098a4:	42a3      	cmp	r3, r4
 80098a6:	bf0c      	ite	eq
 80098a8:	f8c8 2000 	streq.w	r2, [r8]
 80098ac:	605a      	strne	r2, [r3, #4]
 80098ae:	e7eb      	b.n	8009888 <_malloc_r+0xa8>
 80098b0:	4623      	mov	r3, r4
 80098b2:	6864      	ldr	r4, [r4, #4]
 80098b4:	e7ae      	b.n	8009814 <_malloc_r+0x34>
 80098b6:	463c      	mov	r4, r7
 80098b8:	687f      	ldr	r7, [r7, #4]
 80098ba:	e7b6      	b.n	800982a <_malloc_r+0x4a>
 80098bc:	461a      	mov	r2, r3
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	42a3      	cmp	r3, r4
 80098c2:	d1fb      	bne.n	80098bc <_malloc_r+0xdc>
 80098c4:	2300      	movs	r3, #0
 80098c6:	6053      	str	r3, [r2, #4]
 80098c8:	e7de      	b.n	8009888 <_malloc_r+0xa8>
 80098ca:	230c      	movs	r3, #12
 80098cc:	6033      	str	r3, [r6, #0]
 80098ce:	4630      	mov	r0, r6
 80098d0:	f000 f80c 	bl	80098ec <__malloc_unlock>
 80098d4:	e794      	b.n	8009800 <_malloc_r+0x20>
 80098d6:	6005      	str	r5, [r0, #0]
 80098d8:	e7d6      	b.n	8009888 <_malloc_r+0xa8>
 80098da:	bf00      	nop
 80098dc:	200004a0 	.word	0x200004a0

080098e0 <__malloc_lock>:
 80098e0:	4801      	ldr	r0, [pc, #4]	@ (80098e8 <__malloc_lock+0x8>)
 80098e2:	f7ff b8a6 	b.w	8008a32 <__retarget_lock_acquire_recursive>
 80098e6:	bf00      	nop
 80098e8:	20000498 	.word	0x20000498

080098ec <__malloc_unlock>:
 80098ec:	4801      	ldr	r0, [pc, #4]	@ (80098f4 <__malloc_unlock+0x8>)
 80098ee:	f7ff b8a1 	b.w	8008a34 <__retarget_lock_release_recursive>
 80098f2:	bf00      	nop
 80098f4:	20000498 	.word	0x20000498

080098f8 <_Balloc>:
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	69c6      	ldr	r6, [r0, #28]
 80098fc:	4604      	mov	r4, r0
 80098fe:	460d      	mov	r5, r1
 8009900:	b976      	cbnz	r6, 8009920 <_Balloc+0x28>
 8009902:	2010      	movs	r0, #16
 8009904:	f7ff ff42 	bl	800978c <malloc>
 8009908:	4602      	mov	r2, r0
 800990a:	61e0      	str	r0, [r4, #28]
 800990c:	b920      	cbnz	r0, 8009918 <_Balloc+0x20>
 800990e:	4b18      	ldr	r3, [pc, #96]	@ (8009970 <_Balloc+0x78>)
 8009910:	4818      	ldr	r0, [pc, #96]	@ (8009974 <_Balloc+0x7c>)
 8009912:	216b      	movs	r1, #107	@ 0x6b
 8009914:	f001 fd74 	bl	800b400 <__assert_func>
 8009918:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800991c:	6006      	str	r6, [r0, #0]
 800991e:	60c6      	str	r6, [r0, #12]
 8009920:	69e6      	ldr	r6, [r4, #28]
 8009922:	68f3      	ldr	r3, [r6, #12]
 8009924:	b183      	cbz	r3, 8009948 <_Balloc+0x50>
 8009926:	69e3      	ldr	r3, [r4, #28]
 8009928:	68db      	ldr	r3, [r3, #12]
 800992a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800992e:	b9b8      	cbnz	r0, 8009960 <_Balloc+0x68>
 8009930:	2101      	movs	r1, #1
 8009932:	fa01 f605 	lsl.w	r6, r1, r5
 8009936:	1d72      	adds	r2, r6, #5
 8009938:	0092      	lsls	r2, r2, #2
 800993a:	4620      	mov	r0, r4
 800993c:	f001 fd7e 	bl	800b43c <_calloc_r>
 8009940:	b160      	cbz	r0, 800995c <_Balloc+0x64>
 8009942:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009946:	e00e      	b.n	8009966 <_Balloc+0x6e>
 8009948:	2221      	movs	r2, #33	@ 0x21
 800994a:	2104      	movs	r1, #4
 800994c:	4620      	mov	r0, r4
 800994e:	f001 fd75 	bl	800b43c <_calloc_r>
 8009952:	69e3      	ldr	r3, [r4, #28]
 8009954:	60f0      	str	r0, [r6, #12]
 8009956:	68db      	ldr	r3, [r3, #12]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1e4      	bne.n	8009926 <_Balloc+0x2e>
 800995c:	2000      	movs	r0, #0
 800995e:	bd70      	pop	{r4, r5, r6, pc}
 8009960:	6802      	ldr	r2, [r0, #0]
 8009962:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009966:	2300      	movs	r3, #0
 8009968:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800996c:	e7f7      	b.n	800995e <_Balloc+0x66>
 800996e:	bf00      	nop
 8009970:	0800c686 	.word	0x0800c686
 8009974:	0800c706 	.word	0x0800c706

08009978 <_Bfree>:
 8009978:	b570      	push	{r4, r5, r6, lr}
 800997a:	69c6      	ldr	r6, [r0, #28]
 800997c:	4605      	mov	r5, r0
 800997e:	460c      	mov	r4, r1
 8009980:	b976      	cbnz	r6, 80099a0 <_Bfree+0x28>
 8009982:	2010      	movs	r0, #16
 8009984:	f7ff ff02 	bl	800978c <malloc>
 8009988:	4602      	mov	r2, r0
 800998a:	61e8      	str	r0, [r5, #28]
 800998c:	b920      	cbnz	r0, 8009998 <_Bfree+0x20>
 800998e:	4b09      	ldr	r3, [pc, #36]	@ (80099b4 <_Bfree+0x3c>)
 8009990:	4809      	ldr	r0, [pc, #36]	@ (80099b8 <_Bfree+0x40>)
 8009992:	218f      	movs	r1, #143	@ 0x8f
 8009994:	f001 fd34 	bl	800b400 <__assert_func>
 8009998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800999c:	6006      	str	r6, [r0, #0]
 800999e:	60c6      	str	r6, [r0, #12]
 80099a0:	b13c      	cbz	r4, 80099b2 <_Bfree+0x3a>
 80099a2:	69eb      	ldr	r3, [r5, #28]
 80099a4:	6862      	ldr	r2, [r4, #4]
 80099a6:	68db      	ldr	r3, [r3, #12]
 80099a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099ac:	6021      	str	r1, [r4, #0]
 80099ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80099b2:	bd70      	pop	{r4, r5, r6, pc}
 80099b4:	0800c686 	.word	0x0800c686
 80099b8:	0800c706 	.word	0x0800c706

080099bc <__multadd>:
 80099bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099c0:	690d      	ldr	r5, [r1, #16]
 80099c2:	4607      	mov	r7, r0
 80099c4:	460c      	mov	r4, r1
 80099c6:	461e      	mov	r6, r3
 80099c8:	f101 0c14 	add.w	ip, r1, #20
 80099cc:	2000      	movs	r0, #0
 80099ce:	f8dc 3000 	ldr.w	r3, [ip]
 80099d2:	b299      	uxth	r1, r3
 80099d4:	fb02 6101 	mla	r1, r2, r1, r6
 80099d8:	0c1e      	lsrs	r6, r3, #16
 80099da:	0c0b      	lsrs	r3, r1, #16
 80099dc:	fb02 3306 	mla	r3, r2, r6, r3
 80099e0:	b289      	uxth	r1, r1
 80099e2:	3001      	adds	r0, #1
 80099e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80099e8:	4285      	cmp	r5, r0
 80099ea:	f84c 1b04 	str.w	r1, [ip], #4
 80099ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80099f2:	dcec      	bgt.n	80099ce <__multadd+0x12>
 80099f4:	b30e      	cbz	r6, 8009a3a <__multadd+0x7e>
 80099f6:	68a3      	ldr	r3, [r4, #8]
 80099f8:	42ab      	cmp	r3, r5
 80099fa:	dc19      	bgt.n	8009a30 <__multadd+0x74>
 80099fc:	6861      	ldr	r1, [r4, #4]
 80099fe:	4638      	mov	r0, r7
 8009a00:	3101      	adds	r1, #1
 8009a02:	f7ff ff79 	bl	80098f8 <_Balloc>
 8009a06:	4680      	mov	r8, r0
 8009a08:	b928      	cbnz	r0, 8009a16 <__multadd+0x5a>
 8009a0a:	4602      	mov	r2, r0
 8009a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a40 <__multadd+0x84>)
 8009a0e:	480d      	ldr	r0, [pc, #52]	@ (8009a44 <__multadd+0x88>)
 8009a10:	21ba      	movs	r1, #186	@ 0xba
 8009a12:	f001 fcf5 	bl	800b400 <__assert_func>
 8009a16:	6922      	ldr	r2, [r4, #16]
 8009a18:	3202      	adds	r2, #2
 8009a1a:	f104 010c 	add.w	r1, r4, #12
 8009a1e:	0092      	lsls	r2, r2, #2
 8009a20:	300c      	adds	r0, #12
 8009a22:	f001 fcd7 	bl	800b3d4 <memcpy>
 8009a26:	4621      	mov	r1, r4
 8009a28:	4638      	mov	r0, r7
 8009a2a:	f7ff ffa5 	bl	8009978 <_Bfree>
 8009a2e:	4644      	mov	r4, r8
 8009a30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a34:	3501      	adds	r5, #1
 8009a36:	615e      	str	r6, [r3, #20]
 8009a38:	6125      	str	r5, [r4, #16]
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a40:	0800c6f5 	.word	0x0800c6f5
 8009a44:	0800c706 	.word	0x0800c706

08009a48 <__s2b>:
 8009a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a4c:	460c      	mov	r4, r1
 8009a4e:	4615      	mov	r5, r2
 8009a50:	461f      	mov	r7, r3
 8009a52:	2209      	movs	r2, #9
 8009a54:	3308      	adds	r3, #8
 8009a56:	4606      	mov	r6, r0
 8009a58:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	2201      	movs	r2, #1
 8009a60:	429a      	cmp	r2, r3
 8009a62:	db09      	blt.n	8009a78 <__s2b+0x30>
 8009a64:	4630      	mov	r0, r6
 8009a66:	f7ff ff47 	bl	80098f8 <_Balloc>
 8009a6a:	b940      	cbnz	r0, 8009a7e <__s2b+0x36>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	4b19      	ldr	r3, [pc, #100]	@ (8009ad4 <__s2b+0x8c>)
 8009a70:	4819      	ldr	r0, [pc, #100]	@ (8009ad8 <__s2b+0x90>)
 8009a72:	21d3      	movs	r1, #211	@ 0xd3
 8009a74:	f001 fcc4 	bl	800b400 <__assert_func>
 8009a78:	0052      	lsls	r2, r2, #1
 8009a7a:	3101      	adds	r1, #1
 8009a7c:	e7f0      	b.n	8009a60 <__s2b+0x18>
 8009a7e:	9b08      	ldr	r3, [sp, #32]
 8009a80:	6143      	str	r3, [r0, #20]
 8009a82:	2d09      	cmp	r5, #9
 8009a84:	f04f 0301 	mov.w	r3, #1
 8009a88:	6103      	str	r3, [r0, #16]
 8009a8a:	dd16      	ble.n	8009aba <__s2b+0x72>
 8009a8c:	f104 0909 	add.w	r9, r4, #9
 8009a90:	46c8      	mov	r8, r9
 8009a92:	442c      	add	r4, r5
 8009a94:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009a98:	4601      	mov	r1, r0
 8009a9a:	3b30      	subs	r3, #48	@ 0x30
 8009a9c:	220a      	movs	r2, #10
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f7ff ff8c 	bl	80099bc <__multadd>
 8009aa4:	45a0      	cmp	r8, r4
 8009aa6:	d1f5      	bne.n	8009a94 <__s2b+0x4c>
 8009aa8:	f1a5 0408 	sub.w	r4, r5, #8
 8009aac:	444c      	add	r4, r9
 8009aae:	1b2d      	subs	r5, r5, r4
 8009ab0:	1963      	adds	r3, r4, r5
 8009ab2:	42bb      	cmp	r3, r7
 8009ab4:	db04      	blt.n	8009ac0 <__s2b+0x78>
 8009ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009aba:	340a      	adds	r4, #10
 8009abc:	2509      	movs	r5, #9
 8009abe:	e7f6      	b.n	8009aae <__s2b+0x66>
 8009ac0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ac4:	4601      	mov	r1, r0
 8009ac6:	3b30      	subs	r3, #48	@ 0x30
 8009ac8:	220a      	movs	r2, #10
 8009aca:	4630      	mov	r0, r6
 8009acc:	f7ff ff76 	bl	80099bc <__multadd>
 8009ad0:	e7ee      	b.n	8009ab0 <__s2b+0x68>
 8009ad2:	bf00      	nop
 8009ad4:	0800c6f5 	.word	0x0800c6f5
 8009ad8:	0800c706 	.word	0x0800c706

08009adc <__hi0bits>:
 8009adc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	bf36      	itet	cc
 8009ae4:	0403      	lslcc	r3, r0, #16
 8009ae6:	2000      	movcs	r0, #0
 8009ae8:	2010      	movcc	r0, #16
 8009aea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009aee:	bf3c      	itt	cc
 8009af0:	021b      	lslcc	r3, r3, #8
 8009af2:	3008      	addcc	r0, #8
 8009af4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009af8:	bf3c      	itt	cc
 8009afa:	011b      	lslcc	r3, r3, #4
 8009afc:	3004      	addcc	r0, #4
 8009afe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b02:	bf3c      	itt	cc
 8009b04:	009b      	lslcc	r3, r3, #2
 8009b06:	3002      	addcc	r0, #2
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	db05      	blt.n	8009b18 <__hi0bits+0x3c>
 8009b0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009b10:	f100 0001 	add.w	r0, r0, #1
 8009b14:	bf08      	it	eq
 8009b16:	2020      	moveq	r0, #32
 8009b18:	4770      	bx	lr

08009b1a <__lo0bits>:
 8009b1a:	6803      	ldr	r3, [r0, #0]
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	f013 0007 	ands.w	r0, r3, #7
 8009b22:	d00b      	beq.n	8009b3c <__lo0bits+0x22>
 8009b24:	07d9      	lsls	r1, r3, #31
 8009b26:	d421      	bmi.n	8009b6c <__lo0bits+0x52>
 8009b28:	0798      	lsls	r0, r3, #30
 8009b2a:	bf49      	itett	mi
 8009b2c:	085b      	lsrmi	r3, r3, #1
 8009b2e:	089b      	lsrpl	r3, r3, #2
 8009b30:	2001      	movmi	r0, #1
 8009b32:	6013      	strmi	r3, [r2, #0]
 8009b34:	bf5c      	itt	pl
 8009b36:	6013      	strpl	r3, [r2, #0]
 8009b38:	2002      	movpl	r0, #2
 8009b3a:	4770      	bx	lr
 8009b3c:	b299      	uxth	r1, r3
 8009b3e:	b909      	cbnz	r1, 8009b44 <__lo0bits+0x2a>
 8009b40:	0c1b      	lsrs	r3, r3, #16
 8009b42:	2010      	movs	r0, #16
 8009b44:	b2d9      	uxtb	r1, r3
 8009b46:	b909      	cbnz	r1, 8009b4c <__lo0bits+0x32>
 8009b48:	3008      	adds	r0, #8
 8009b4a:	0a1b      	lsrs	r3, r3, #8
 8009b4c:	0719      	lsls	r1, r3, #28
 8009b4e:	bf04      	itt	eq
 8009b50:	091b      	lsreq	r3, r3, #4
 8009b52:	3004      	addeq	r0, #4
 8009b54:	0799      	lsls	r1, r3, #30
 8009b56:	bf04      	itt	eq
 8009b58:	089b      	lsreq	r3, r3, #2
 8009b5a:	3002      	addeq	r0, #2
 8009b5c:	07d9      	lsls	r1, r3, #31
 8009b5e:	d403      	bmi.n	8009b68 <__lo0bits+0x4e>
 8009b60:	085b      	lsrs	r3, r3, #1
 8009b62:	f100 0001 	add.w	r0, r0, #1
 8009b66:	d003      	beq.n	8009b70 <__lo0bits+0x56>
 8009b68:	6013      	str	r3, [r2, #0]
 8009b6a:	4770      	bx	lr
 8009b6c:	2000      	movs	r0, #0
 8009b6e:	4770      	bx	lr
 8009b70:	2020      	movs	r0, #32
 8009b72:	4770      	bx	lr

08009b74 <__i2b>:
 8009b74:	b510      	push	{r4, lr}
 8009b76:	460c      	mov	r4, r1
 8009b78:	2101      	movs	r1, #1
 8009b7a:	f7ff febd 	bl	80098f8 <_Balloc>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	b928      	cbnz	r0, 8009b8e <__i2b+0x1a>
 8009b82:	4b05      	ldr	r3, [pc, #20]	@ (8009b98 <__i2b+0x24>)
 8009b84:	4805      	ldr	r0, [pc, #20]	@ (8009b9c <__i2b+0x28>)
 8009b86:	f240 1145 	movw	r1, #325	@ 0x145
 8009b8a:	f001 fc39 	bl	800b400 <__assert_func>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	6144      	str	r4, [r0, #20]
 8009b92:	6103      	str	r3, [r0, #16]
 8009b94:	bd10      	pop	{r4, pc}
 8009b96:	bf00      	nop
 8009b98:	0800c6f5 	.word	0x0800c6f5
 8009b9c:	0800c706 	.word	0x0800c706

08009ba0 <__multiply>:
 8009ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba4:	4617      	mov	r7, r2
 8009ba6:	690a      	ldr	r2, [r1, #16]
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	429a      	cmp	r2, r3
 8009bac:	bfa8      	it	ge
 8009bae:	463b      	movge	r3, r7
 8009bb0:	4689      	mov	r9, r1
 8009bb2:	bfa4      	itt	ge
 8009bb4:	460f      	movge	r7, r1
 8009bb6:	4699      	movge	r9, r3
 8009bb8:	693d      	ldr	r5, [r7, #16]
 8009bba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	6879      	ldr	r1, [r7, #4]
 8009bc2:	eb05 060a 	add.w	r6, r5, sl
 8009bc6:	42b3      	cmp	r3, r6
 8009bc8:	b085      	sub	sp, #20
 8009bca:	bfb8      	it	lt
 8009bcc:	3101      	addlt	r1, #1
 8009bce:	f7ff fe93 	bl	80098f8 <_Balloc>
 8009bd2:	b930      	cbnz	r0, 8009be2 <__multiply+0x42>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	4b41      	ldr	r3, [pc, #260]	@ (8009cdc <__multiply+0x13c>)
 8009bd8:	4841      	ldr	r0, [pc, #260]	@ (8009ce0 <__multiply+0x140>)
 8009bda:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009bde:	f001 fc0f 	bl	800b400 <__assert_func>
 8009be2:	f100 0414 	add.w	r4, r0, #20
 8009be6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009bea:	4623      	mov	r3, r4
 8009bec:	2200      	movs	r2, #0
 8009bee:	4573      	cmp	r3, lr
 8009bf0:	d320      	bcc.n	8009c34 <__multiply+0x94>
 8009bf2:	f107 0814 	add.w	r8, r7, #20
 8009bf6:	f109 0114 	add.w	r1, r9, #20
 8009bfa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009bfe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009c02:	9302      	str	r3, [sp, #8]
 8009c04:	1beb      	subs	r3, r5, r7
 8009c06:	3b15      	subs	r3, #21
 8009c08:	f023 0303 	bic.w	r3, r3, #3
 8009c0c:	3304      	adds	r3, #4
 8009c0e:	3715      	adds	r7, #21
 8009c10:	42bd      	cmp	r5, r7
 8009c12:	bf38      	it	cc
 8009c14:	2304      	movcc	r3, #4
 8009c16:	9301      	str	r3, [sp, #4]
 8009c18:	9b02      	ldr	r3, [sp, #8]
 8009c1a:	9103      	str	r1, [sp, #12]
 8009c1c:	428b      	cmp	r3, r1
 8009c1e:	d80c      	bhi.n	8009c3a <__multiply+0x9a>
 8009c20:	2e00      	cmp	r6, #0
 8009c22:	dd03      	ble.n	8009c2c <__multiply+0x8c>
 8009c24:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d055      	beq.n	8009cd8 <__multiply+0x138>
 8009c2c:	6106      	str	r6, [r0, #16]
 8009c2e:	b005      	add	sp, #20
 8009c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c34:	f843 2b04 	str.w	r2, [r3], #4
 8009c38:	e7d9      	b.n	8009bee <__multiply+0x4e>
 8009c3a:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c3e:	f1ba 0f00 	cmp.w	sl, #0
 8009c42:	d01f      	beq.n	8009c84 <__multiply+0xe4>
 8009c44:	46c4      	mov	ip, r8
 8009c46:	46a1      	mov	r9, r4
 8009c48:	2700      	movs	r7, #0
 8009c4a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009c4e:	f8d9 3000 	ldr.w	r3, [r9]
 8009c52:	fa1f fb82 	uxth.w	fp, r2
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c5c:	443b      	add	r3, r7
 8009c5e:	f8d9 7000 	ldr.w	r7, [r9]
 8009c62:	0c12      	lsrs	r2, r2, #16
 8009c64:	0c3f      	lsrs	r7, r7, #16
 8009c66:	fb0a 7202 	mla	r2, sl, r2, r7
 8009c6a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009c6e:	b29b      	uxth	r3, r3
 8009c70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c74:	4565      	cmp	r5, ip
 8009c76:	f849 3b04 	str.w	r3, [r9], #4
 8009c7a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009c7e:	d8e4      	bhi.n	8009c4a <__multiply+0xaa>
 8009c80:	9b01      	ldr	r3, [sp, #4]
 8009c82:	50e7      	str	r7, [r4, r3]
 8009c84:	9b03      	ldr	r3, [sp, #12]
 8009c86:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c8a:	3104      	adds	r1, #4
 8009c8c:	f1b9 0f00 	cmp.w	r9, #0
 8009c90:	d020      	beq.n	8009cd4 <__multiply+0x134>
 8009c92:	6823      	ldr	r3, [r4, #0]
 8009c94:	4647      	mov	r7, r8
 8009c96:	46a4      	mov	ip, r4
 8009c98:	f04f 0a00 	mov.w	sl, #0
 8009c9c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009ca0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009ca4:	fb09 220b 	mla	r2, r9, fp, r2
 8009ca8:	4452      	add	r2, sl
 8009caa:	b29b      	uxth	r3, r3
 8009cac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cb0:	f84c 3b04 	str.w	r3, [ip], #4
 8009cb4:	f857 3b04 	ldr.w	r3, [r7], #4
 8009cb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cbc:	f8bc 3000 	ldrh.w	r3, [ip]
 8009cc0:	fb09 330a 	mla	r3, r9, sl, r3
 8009cc4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009cc8:	42bd      	cmp	r5, r7
 8009cca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cce:	d8e5      	bhi.n	8009c9c <__multiply+0xfc>
 8009cd0:	9a01      	ldr	r2, [sp, #4]
 8009cd2:	50a3      	str	r3, [r4, r2]
 8009cd4:	3404      	adds	r4, #4
 8009cd6:	e79f      	b.n	8009c18 <__multiply+0x78>
 8009cd8:	3e01      	subs	r6, #1
 8009cda:	e7a1      	b.n	8009c20 <__multiply+0x80>
 8009cdc:	0800c6f5 	.word	0x0800c6f5
 8009ce0:	0800c706 	.word	0x0800c706

08009ce4 <__pow5mult>:
 8009ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ce8:	4615      	mov	r5, r2
 8009cea:	f012 0203 	ands.w	r2, r2, #3
 8009cee:	4607      	mov	r7, r0
 8009cf0:	460e      	mov	r6, r1
 8009cf2:	d007      	beq.n	8009d04 <__pow5mult+0x20>
 8009cf4:	4c25      	ldr	r4, [pc, #148]	@ (8009d8c <__pow5mult+0xa8>)
 8009cf6:	3a01      	subs	r2, #1
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009cfe:	f7ff fe5d 	bl	80099bc <__multadd>
 8009d02:	4606      	mov	r6, r0
 8009d04:	10ad      	asrs	r5, r5, #2
 8009d06:	d03d      	beq.n	8009d84 <__pow5mult+0xa0>
 8009d08:	69fc      	ldr	r4, [r7, #28]
 8009d0a:	b97c      	cbnz	r4, 8009d2c <__pow5mult+0x48>
 8009d0c:	2010      	movs	r0, #16
 8009d0e:	f7ff fd3d 	bl	800978c <malloc>
 8009d12:	4602      	mov	r2, r0
 8009d14:	61f8      	str	r0, [r7, #28]
 8009d16:	b928      	cbnz	r0, 8009d24 <__pow5mult+0x40>
 8009d18:	4b1d      	ldr	r3, [pc, #116]	@ (8009d90 <__pow5mult+0xac>)
 8009d1a:	481e      	ldr	r0, [pc, #120]	@ (8009d94 <__pow5mult+0xb0>)
 8009d1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009d20:	f001 fb6e 	bl	800b400 <__assert_func>
 8009d24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d28:	6004      	str	r4, [r0, #0]
 8009d2a:	60c4      	str	r4, [r0, #12]
 8009d2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d34:	b94c      	cbnz	r4, 8009d4a <__pow5mult+0x66>
 8009d36:	f240 2171 	movw	r1, #625	@ 0x271
 8009d3a:	4638      	mov	r0, r7
 8009d3c:	f7ff ff1a 	bl	8009b74 <__i2b>
 8009d40:	2300      	movs	r3, #0
 8009d42:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d46:	4604      	mov	r4, r0
 8009d48:	6003      	str	r3, [r0, #0]
 8009d4a:	f04f 0900 	mov.w	r9, #0
 8009d4e:	07eb      	lsls	r3, r5, #31
 8009d50:	d50a      	bpl.n	8009d68 <__pow5mult+0x84>
 8009d52:	4631      	mov	r1, r6
 8009d54:	4622      	mov	r2, r4
 8009d56:	4638      	mov	r0, r7
 8009d58:	f7ff ff22 	bl	8009ba0 <__multiply>
 8009d5c:	4631      	mov	r1, r6
 8009d5e:	4680      	mov	r8, r0
 8009d60:	4638      	mov	r0, r7
 8009d62:	f7ff fe09 	bl	8009978 <_Bfree>
 8009d66:	4646      	mov	r6, r8
 8009d68:	106d      	asrs	r5, r5, #1
 8009d6a:	d00b      	beq.n	8009d84 <__pow5mult+0xa0>
 8009d6c:	6820      	ldr	r0, [r4, #0]
 8009d6e:	b938      	cbnz	r0, 8009d80 <__pow5mult+0x9c>
 8009d70:	4622      	mov	r2, r4
 8009d72:	4621      	mov	r1, r4
 8009d74:	4638      	mov	r0, r7
 8009d76:	f7ff ff13 	bl	8009ba0 <__multiply>
 8009d7a:	6020      	str	r0, [r4, #0]
 8009d7c:	f8c0 9000 	str.w	r9, [r0]
 8009d80:	4604      	mov	r4, r0
 8009d82:	e7e4      	b.n	8009d4e <__pow5mult+0x6a>
 8009d84:	4630      	mov	r0, r6
 8009d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d8a:	bf00      	nop
 8009d8c:	0800c818 	.word	0x0800c818
 8009d90:	0800c686 	.word	0x0800c686
 8009d94:	0800c706 	.word	0x0800c706

08009d98 <__lshift>:
 8009d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d9c:	460c      	mov	r4, r1
 8009d9e:	6849      	ldr	r1, [r1, #4]
 8009da0:	6923      	ldr	r3, [r4, #16]
 8009da2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009da6:	68a3      	ldr	r3, [r4, #8]
 8009da8:	4607      	mov	r7, r0
 8009daa:	4691      	mov	r9, r2
 8009dac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009db0:	f108 0601 	add.w	r6, r8, #1
 8009db4:	42b3      	cmp	r3, r6
 8009db6:	db0b      	blt.n	8009dd0 <__lshift+0x38>
 8009db8:	4638      	mov	r0, r7
 8009dba:	f7ff fd9d 	bl	80098f8 <_Balloc>
 8009dbe:	4605      	mov	r5, r0
 8009dc0:	b948      	cbnz	r0, 8009dd6 <__lshift+0x3e>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	4b28      	ldr	r3, [pc, #160]	@ (8009e68 <__lshift+0xd0>)
 8009dc6:	4829      	ldr	r0, [pc, #164]	@ (8009e6c <__lshift+0xd4>)
 8009dc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009dcc:	f001 fb18 	bl	800b400 <__assert_func>
 8009dd0:	3101      	adds	r1, #1
 8009dd2:	005b      	lsls	r3, r3, #1
 8009dd4:	e7ee      	b.n	8009db4 <__lshift+0x1c>
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	f100 0114 	add.w	r1, r0, #20
 8009ddc:	f100 0210 	add.w	r2, r0, #16
 8009de0:	4618      	mov	r0, r3
 8009de2:	4553      	cmp	r3, sl
 8009de4:	db33      	blt.n	8009e4e <__lshift+0xb6>
 8009de6:	6920      	ldr	r0, [r4, #16]
 8009de8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009dec:	f104 0314 	add.w	r3, r4, #20
 8009df0:	f019 091f 	ands.w	r9, r9, #31
 8009df4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009df8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009dfc:	d02b      	beq.n	8009e56 <__lshift+0xbe>
 8009dfe:	f1c9 0e20 	rsb	lr, r9, #32
 8009e02:	468a      	mov	sl, r1
 8009e04:	2200      	movs	r2, #0
 8009e06:	6818      	ldr	r0, [r3, #0]
 8009e08:	fa00 f009 	lsl.w	r0, r0, r9
 8009e0c:	4310      	orrs	r0, r2
 8009e0e:	f84a 0b04 	str.w	r0, [sl], #4
 8009e12:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e16:	459c      	cmp	ip, r3
 8009e18:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e1c:	d8f3      	bhi.n	8009e06 <__lshift+0x6e>
 8009e1e:	ebac 0304 	sub.w	r3, ip, r4
 8009e22:	3b15      	subs	r3, #21
 8009e24:	f023 0303 	bic.w	r3, r3, #3
 8009e28:	3304      	adds	r3, #4
 8009e2a:	f104 0015 	add.w	r0, r4, #21
 8009e2e:	4560      	cmp	r0, ip
 8009e30:	bf88      	it	hi
 8009e32:	2304      	movhi	r3, #4
 8009e34:	50ca      	str	r2, [r1, r3]
 8009e36:	b10a      	cbz	r2, 8009e3c <__lshift+0xa4>
 8009e38:	f108 0602 	add.w	r6, r8, #2
 8009e3c:	3e01      	subs	r6, #1
 8009e3e:	4638      	mov	r0, r7
 8009e40:	612e      	str	r6, [r5, #16]
 8009e42:	4621      	mov	r1, r4
 8009e44:	f7ff fd98 	bl	8009978 <_Bfree>
 8009e48:	4628      	mov	r0, r5
 8009e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e52:	3301      	adds	r3, #1
 8009e54:	e7c5      	b.n	8009de2 <__lshift+0x4a>
 8009e56:	3904      	subs	r1, #4
 8009e58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e60:	459c      	cmp	ip, r3
 8009e62:	d8f9      	bhi.n	8009e58 <__lshift+0xc0>
 8009e64:	e7ea      	b.n	8009e3c <__lshift+0xa4>
 8009e66:	bf00      	nop
 8009e68:	0800c6f5 	.word	0x0800c6f5
 8009e6c:	0800c706 	.word	0x0800c706

08009e70 <__mcmp>:
 8009e70:	690a      	ldr	r2, [r1, #16]
 8009e72:	4603      	mov	r3, r0
 8009e74:	6900      	ldr	r0, [r0, #16]
 8009e76:	1a80      	subs	r0, r0, r2
 8009e78:	b530      	push	{r4, r5, lr}
 8009e7a:	d10e      	bne.n	8009e9a <__mcmp+0x2a>
 8009e7c:	3314      	adds	r3, #20
 8009e7e:	3114      	adds	r1, #20
 8009e80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e90:	4295      	cmp	r5, r2
 8009e92:	d003      	beq.n	8009e9c <__mcmp+0x2c>
 8009e94:	d205      	bcs.n	8009ea2 <__mcmp+0x32>
 8009e96:	f04f 30ff 	mov.w	r0, #4294967295
 8009e9a:	bd30      	pop	{r4, r5, pc}
 8009e9c:	42a3      	cmp	r3, r4
 8009e9e:	d3f3      	bcc.n	8009e88 <__mcmp+0x18>
 8009ea0:	e7fb      	b.n	8009e9a <__mcmp+0x2a>
 8009ea2:	2001      	movs	r0, #1
 8009ea4:	e7f9      	b.n	8009e9a <__mcmp+0x2a>
	...

08009ea8 <__mdiff>:
 8009ea8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eac:	4689      	mov	r9, r1
 8009eae:	4606      	mov	r6, r0
 8009eb0:	4611      	mov	r1, r2
 8009eb2:	4648      	mov	r0, r9
 8009eb4:	4614      	mov	r4, r2
 8009eb6:	f7ff ffdb 	bl	8009e70 <__mcmp>
 8009eba:	1e05      	subs	r5, r0, #0
 8009ebc:	d112      	bne.n	8009ee4 <__mdiff+0x3c>
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	4630      	mov	r0, r6
 8009ec2:	f7ff fd19 	bl	80098f8 <_Balloc>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	b928      	cbnz	r0, 8009ed6 <__mdiff+0x2e>
 8009eca:	4b3f      	ldr	r3, [pc, #252]	@ (8009fc8 <__mdiff+0x120>)
 8009ecc:	f240 2137 	movw	r1, #567	@ 0x237
 8009ed0:	483e      	ldr	r0, [pc, #248]	@ (8009fcc <__mdiff+0x124>)
 8009ed2:	f001 fa95 	bl	800b400 <__assert_func>
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009edc:	4610      	mov	r0, r2
 8009ede:	b003      	add	sp, #12
 8009ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ee4:	bfbc      	itt	lt
 8009ee6:	464b      	movlt	r3, r9
 8009ee8:	46a1      	movlt	r9, r4
 8009eea:	4630      	mov	r0, r6
 8009eec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009ef0:	bfba      	itte	lt
 8009ef2:	461c      	movlt	r4, r3
 8009ef4:	2501      	movlt	r5, #1
 8009ef6:	2500      	movge	r5, #0
 8009ef8:	f7ff fcfe 	bl	80098f8 <_Balloc>
 8009efc:	4602      	mov	r2, r0
 8009efe:	b918      	cbnz	r0, 8009f08 <__mdiff+0x60>
 8009f00:	4b31      	ldr	r3, [pc, #196]	@ (8009fc8 <__mdiff+0x120>)
 8009f02:	f240 2145 	movw	r1, #581	@ 0x245
 8009f06:	e7e3      	b.n	8009ed0 <__mdiff+0x28>
 8009f08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009f0c:	6926      	ldr	r6, [r4, #16]
 8009f0e:	60c5      	str	r5, [r0, #12]
 8009f10:	f109 0310 	add.w	r3, r9, #16
 8009f14:	f109 0514 	add.w	r5, r9, #20
 8009f18:	f104 0e14 	add.w	lr, r4, #20
 8009f1c:	f100 0b14 	add.w	fp, r0, #20
 8009f20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009f24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f28:	9301      	str	r3, [sp, #4]
 8009f2a:	46d9      	mov	r9, fp
 8009f2c:	f04f 0c00 	mov.w	ip, #0
 8009f30:	9b01      	ldr	r3, [sp, #4]
 8009f32:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f36:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f3a:	9301      	str	r3, [sp, #4]
 8009f3c:	fa1f f38a 	uxth.w	r3, sl
 8009f40:	4619      	mov	r1, r3
 8009f42:	b283      	uxth	r3, r0
 8009f44:	1acb      	subs	r3, r1, r3
 8009f46:	0c00      	lsrs	r0, r0, #16
 8009f48:	4463      	add	r3, ip
 8009f4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f52:	b29b      	uxth	r3, r3
 8009f54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f58:	4576      	cmp	r6, lr
 8009f5a:	f849 3b04 	str.w	r3, [r9], #4
 8009f5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f62:	d8e5      	bhi.n	8009f30 <__mdiff+0x88>
 8009f64:	1b33      	subs	r3, r6, r4
 8009f66:	3b15      	subs	r3, #21
 8009f68:	f023 0303 	bic.w	r3, r3, #3
 8009f6c:	3415      	adds	r4, #21
 8009f6e:	3304      	adds	r3, #4
 8009f70:	42a6      	cmp	r6, r4
 8009f72:	bf38      	it	cc
 8009f74:	2304      	movcc	r3, #4
 8009f76:	441d      	add	r5, r3
 8009f78:	445b      	add	r3, fp
 8009f7a:	461e      	mov	r6, r3
 8009f7c:	462c      	mov	r4, r5
 8009f7e:	4544      	cmp	r4, r8
 8009f80:	d30e      	bcc.n	8009fa0 <__mdiff+0xf8>
 8009f82:	f108 0103 	add.w	r1, r8, #3
 8009f86:	1b49      	subs	r1, r1, r5
 8009f88:	f021 0103 	bic.w	r1, r1, #3
 8009f8c:	3d03      	subs	r5, #3
 8009f8e:	45a8      	cmp	r8, r5
 8009f90:	bf38      	it	cc
 8009f92:	2100      	movcc	r1, #0
 8009f94:	440b      	add	r3, r1
 8009f96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f9a:	b191      	cbz	r1, 8009fc2 <__mdiff+0x11a>
 8009f9c:	6117      	str	r7, [r2, #16]
 8009f9e:	e79d      	b.n	8009edc <__mdiff+0x34>
 8009fa0:	f854 1b04 	ldr.w	r1, [r4], #4
 8009fa4:	46e6      	mov	lr, ip
 8009fa6:	0c08      	lsrs	r0, r1, #16
 8009fa8:	fa1c fc81 	uxtah	ip, ip, r1
 8009fac:	4471      	add	r1, lr
 8009fae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009fb2:	b289      	uxth	r1, r1
 8009fb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009fb8:	f846 1b04 	str.w	r1, [r6], #4
 8009fbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009fc0:	e7dd      	b.n	8009f7e <__mdiff+0xd6>
 8009fc2:	3f01      	subs	r7, #1
 8009fc4:	e7e7      	b.n	8009f96 <__mdiff+0xee>
 8009fc6:	bf00      	nop
 8009fc8:	0800c6f5 	.word	0x0800c6f5
 8009fcc:	0800c706 	.word	0x0800c706

08009fd0 <__ulp>:
 8009fd0:	b082      	sub	sp, #8
 8009fd2:	ed8d 0b00 	vstr	d0, [sp]
 8009fd6:	9a01      	ldr	r2, [sp, #4]
 8009fd8:	4b0f      	ldr	r3, [pc, #60]	@ (800a018 <__ulp+0x48>)
 8009fda:	4013      	ands	r3, r2
 8009fdc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	dc08      	bgt.n	8009ff6 <__ulp+0x26>
 8009fe4:	425b      	negs	r3, r3
 8009fe6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009fea:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009fee:	da04      	bge.n	8009ffa <__ulp+0x2a>
 8009ff0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009ff4:	4113      	asrs	r3, r2
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	e008      	b.n	800a00c <__ulp+0x3c>
 8009ffa:	f1a2 0314 	sub.w	r3, r2, #20
 8009ffe:	2b1e      	cmp	r3, #30
 800a000:	bfda      	itte	le
 800a002:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a006:	40da      	lsrle	r2, r3
 800a008:	2201      	movgt	r2, #1
 800a00a:	2300      	movs	r3, #0
 800a00c:	4619      	mov	r1, r3
 800a00e:	4610      	mov	r0, r2
 800a010:	ec41 0b10 	vmov	d0, r0, r1
 800a014:	b002      	add	sp, #8
 800a016:	4770      	bx	lr
 800a018:	7ff00000 	.word	0x7ff00000

0800a01c <__b2d>:
 800a01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a020:	6906      	ldr	r6, [r0, #16]
 800a022:	f100 0814 	add.w	r8, r0, #20
 800a026:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a02a:	1f37      	subs	r7, r6, #4
 800a02c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a030:	4610      	mov	r0, r2
 800a032:	f7ff fd53 	bl	8009adc <__hi0bits>
 800a036:	f1c0 0320 	rsb	r3, r0, #32
 800a03a:	280a      	cmp	r0, #10
 800a03c:	600b      	str	r3, [r1, #0]
 800a03e:	491b      	ldr	r1, [pc, #108]	@ (800a0ac <__b2d+0x90>)
 800a040:	dc15      	bgt.n	800a06e <__b2d+0x52>
 800a042:	f1c0 0c0b 	rsb	ip, r0, #11
 800a046:	fa22 f30c 	lsr.w	r3, r2, ip
 800a04a:	45b8      	cmp	r8, r7
 800a04c:	ea43 0501 	orr.w	r5, r3, r1
 800a050:	bf34      	ite	cc
 800a052:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a056:	2300      	movcs	r3, #0
 800a058:	3015      	adds	r0, #21
 800a05a:	fa02 f000 	lsl.w	r0, r2, r0
 800a05e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a062:	4303      	orrs	r3, r0
 800a064:	461c      	mov	r4, r3
 800a066:	ec45 4b10 	vmov	d0, r4, r5
 800a06a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a06e:	45b8      	cmp	r8, r7
 800a070:	bf3a      	itte	cc
 800a072:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a076:	f1a6 0708 	subcc.w	r7, r6, #8
 800a07a:	2300      	movcs	r3, #0
 800a07c:	380b      	subs	r0, #11
 800a07e:	d012      	beq.n	800a0a6 <__b2d+0x8a>
 800a080:	f1c0 0120 	rsb	r1, r0, #32
 800a084:	fa23 f401 	lsr.w	r4, r3, r1
 800a088:	4082      	lsls	r2, r0
 800a08a:	4322      	orrs	r2, r4
 800a08c:	4547      	cmp	r7, r8
 800a08e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a092:	bf8c      	ite	hi
 800a094:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a098:	2200      	movls	r2, #0
 800a09a:	4083      	lsls	r3, r0
 800a09c:	40ca      	lsrs	r2, r1
 800a09e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	e7de      	b.n	800a064 <__b2d+0x48>
 800a0a6:	ea42 0501 	orr.w	r5, r2, r1
 800a0aa:	e7db      	b.n	800a064 <__b2d+0x48>
 800a0ac:	3ff00000 	.word	0x3ff00000

0800a0b0 <__d2b>:
 800a0b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0b4:	460f      	mov	r7, r1
 800a0b6:	2101      	movs	r1, #1
 800a0b8:	ec59 8b10 	vmov	r8, r9, d0
 800a0bc:	4616      	mov	r6, r2
 800a0be:	f7ff fc1b 	bl	80098f8 <_Balloc>
 800a0c2:	4604      	mov	r4, r0
 800a0c4:	b930      	cbnz	r0, 800a0d4 <__d2b+0x24>
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	4b23      	ldr	r3, [pc, #140]	@ (800a158 <__d2b+0xa8>)
 800a0ca:	4824      	ldr	r0, [pc, #144]	@ (800a15c <__d2b+0xac>)
 800a0cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a0d0:	f001 f996 	bl	800b400 <__assert_func>
 800a0d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a0d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a0dc:	b10d      	cbz	r5, 800a0e2 <__d2b+0x32>
 800a0de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0e2:	9301      	str	r3, [sp, #4]
 800a0e4:	f1b8 0300 	subs.w	r3, r8, #0
 800a0e8:	d023      	beq.n	800a132 <__d2b+0x82>
 800a0ea:	4668      	mov	r0, sp
 800a0ec:	9300      	str	r3, [sp, #0]
 800a0ee:	f7ff fd14 	bl	8009b1a <__lo0bits>
 800a0f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a0f6:	b1d0      	cbz	r0, 800a12e <__d2b+0x7e>
 800a0f8:	f1c0 0320 	rsb	r3, r0, #32
 800a0fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a100:	430b      	orrs	r3, r1
 800a102:	40c2      	lsrs	r2, r0
 800a104:	6163      	str	r3, [r4, #20]
 800a106:	9201      	str	r2, [sp, #4]
 800a108:	9b01      	ldr	r3, [sp, #4]
 800a10a:	61a3      	str	r3, [r4, #24]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	bf0c      	ite	eq
 800a110:	2201      	moveq	r2, #1
 800a112:	2202      	movne	r2, #2
 800a114:	6122      	str	r2, [r4, #16]
 800a116:	b1a5      	cbz	r5, 800a142 <__d2b+0x92>
 800a118:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a11c:	4405      	add	r5, r0
 800a11e:	603d      	str	r5, [r7, #0]
 800a120:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a124:	6030      	str	r0, [r6, #0]
 800a126:	4620      	mov	r0, r4
 800a128:	b003      	add	sp, #12
 800a12a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a12e:	6161      	str	r1, [r4, #20]
 800a130:	e7ea      	b.n	800a108 <__d2b+0x58>
 800a132:	a801      	add	r0, sp, #4
 800a134:	f7ff fcf1 	bl	8009b1a <__lo0bits>
 800a138:	9b01      	ldr	r3, [sp, #4]
 800a13a:	6163      	str	r3, [r4, #20]
 800a13c:	3020      	adds	r0, #32
 800a13e:	2201      	movs	r2, #1
 800a140:	e7e8      	b.n	800a114 <__d2b+0x64>
 800a142:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a146:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a14a:	6038      	str	r0, [r7, #0]
 800a14c:	6918      	ldr	r0, [r3, #16]
 800a14e:	f7ff fcc5 	bl	8009adc <__hi0bits>
 800a152:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a156:	e7e5      	b.n	800a124 <__d2b+0x74>
 800a158:	0800c6f5 	.word	0x0800c6f5
 800a15c:	0800c706 	.word	0x0800c706

0800a160 <__ratio>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	b085      	sub	sp, #20
 800a166:	e9cd 1000 	strd	r1, r0, [sp]
 800a16a:	a902      	add	r1, sp, #8
 800a16c:	f7ff ff56 	bl	800a01c <__b2d>
 800a170:	9800      	ldr	r0, [sp, #0]
 800a172:	a903      	add	r1, sp, #12
 800a174:	ec55 4b10 	vmov	r4, r5, d0
 800a178:	f7ff ff50 	bl	800a01c <__b2d>
 800a17c:	9b01      	ldr	r3, [sp, #4]
 800a17e:	6919      	ldr	r1, [r3, #16]
 800a180:	9b00      	ldr	r3, [sp, #0]
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	1ac9      	subs	r1, r1, r3
 800a186:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a18a:	1a9b      	subs	r3, r3, r2
 800a18c:	ec5b ab10 	vmov	sl, fp, d0
 800a190:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a194:	2b00      	cmp	r3, #0
 800a196:	bfce      	itee	gt
 800a198:	462a      	movgt	r2, r5
 800a19a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a19e:	465a      	movle	r2, fp
 800a1a0:	462f      	mov	r7, r5
 800a1a2:	46d9      	mov	r9, fp
 800a1a4:	bfcc      	ite	gt
 800a1a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a1aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a1ae:	464b      	mov	r3, r9
 800a1b0:	4652      	mov	r2, sl
 800a1b2:	4620      	mov	r0, r4
 800a1b4:	4639      	mov	r1, r7
 800a1b6:	f7f6 fb49 	bl	800084c <__aeabi_ddiv>
 800a1ba:	ec41 0b10 	vmov	d0, r0, r1
 800a1be:	b005      	add	sp, #20
 800a1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1c4 <__copybits>:
 800a1c4:	3901      	subs	r1, #1
 800a1c6:	b570      	push	{r4, r5, r6, lr}
 800a1c8:	1149      	asrs	r1, r1, #5
 800a1ca:	6914      	ldr	r4, [r2, #16]
 800a1cc:	3101      	adds	r1, #1
 800a1ce:	f102 0314 	add.w	r3, r2, #20
 800a1d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a1d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a1da:	1f05      	subs	r5, r0, #4
 800a1dc:	42a3      	cmp	r3, r4
 800a1de:	d30c      	bcc.n	800a1fa <__copybits+0x36>
 800a1e0:	1aa3      	subs	r3, r4, r2
 800a1e2:	3b11      	subs	r3, #17
 800a1e4:	f023 0303 	bic.w	r3, r3, #3
 800a1e8:	3211      	adds	r2, #17
 800a1ea:	42a2      	cmp	r2, r4
 800a1ec:	bf88      	it	hi
 800a1ee:	2300      	movhi	r3, #0
 800a1f0:	4418      	add	r0, r3
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	4288      	cmp	r0, r1
 800a1f6:	d305      	bcc.n	800a204 <__copybits+0x40>
 800a1f8:	bd70      	pop	{r4, r5, r6, pc}
 800a1fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800a1fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800a202:	e7eb      	b.n	800a1dc <__copybits+0x18>
 800a204:	f840 3b04 	str.w	r3, [r0], #4
 800a208:	e7f4      	b.n	800a1f4 <__copybits+0x30>

0800a20a <__any_on>:
 800a20a:	f100 0214 	add.w	r2, r0, #20
 800a20e:	6900      	ldr	r0, [r0, #16]
 800a210:	114b      	asrs	r3, r1, #5
 800a212:	4298      	cmp	r0, r3
 800a214:	b510      	push	{r4, lr}
 800a216:	db11      	blt.n	800a23c <__any_on+0x32>
 800a218:	dd0a      	ble.n	800a230 <__any_on+0x26>
 800a21a:	f011 011f 	ands.w	r1, r1, #31
 800a21e:	d007      	beq.n	800a230 <__any_on+0x26>
 800a220:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a224:	fa24 f001 	lsr.w	r0, r4, r1
 800a228:	fa00 f101 	lsl.w	r1, r0, r1
 800a22c:	428c      	cmp	r4, r1
 800a22e:	d10b      	bne.n	800a248 <__any_on+0x3e>
 800a230:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a234:	4293      	cmp	r3, r2
 800a236:	d803      	bhi.n	800a240 <__any_on+0x36>
 800a238:	2000      	movs	r0, #0
 800a23a:	bd10      	pop	{r4, pc}
 800a23c:	4603      	mov	r3, r0
 800a23e:	e7f7      	b.n	800a230 <__any_on+0x26>
 800a240:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a244:	2900      	cmp	r1, #0
 800a246:	d0f5      	beq.n	800a234 <__any_on+0x2a>
 800a248:	2001      	movs	r0, #1
 800a24a:	e7f6      	b.n	800a23a <__any_on+0x30>

0800a24c <sulp>:
 800a24c:	b570      	push	{r4, r5, r6, lr}
 800a24e:	4604      	mov	r4, r0
 800a250:	460d      	mov	r5, r1
 800a252:	ec45 4b10 	vmov	d0, r4, r5
 800a256:	4616      	mov	r6, r2
 800a258:	f7ff feba 	bl	8009fd0 <__ulp>
 800a25c:	ec51 0b10 	vmov	r0, r1, d0
 800a260:	b17e      	cbz	r6, 800a282 <sulp+0x36>
 800a262:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a266:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	dd09      	ble.n	800a282 <sulp+0x36>
 800a26e:	051b      	lsls	r3, r3, #20
 800a270:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a274:	2400      	movs	r4, #0
 800a276:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a27a:	4622      	mov	r2, r4
 800a27c:	462b      	mov	r3, r5
 800a27e:	f7f6 f9bb 	bl	80005f8 <__aeabi_dmul>
 800a282:	ec41 0b10 	vmov	d0, r0, r1
 800a286:	bd70      	pop	{r4, r5, r6, pc}

0800a288 <_strtod_l>:
 800a288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28c:	b09f      	sub	sp, #124	@ 0x7c
 800a28e:	460c      	mov	r4, r1
 800a290:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a292:	2200      	movs	r2, #0
 800a294:	921a      	str	r2, [sp, #104]	@ 0x68
 800a296:	9005      	str	r0, [sp, #20]
 800a298:	f04f 0a00 	mov.w	sl, #0
 800a29c:	f04f 0b00 	mov.w	fp, #0
 800a2a0:	460a      	mov	r2, r1
 800a2a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a2a4:	7811      	ldrb	r1, [r2, #0]
 800a2a6:	292b      	cmp	r1, #43	@ 0x2b
 800a2a8:	d04a      	beq.n	800a340 <_strtod_l+0xb8>
 800a2aa:	d838      	bhi.n	800a31e <_strtod_l+0x96>
 800a2ac:	290d      	cmp	r1, #13
 800a2ae:	d832      	bhi.n	800a316 <_strtod_l+0x8e>
 800a2b0:	2908      	cmp	r1, #8
 800a2b2:	d832      	bhi.n	800a31a <_strtod_l+0x92>
 800a2b4:	2900      	cmp	r1, #0
 800a2b6:	d03b      	beq.n	800a330 <_strtod_l+0xa8>
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a2be:	782a      	ldrb	r2, [r5, #0]
 800a2c0:	2a30      	cmp	r2, #48	@ 0x30
 800a2c2:	f040 80b2 	bne.w	800a42a <_strtod_l+0x1a2>
 800a2c6:	786a      	ldrb	r2, [r5, #1]
 800a2c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a2cc:	2a58      	cmp	r2, #88	@ 0x58
 800a2ce:	d16e      	bne.n	800a3ae <_strtod_l+0x126>
 800a2d0:	9302      	str	r3, [sp, #8]
 800a2d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2d4:	9301      	str	r3, [sp, #4]
 800a2d6:	ab1a      	add	r3, sp, #104	@ 0x68
 800a2d8:	9300      	str	r3, [sp, #0]
 800a2da:	4a8f      	ldr	r2, [pc, #572]	@ (800a518 <_strtod_l+0x290>)
 800a2dc:	9805      	ldr	r0, [sp, #20]
 800a2de:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a2e0:	a919      	add	r1, sp, #100	@ 0x64
 800a2e2:	f001 f927 	bl	800b534 <__gethex>
 800a2e6:	f010 060f 	ands.w	r6, r0, #15
 800a2ea:	4604      	mov	r4, r0
 800a2ec:	d005      	beq.n	800a2fa <_strtod_l+0x72>
 800a2ee:	2e06      	cmp	r6, #6
 800a2f0:	d128      	bne.n	800a344 <_strtod_l+0xbc>
 800a2f2:	3501      	adds	r5, #1
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	9519      	str	r5, [sp, #100]	@ 0x64
 800a2f8:	930e      	str	r3, [sp, #56]	@ 0x38
 800a2fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	f040 858e 	bne.w	800ae1e <_strtod_l+0xb96>
 800a302:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a304:	b1cb      	cbz	r3, 800a33a <_strtod_l+0xb2>
 800a306:	4652      	mov	r2, sl
 800a308:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a30c:	ec43 2b10 	vmov	d0, r2, r3
 800a310:	b01f      	add	sp, #124	@ 0x7c
 800a312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a316:	2920      	cmp	r1, #32
 800a318:	d1ce      	bne.n	800a2b8 <_strtod_l+0x30>
 800a31a:	3201      	adds	r2, #1
 800a31c:	e7c1      	b.n	800a2a2 <_strtod_l+0x1a>
 800a31e:	292d      	cmp	r1, #45	@ 0x2d
 800a320:	d1ca      	bne.n	800a2b8 <_strtod_l+0x30>
 800a322:	2101      	movs	r1, #1
 800a324:	910e      	str	r1, [sp, #56]	@ 0x38
 800a326:	1c51      	adds	r1, r2, #1
 800a328:	9119      	str	r1, [sp, #100]	@ 0x64
 800a32a:	7852      	ldrb	r2, [r2, #1]
 800a32c:	2a00      	cmp	r2, #0
 800a32e:	d1c5      	bne.n	800a2bc <_strtod_l+0x34>
 800a330:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a332:	9419      	str	r4, [sp, #100]	@ 0x64
 800a334:	2b00      	cmp	r3, #0
 800a336:	f040 8570 	bne.w	800ae1a <_strtod_l+0xb92>
 800a33a:	4652      	mov	r2, sl
 800a33c:	465b      	mov	r3, fp
 800a33e:	e7e5      	b.n	800a30c <_strtod_l+0x84>
 800a340:	2100      	movs	r1, #0
 800a342:	e7ef      	b.n	800a324 <_strtod_l+0x9c>
 800a344:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a346:	b13a      	cbz	r2, 800a358 <_strtod_l+0xd0>
 800a348:	2135      	movs	r1, #53	@ 0x35
 800a34a:	a81c      	add	r0, sp, #112	@ 0x70
 800a34c:	f7ff ff3a 	bl	800a1c4 <__copybits>
 800a350:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a352:	9805      	ldr	r0, [sp, #20]
 800a354:	f7ff fb10 	bl	8009978 <_Bfree>
 800a358:	3e01      	subs	r6, #1
 800a35a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a35c:	2e04      	cmp	r6, #4
 800a35e:	d806      	bhi.n	800a36e <_strtod_l+0xe6>
 800a360:	e8df f006 	tbb	[pc, r6]
 800a364:	201d0314 	.word	0x201d0314
 800a368:	14          	.byte	0x14
 800a369:	00          	.byte	0x00
 800a36a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a36e:	05e1      	lsls	r1, r4, #23
 800a370:	bf48      	it	mi
 800a372:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a376:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a37a:	0d1b      	lsrs	r3, r3, #20
 800a37c:	051b      	lsls	r3, r3, #20
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1bb      	bne.n	800a2fa <_strtod_l+0x72>
 800a382:	f7fe fb2b 	bl	80089dc <__errno>
 800a386:	2322      	movs	r3, #34	@ 0x22
 800a388:	6003      	str	r3, [r0, #0]
 800a38a:	e7b6      	b.n	800a2fa <_strtod_l+0x72>
 800a38c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a390:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a394:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a398:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a39c:	e7e7      	b.n	800a36e <_strtod_l+0xe6>
 800a39e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a520 <_strtod_l+0x298>
 800a3a2:	e7e4      	b.n	800a36e <_strtod_l+0xe6>
 800a3a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a3a8:	f04f 3aff 	mov.w	sl, #4294967295
 800a3ac:	e7df      	b.n	800a36e <_strtod_l+0xe6>
 800a3ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3b0:	1c5a      	adds	r2, r3, #1
 800a3b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a3b4:	785b      	ldrb	r3, [r3, #1]
 800a3b6:	2b30      	cmp	r3, #48	@ 0x30
 800a3b8:	d0f9      	beq.n	800a3ae <_strtod_l+0x126>
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d09d      	beq.n	800a2fa <_strtod_l+0x72>
 800a3be:	2301      	movs	r3, #1
 800a3c0:	2700      	movs	r7, #0
 800a3c2:	9308      	str	r3, [sp, #32]
 800a3c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a3c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a3ca:	46b9      	mov	r9, r7
 800a3cc:	220a      	movs	r2, #10
 800a3ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a3d0:	7805      	ldrb	r5, [r0, #0]
 800a3d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a3d6:	b2d9      	uxtb	r1, r3
 800a3d8:	2909      	cmp	r1, #9
 800a3da:	d928      	bls.n	800a42e <_strtod_l+0x1a6>
 800a3dc:	494f      	ldr	r1, [pc, #316]	@ (800a51c <_strtod_l+0x294>)
 800a3de:	2201      	movs	r2, #1
 800a3e0:	f000 ffd6 	bl	800b390 <strncmp>
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	d032      	beq.n	800a44e <_strtod_l+0x1c6>
 800a3e8:	2000      	movs	r0, #0
 800a3ea:	462a      	mov	r2, r5
 800a3ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800a3ee:	464d      	mov	r5, r9
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	2a65      	cmp	r2, #101	@ 0x65
 800a3f4:	d001      	beq.n	800a3fa <_strtod_l+0x172>
 800a3f6:	2a45      	cmp	r2, #69	@ 0x45
 800a3f8:	d114      	bne.n	800a424 <_strtod_l+0x19c>
 800a3fa:	b91d      	cbnz	r5, 800a404 <_strtod_l+0x17c>
 800a3fc:	9a08      	ldr	r2, [sp, #32]
 800a3fe:	4302      	orrs	r2, r0
 800a400:	d096      	beq.n	800a330 <_strtod_l+0xa8>
 800a402:	2500      	movs	r5, #0
 800a404:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a406:	1c62      	adds	r2, r4, #1
 800a408:	9219      	str	r2, [sp, #100]	@ 0x64
 800a40a:	7862      	ldrb	r2, [r4, #1]
 800a40c:	2a2b      	cmp	r2, #43	@ 0x2b
 800a40e:	d07a      	beq.n	800a506 <_strtod_l+0x27e>
 800a410:	2a2d      	cmp	r2, #45	@ 0x2d
 800a412:	d07e      	beq.n	800a512 <_strtod_l+0x28a>
 800a414:	f04f 0c00 	mov.w	ip, #0
 800a418:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a41c:	2909      	cmp	r1, #9
 800a41e:	f240 8085 	bls.w	800a52c <_strtod_l+0x2a4>
 800a422:	9419      	str	r4, [sp, #100]	@ 0x64
 800a424:	f04f 0800 	mov.w	r8, #0
 800a428:	e0a5      	b.n	800a576 <_strtod_l+0x2ee>
 800a42a:	2300      	movs	r3, #0
 800a42c:	e7c8      	b.n	800a3c0 <_strtod_l+0x138>
 800a42e:	f1b9 0f08 	cmp.w	r9, #8
 800a432:	bfd8      	it	le
 800a434:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a436:	f100 0001 	add.w	r0, r0, #1
 800a43a:	bfda      	itte	le
 800a43c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a440:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a442:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a446:	f109 0901 	add.w	r9, r9, #1
 800a44a:	9019      	str	r0, [sp, #100]	@ 0x64
 800a44c:	e7bf      	b.n	800a3ce <_strtod_l+0x146>
 800a44e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a450:	1c5a      	adds	r2, r3, #1
 800a452:	9219      	str	r2, [sp, #100]	@ 0x64
 800a454:	785a      	ldrb	r2, [r3, #1]
 800a456:	f1b9 0f00 	cmp.w	r9, #0
 800a45a:	d03b      	beq.n	800a4d4 <_strtod_l+0x24c>
 800a45c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a45e:	464d      	mov	r5, r9
 800a460:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a464:	2b09      	cmp	r3, #9
 800a466:	d912      	bls.n	800a48e <_strtod_l+0x206>
 800a468:	2301      	movs	r3, #1
 800a46a:	e7c2      	b.n	800a3f2 <_strtod_l+0x16a>
 800a46c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a46e:	1c5a      	adds	r2, r3, #1
 800a470:	9219      	str	r2, [sp, #100]	@ 0x64
 800a472:	785a      	ldrb	r2, [r3, #1]
 800a474:	3001      	adds	r0, #1
 800a476:	2a30      	cmp	r2, #48	@ 0x30
 800a478:	d0f8      	beq.n	800a46c <_strtod_l+0x1e4>
 800a47a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a47e:	2b08      	cmp	r3, #8
 800a480:	f200 84d2 	bhi.w	800ae28 <_strtod_l+0xba0>
 800a484:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a486:	900a      	str	r0, [sp, #40]	@ 0x28
 800a488:	2000      	movs	r0, #0
 800a48a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a48c:	4605      	mov	r5, r0
 800a48e:	3a30      	subs	r2, #48	@ 0x30
 800a490:	f100 0301 	add.w	r3, r0, #1
 800a494:	d018      	beq.n	800a4c8 <_strtod_l+0x240>
 800a496:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a498:	4419      	add	r1, r3
 800a49a:	910a      	str	r1, [sp, #40]	@ 0x28
 800a49c:	462e      	mov	r6, r5
 800a49e:	f04f 0e0a 	mov.w	lr, #10
 800a4a2:	1c71      	adds	r1, r6, #1
 800a4a4:	eba1 0c05 	sub.w	ip, r1, r5
 800a4a8:	4563      	cmp	r3, ip
 800a4aa:	dc15      	bgt.n	800a4d8 <_strtod_l+0x250>
 800a4ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a4b0:	182b      	adds	r3, r5, r0
 800a4b2:	2b08      	cmp	r3, #8
 800a4b4:	f105 0501 	add.w	r5, r5, #1
 800a4b8:	4405      	add	r5, r0
 800a4ba:	dc1a      	bgt.n	800a4f2 <_strtod_l+0x26a>
 800a4bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4be:	230a      	movs	r3, #10
 800a4c0:	fb03 2301 	mla	r3, r3, r1, r2
 800a4c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a4ca:	1c51      	adds	r1, r2, #1
 800a4cc:	9119      	str	r1, [sp, #100]	@ 0x64
 800a4ce:	7852      	ldrb	r2, [r2, #1]
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	e7c5      	b.n	800a460 <_strtod_l+0x1d8>
 800a4d4:	4648      	mov	r0, r9
 800a4d6:	e7ce      	b.n	800a476 <_strtod_l+0x1ee>
 800a4d8:	2e08      	cmp	r6, #8
 800a4da:	dc05      	bgt.n	800a4e8 <_strtod_l+0x260>
 800a4dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a4de:	fb0e f606 	mul.w	r6, lr, r6
 800a4e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a4e4:	460e      	mov	r6, r1
 800a4e6:	e7dc      	b.n	800a4a2 <_strtod_l+0x21a>
 800a4e8:	2910      	cmp	r1, #16
 800a4ea:	bfd8      	it	le
 800a4ec:	fb0e f707 	mulle.w	r7, lr, r7
 800a4f0:	e7f8      	b.n	800a4e4 <_strtod_l+0x25c>
 800a4f2:	2b0f      	cmp	r3, #15
 800a4f4:	bfdc      	itt	le
 800a4f6:	230a      	movle	r3, #10
 800a4f8:	fb03 2707 	mlale	r7, r3, r7, r2
 800a4fc:	e7e3      	b.n	800a4c6 <_strtod_l+0x23e>
 800a4fe:	2300      	movs	r3, #0
 800a500:	930a      	str	r3, [sp, #40]	@ 0x28
 800a502:	2301      	movs	r3, #1
 800a504:	e77a      	b.n	800a3fc <_strtod_l+0x174>
 800a506:	f04f 0c00 	mov.w	ip, #0
 800a50a:	1ca2      	adds	r2, r4, #2
 800a50c:	9219      	str	r2, [sp, #100]	@ 0x64
 800a50e:	78a2      	ldrb	r2, [r4, #2]
 800a510:	e782      	b.n	800a418 <_strtod_l+0x190>
 800a512:	f04f 0c01 	mov.w	ip, #1
 800a516:	e7f8      	b.n	800a50a <_strtod_l+0x282>
 800a518:	0800c92c 	.word	0x0800c92c
 800a51c:	0800c75f 	.word	0x0800c75f
 800a520:	7ff00000 	.word	0x7ff00000
 800a524:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a526:	1c51      	adds	r1, r2, #1
 800a528:	9119      	str	r1, [sp, #100]	@ 0x64
 800a52a:	7852      	ldrb	r2, [r2, #1]
 800a52c:	2a30      	cmp	r2, #48	@ 0x30
 800a52e:	d0f9      	beq.n	800a524 <_strtod_l+0x29c>
 800a530:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a534:	2908      	cmp	r1, #8
 800a536:	f63f af75 	bhi.w	800a424 <_strtod_l+0x19c>
 800a53a:	3a30      	subs	r2, #48	@ 0x30
 800a53c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a53e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a540:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a542:	f04f 080a 	mov.w	r8, #10
 800a546:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a548:	1c56      	adds	r6, r2, #1
 800a54a:	9619      	str	r6, [sp, #100]	@ 0x64
 800a54c:	7852      	ldrb	r2, [r2, #1]
 800a54e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a552:	f1be 0f09 	cmp.w	lr, #9
 800a556:	d939      	bls.n	800a5cc <_strtod_l+0x344>
 800a558:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a55a:	1a76      	subs	r6, r6, r1
 800a55c:	2e08      	cmp	r6, #8
 800a55e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a562:	dc03      	bgt.n	800a56c <_strtod_l+0x2e4>
 800a564:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a566:	4588      	cmp	r8, r1
 800a568:	bfa8      	it	ge
 800a56a:	4688      	movge	r8, r1
 800a56c:	f1bc 0f00 	cmp.w	ip, #0
 800a570:	d001      	beq.n	800a576 <_strtod_l+0x2ee>
 800a572:	f1c8 0800 	rsb	r8, r8, #0
 800a576:	2d00      	cmp	r5, #0
 800a578:	d14e      	bne.n	800a618 <_strtod_l+0x390>
 800a57a:	9908      	ldr	r1, [sp, #32]
 800a57c:	4308      	orrs	r0, r1
 800a57e:	f47f aebc 	bne.w	800a2fa <_strtod_l+0x72>
 800a582:	2b00      	cmp	r3, #0
 800a584:	f47f aed4 	bne.w	800a330 <_strtod_l+0xa8>
 800a588:	2a69      	cmp	r2, #105	@ 0x69
 800a58a:	d028      	beq.n	800a5de <_strtod_l+0x356>
 800a58c:	dc25      	bgt.n	800a5da <_strtod_l+0x352>
 800a58e:	2a49      	cmp	r2, #73	@ 0x49
 800a590:	d025      	beq.n	800a5de <_strtod_l+0x356>
 800a592:	2a4e      	cmp	r2, #78	@ 0x4e
 800a594:	f47f aecc 	bne.w	800a330 <_strtod_l+0xa8>
 800a598:	499a      	ldr	r1, [pc, #616]	@ (800a804 <_strtod_l+0x57c>)
 800a59a:	a819      	add	r0, sp, #100	@ 0x64
 800a59c:	f001 f9ec 	bl	800b978 <__match>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	f43f aec5 	beq.w	800a330 <_strtod_l+0xa8>
 800a5a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	2b28      	cmp	r3, #40	@ 0x28
 800a5ac:	d12e      	bne.n	800a60c <_strtod_l+0x384>
 800a5ae:	4996      	ldr	r1, [pc, #600]	@ (800a808 <_strtod_l+0x580>)
 800a5b0:	aa1c      	add	r2, sp, #112	@ 0x70
 800a5b2:	a819      	add	r0, sp, #100	@ 0x64
 800a5b4:	f001 f9f4 	bl	800b9a0 <__hexnan>
 800a5b8:	2805      	cmp	r0, #5
 800a5ba:	d127      	bne.n	800a60c <_strtod_l+0x384>
 800a5bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a5be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a5c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a5c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a5ca:	e696      	b.n	800a2fa <_strtod_l+0x72>
 800a5cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5ce:	fb08 2101 	mla	r1, r8, r1, r2
 800a5d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a5d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5d8:	e7b5      	b.n	800a546 <_strtod_l+0x2be>
 800a5da:	2a6e      	cmp	r2, #110	@ 0x6e
 800a5dc:	e7da      	b.n	800a594 <_strtod_l+0x30c>
 800a5de:	498b      	ldr	r1, [pc, #556]	@ (800a80c <_strtod_l+0x584>)
 800a5e0:	a819      	add	r0, sp, #100	@ 0x64
 800a5e2:	f001 f9c9 	bl	800b978 <__match>
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	f43f aea2 	beq.w	800a330 <_strtod_l+0xa8>
 800a5ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5ee:	4988      	ldr	r1, [pc, #544]	@ (800a810 <_strtod_l+0x588>)
 800a5f0:	3b01      	subs	r3, #1
 800a5f2:	a819      	add	r0, sp, #100	@ 0x64
 800a5f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800a5f6:	f001 f9bf 	bl	800b978 <__match>
 800a5fa:	b910      	cbnz	r0, 800a602 <_strtod_l+0x37a>
 800a5fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5fe:	3301      	adds	r3, #1
 800a600:	9319      	str	r3, [sp, #100]	@ 0x64
 800a602:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a820 <_strtod_l+0x598>
 800a606:	f04f 0a00 	mov.w	sl, #0
 800a60a:	e676      	b.n	800a2fa <_strtod_l+0x72>
 800a60c:	4881      	ldr	r0, [pc, #516]	@ (800a814 <_strtod_l+0x58c>)
 800a60e:	f000 feef 	bl	800b3f0 <nan>
 800a612:	ec5b ab10 	vmov	sl, fp, d0
 800a616:	e670      	b.n	800a2fa <_strtod_l+0x72>
 800a618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a61a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a61c:	eba8 0303 	sub.w	r3, r8, r3
 800a620:	f1b9 0f00 	cmp.w	r9, #0
 800a624:	bf08      	it	eq
 800a626:	46a9      	moveq	r9, r5
 800a628:	2d10      	cmp	r5, #16
 800a62a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a62c:	462c      	mov	r4, r5
 800a62e:	bfa8      	it	ge
 800a630:	2410      	movge	r4, #16
 800a632:	f7f5 ff67 	bl	8000504 <__aeabi_ui2d>
 800a636:	2d09      	cmp	r5, #9
 800a638:	4682      	mov	sl, r0
 800a63a:	468b      	mov	fp, r1
 800a63c:	dc13      	bgt.n	800a666 <_strtod_l+0x3de>
 800a63e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a640:	2b00      	cmp	r3, #0
 800a642:	f43f ae5a 	beq.w	800a2fa <_strtod_l+0x72>
 800a646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a648:	dd78      	ble.n	800a73c <_strtod_l+0x4b4>
 800a64a:	2b16      	cmp	r3, #22
 800a64c:	dc5f      	bgt.n	800a70e <_strtod_l+0x486>
 800a64e:	4972      	ldr	r1, [pc, #456]	@ (800a818 <_strtod_l+0x590>)
 800a650:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a654:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a658:	4652      	mov	r2, sl
 800a65a:	465b      	mov	r3, fp
 800a65c:	f7f5 ffcc 	bl	80005f8 <__aeabi_dmul>
 800a660:	4682      	mov	sl, r0
 800a662:	468b      	mov	fp, r1
 800a664:	e649      	b.n	800a2fa <_strtod_l+0x72>
 800a666:	4b6c      	ldr	r3, [pc, #432]	@ (800a818 <_strtod_l+0x590>)
 800a668:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a66c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a670:	f7f5 ffc2 	bl	80005f8 <__aeabi_dmul>
 800a674:	4682      	mov	sl, r0
 800a676:	4638      	mov	r0, r7
 800a678:	468b      	mov	fp, r1
 800a67a:	f7f5 ff43 	bl	8000504 <__aeabi_ui2d>
 800a67e:	4602      	mov	r2, r0
 800a680:	460b      	mov	r3, r1
 800a682:	4650      	mov	r0, sl
 800a684:	4659      	mov	r1, fp
 800a686:	f7f5 fe01 	bl	800028c <__adddf3>
 800a68a:	2d0f      	cmp	r5, #15
 800a68c:	4682      	mov	sl, r0
 800a68e:	468b      	mov	fp, r1
 800a690:	ddd5      	ble.n	800a63e <_strtod_l+0x3b6>
 800a692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a694:	1b2c      	subs	r4, r5, r4
 800a696:	441c      	add	r4, r3
 800a698:	2c00      	cmp	r4, #0
 800a69a:	f340 8093 	ble.w	800a7c4 <_strtod_l+0x53c>
 800a69e:	f014 030f 	ands.w	r3, r4, #15
 800a6a2:	d00a      	beq.n	800a6ba <_strtod_l+0x432>
 800a6a4:	495c      	ldr	r1, [pc, #368]	@ (800a818 <_strtod_l+0x590>)
 800a6a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a6aa:	4652      	mov	r2, sl
 800a6ac:	465b      	mov	r3, fp
 800a6ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6b2:	f7f5 ffa1 	bl	80005f8 <__aeabi_dmul>
 800a6b6:	4682      	mov	sl, r0
 800a6b8:	468b      	mov	fp, r1
 800a6ba:	f034 040f 	bics.w	r4, r4, #15
 800a6be:	d073      	beq.n	800a7a8 <_strtod_l+0x520>
 800a6c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a6c4:	dd49      	ble.n	800a75a <_strtod_l+0x4d2>
 800a6c6:	2400      	movs	r4, #0
 800a6c8:	46a0      	mov	r8, r4
 800a6ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a6cc:	46a1      	mov	r9, r4
 800a6ce:	9a05      	ldr	r2, [sp, #20]
 800a6d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a820 <_strtod_l+0x598>
 800a6d4:	2322      	movs	r3, #34	@ 0x22
 800a6d6:	6013      	str	r3, [r2, #0]
 800a6d8:	f04f 0a00 	mov.w	sl, #0
 800a6dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	f43f ae0b 	beq.w	800a2fa <_strtod_l+0x72>
 800a6e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a6e6:	9805      	ldr	r0, [sp, #20]
 800a6e8:	f7ff f946 	bl	8009978 <_Bfree>
 800a6ec:	9805      	ldr	r0, [sp, #20]
 800a6ee:	4649      	mov	r1, r9
 800a6f0:	f7ff f942 	bl	8009978 <_Bfree>
 800a6f4:	9805      	ldr	r0, [sp, #20]
 800a6f6:	4641      	mov	r1, r8
 800a6f8:	f7ff f93e 	bl	8009978 <_Bfree>
 800a6fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a6fe:	9805      	ldr	r0, [sp, #20]
 800a700:	f7ff f93a 	bl	8009978 <_Bfree>
 800a704:	9805      	ldr	r0, [sp, #20]
 800a706:	4621      	mov	r1, r4
 800a708:	f7ff f936 	bl	8009978 <_Bfree>
 800a70c:	e5f5      	b.n	800a2fa <_strtod_l+0x72>
 800a70e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a710:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a714:	4293      	cmp	r3, r2
 800a716:	dbbc      	blt.n	800a692 <_strtod_l+0x40a>
 800a718:	4c3f      	ldr	r4, [pc, #252]	@ (800a818 <_strtod_l+0x590>)
 800a71a:	f1c5 050f 	rsb	r5, r5, #15
 800a71e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a722:	4652      	mov	r2, sl
 800a724:	465b      	mov	r3, fp
 800a726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a72a:	f7f5 ff65 	bl	80005f8 <__aeabi_dmul>
 800a72e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a730:	1b5d      	subs	r5, r3, r5
 800a732:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a736:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a73a:	e78f      	b.n	800a65c <_strtod_l+0x3d4>
 800a73c:	3316      	adds	r3, #22
 800a73e:	dba8      	blt.n	800a692 <_strtod_l+0x40a>
 800a740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a742:	eba3 0808 	sub.w	r8, r3, r8
 800a746:	4b34      	ldr	r3, [pc, #208]	@ (800a818 <_strtod_l+0x590>)
 800a748:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a74c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a750:	4650      	mov	r0, sl
 800a752:	4659      	mov	r1, fp
 800a754:	f7f6 f87a 	bl	800084c <__aeabi_ddiv>
 800a758:	e782      	b.n	800a660 <_strtod_l+0x3d8>
 800a75a:	2300      	movs	r3, #0
 800a75c:	4f2f      	ldr	r7, [pc, #188]	@ (800a81c <_strtod_l+0x594>)
 800a75e:	1124      	asrs	r4, r4, #4
 800a760:	4650      	mov	r0, sl
 800a762:	4659      	mov	r1, fp
 800a764:	461e      	mov	r6, r3
 800a766:	2c01      	cmp	r4, #1
 800a768:	dc21      	bgt.n	800a7ae <_strtod_l+0x526>
 800a76a:	b10b      	cbz	r3, 800a770 <_strtod_l+0x4e8>
 800a76c:	4682      	mov	sl, r0
 800a76e:	468b      	mov	fp, r1
 800a770:	492a      	ldr	r1, [pc, #168]	@ (800a81c <_strtod_l+0x594>)
 800a772:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a776:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a77a:	4652      	mov	r2, sl
 800a77c:	465b      	mov	r3, fp
 800a77e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a782:	f7f5 ff39 	bl	80005f8 <__aeabi_dmul>
 800a786:	4b26      	ldr	r3, [pc, #152]	@ (800a820 <_strtod_l+0x598>)
 800a788:	460a      	mov	r2, r1
 800a78a:	400b      	ands	r3, r1
 800a78c:	4925      	ldr	r1, [pc, #148]	@ (800a824 <_strtod_l+0x59c>)
 800a78e:	428b      	cmp	r3, r1
 800a790:	4682      	mov	sl, r0
 800a792:	d898      	bhi.n	800a6c6 <_strtod_l+0x43e>
 800a794:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a798:	428b      	cmp	r3, r1
 800a79a:	bf86      	itte	hi
 800a79c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a828 <_strtod_l+0x5a0>
 800a7a0:	f04f 3aff 	movhi.w	sl, #4294967295
 800a7a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	9308      	str	r3, [sp, #32]
 800a7ac:	e076      	b.n	800a89c <_strtod_l+0x614>
 800a7ae:	07e2      	lsls	r2, r4, #31
 800a7b0:	d504      	bpl.n	800a7bc <_strtod_l+0x534>
 800a7b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7b6:	f7f5 ff1f 	bl	80005f8 <__aeabi_dmul>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	3601      	adds	r6, #1
 800a7be:	1064      	asrs	r4, r4, #1
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	e7d0      	b.n	800a766 <_strtod_l+0x4de>
 800a7c4:	d0f0      	beq.n	800a7a8 <_strtod_l+0x520>
 800a7c6:	4264      	negs	r4, r4
 800a7c8:	f014 020f 	ands.w	r2, r4, #15
 800a7cc:	d00a      	beq.n	800a7e4 <_strtod_l+0x55c>
 800a7ce:	4b12      	ldr	r3, [pc, #72]	@ (800a818 <_strtod_l+0x590>)
 800a7d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7d4:	4650      	mov	r0, sl
 800a7d6:	4659      	mov	r1, fp
 800a7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7dc:	f7f6 f836 	bl	800084c <__aeabi_ddiv>
 800a7e0:	4682      	mov	sl, r0
 800a7e2:	468b      	mov	fp, r1
 800a7e4:	1124      	asrs	r4, r4, #4
 800a7e6:	d0df      	beq.n	800a7a8 <_strtod_l+0x520>
 800a7e8:	2c1f      	cmp	r4, #31
 800a7ea:	dd1f      	ble.n	800a82c <_strtod_l+0x5a4>
 800a7ec:	2400      	movs	r4, #0
 800a7ee:	46a0      	mov	r8, r4
 800a7f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a7f2:	46a1      	mov	r9, r4
 800a7f4:	9a05      	ldr	r2, [sp, #20]
 800a7f6:	2322      	movs	r3, #34	@ 0x22
 800a7f8:	f04f 0a00 	mov.w	sl, #0
 800a7fc:	f04f 0b00 	mov.w	fp, #0
 800a800:	6013      	str	r3, [r2, #0]
 800a802:	e76b      	b.n	800a6dc <_strtod_l+0x454>
 800a804:	0800c64d 	.word	0x0800c64d
 800a808:	0800c918 	.word	0x0800c918
 800a80c:	0800c645 	.word	0x0800c645
 800a810:	0800c67c 	.word	0x0800c67c
 800a814:	0800c7b5 	.word	0x0800c7b5
 800a818:	0800c850 	.word	0x0800c850
 800a81c:	0800c828 	.word	0x0800c828
 800a820:	7ff00000 	.word	0x7ff00000
 800a824:	7ca00000 	.word	0x7ca00000
 800a828:	7fefffff 	.word	0x7fefffff
 800a82c:	f014 0310 	ands.w	r3, r4, #16
 800a830:	bf18      	it	ne
 800a832:	236a      	movne	r3, #106	@ 0x6a
 800a834:	4ea9      	ldr	r6, [pc, #676]	@ (800aadc <_strtod_l+0x854>)
 800a836:	9308      	str	r3, [sp, #32]
 800a838:	4650      	mov	r0, sl
 800a83a:	4659      	mov	r1, fp
 800a83c:	2300      	movs	r3, #0
 800a83e:	07e7      	lsls	r7, r4, #31
 800a840:	d504      	bpl.n	800a84c <_strtod_l+0x5c4>
 800a842:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a846:	f7f5 fed7 	bl	80005f8 <__aeabi_dmul>
 800a84a:	2301      	movs	r3, #1
 800a84c:	1064      	asrs	r4, r4, #1
 800a84e:	f106 0608 	add.w	r6, r6, #8
 800a852:	d1f4      	bne.n	800a83e <_strtod_l+0x5b6>
 800a854:	b10b      	cbz	r3, 800a85a <_strtod_l+0x5d2>
 800a856:	4682      	mov	sl, r0
 800a858:	468b      	mov	fp, r1
 800a85a:	9b08      	ldr	r3, [sp, #32]
 800a85c:	b1b3      	cbz	r3, 800a88c <_strtod_l+0x604>
 800a85e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a862:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a866:	2b00      	cmp	r3, #0
 800a868:	4659      	mov	r1, fp
 800a86a:	dd0f      	ble.n	800a88c <_strtod_l+0x604>
 800a86c:	2b1f      	cmp	r3, #31
 800a86e:	dd56      	ble.n	800a91e <_strtod_l+0x696>
 800a870:	2b34      	cmp	r3, #52	@ 0x34
 800a872:	bfde      	ittt	le
 800a874:	f04f 33ff 	movle.w	r3, #4294967295
 800a878:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a87c:	4093      	lslle	r3, r2
 800a87e:	f04f 0a00 	mov.w	sl, #0
 800a882:	bfcc      	ite	gt
 800a884:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a888:	ea03 0b01 	andle.w	fp, r3, r1
 800a88c:	2200      	movs	r2, #0
 800a88e:	2300      	movs	r3, #0
 800a890:	4650      	mov	r0, sl
 800a892:	4659      	mov	r1, fp
 800a894:	f7f6 f918 	bl	8000ac8 <__aeabi_dcmpeq>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d1a7      	bne.n	800a7ec <_strtod_l+0x564>
 800a89c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a89e:	9300      	str	r3, [sp, #0]
 800a8a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a8a2:	9805      	ldr	r0, [sp, #20]
 800a8a4:	462b      	mov	r3, r5
 800a8a6:	464a      	mov	r2, r9
 800a8a8:	f7ff f8ce 	bl	8009a48 <__s2b>
 800a8ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a8ae:	2800      	cmp	r0, #0
 800a8b0:	f43f af09 	beq.w	800a6c6 <_strtod_l+0x43e>
 800a8b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8b8:	2a00      	cmp	r2, #0
 800a8ba:	eba3 0308 	sub.w	r3, r3, r8
 800a8be:	bfa8      	it	ge
 800a8c0:	2300      	movge	r3, #0
 800a8c2:	9312      	str	r3, [sp, #72]	@ 0x48
 800a8c4:	2400      	movs	r4, #0
 800a8c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a8ca:	9316      	str	r3, [sp, #88]	@ 0x58
 800a8cc:	46a0      	mov	r8, r4
 800a8ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8d0:	9805      	ldr	r0, [sp, #20]
 800a8d2:	6859      	ldr	r1, [r3, #4]
 800a8d4:	f7ff f810 	bl	80098f8 <_Balloc>
 800a8d8:	4681      	mov	r9, r0
 800a8da:	2800      	cmp	r0, #0
 800a8dc:	f43f aef7 	beq.w	800a6ce <_strtod_l+0x446>
 800a8e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8e2:	691a      	ldr	r2, [r3, #16]
 800a8e4:	3202      	adds	r2, #2
 800a8e6:	f103 010c 	add.w	r1, r3, #12
 800a8ea:	0092      	lsls	r2, r2, #2
 800a8ec:	300c      	adds	r0, #12
 800a8ee:	f000 fd71 	bl	800b3d4 <memcpy>
 800a8f2:	ec4b ab10 	vmov	d0, sl, fp
 800a8f6:	9805      	ldr	r0, [sp, #20]
 800a8f8:	aa1c      	add	r2, sp, #112	@ 0x70
 800a8fa:	a91b      	add	r1, sp, #108	@ 0x6c
 800a8fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a900:	f7ff fbd6 	bl	800a0b0 <__d2b>
 800a904:	901a      	str	r0, [sp, #104]	@ 0x68
 800a906:	2800      	cmp	r0, #0
 800a908:	f43f aee1 	beq.w	800a6ce <_strtod_l+0x446>
 800a90c:	9805      	ldr	r0, [sp, #20]
 800a90e:	2101      	movs	r1, #1
 800a910:	f7ff f930 	bl	8009b74 <__i2b>
 800a914:	4680      	mov	r8, r0
 800a916:	b948      	cbnz	r0, 800a92c <_strtod_l+0x6a4>
 800a918:	f04f 0800 	mov.w	r8, #0
 800a91c:	e6d7      	b.n	800a6ce <_strtod_l+0x446>
 800a91e:	f04f 32ff 	mov.w	r2, #4294967295
 800a922:	fa02 f303 	lsl.w	r3, r2, r3
 800a926:	ea03 0a0a 	and.w	sl, r3, sl
 800a92a:	e7af      	b.n	800a88c <_strtod_l+0x604>
 800a92c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a92e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a930:	2d00      	cmp	r5, #0
 800a932:	bfab      	itete	ge
 800a934:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a936:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a938:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a93a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a93c:	bfac      	ite	ge
 800a93e:	18ef      	addge	r7, r5, r3
 800a940:	1b5e      	sublt	r6, r3, r5
 800a942:	9b08      	ldr	r3, [sp, #32]
 800a944:	1aed      	subs	r5, r5, r3
 800a946:	4415      	add	r5, r2
 800a948:	4b65      	ldr	r3, [pc, #404]	@ (800aae0 <_strtod_l+0x858>)
 800a94a:	3d01      	subs	r5, #1
 800a94c:	429d      	cmp	r5, r3
 800a94e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a952:	da50      	bge.n	800a9f6 <_strtod_l+0x76e>
 800a954:	1b5b      	subs	r3, r3, r5
 800a956:	2b1f      	cmp	r3, #31
 800a958:	eba2 0203 	sub.w	r2, r2, r3
 800a95c:	f04f 0101 	mov.w	r1, #1
 800a960:	dc3d      	bgt.n	800a9de <_strtod_l+0x756>
 800a962:	fa01 f303 	lsl.w	r3, r1, r3
 800a966:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a968:	2300      	movs	r3, #0
 800a96a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a96c:	18bd      	adds	r5, r7, r2
 800a96e:	9b08      	ldr	r3, [sp, #32]
 800a970:	42af      	cmp	r7, r5
 800a972:	4416      	add	r6, r2
 800a974:	441e      	add	r6, r3
 800a976:	463b      	mov	r3, r7
 800a978:	bfa8      	it	ge
 800a97a:	462b      	movge	r3, r5
 800a97c:	42b3      	cmp	r3, r6
 800a97e:	bfa8      	it	ge
 800a980:	4633      	movge	r3, r6
 800a982:	2b00      	cmp	r3, #0
 800a984:	bfc2      	ittt	gt
 800a986:	1aed      	subgt	r5, r5, r3
 800a988:	1af6      	subgt	r6, r6, r3
 800a98a:	1aff      	subgt	r7, r7, r3
 800a98c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a98e:	2b00      	cmp	r3, #0
 800a990:	dd16      	ble.n	800a9c0 <_strtod_l+0x738>
 800a992:	4641      	mov	r1, r8
 800a994:	9805      	ldr	r0, [sp, #20]
 800a996:	461a      	mov	r2, r3
 800a998:	f7ff f9a4 	bl	8009ce4 <__pow5mult>
 800a99c:	4680      	mov	r8, r0
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	d0ba      	beq.n	800a918 <_strtod_l+0x690>
 800a9a2:	4601      	mov	r1, r0
 800a9a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a9a6:	9805      	ldr	r0, [sp, #20]
 800a9a8:	f7ff f8fa 	bl	8009ba0 <__multiply>
 800a9ac:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	f43f ae8d 	beq.w	800a6ce <_strtod_l+0x446>
 800a9b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a9b6:	9805      	ldr	r0, [sp, #20]
 800a9b8:	f7fe ffde 	bl	8009978 <_Bfree>
 800a9bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9be:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9c0:	2d00      	cmp	r5, #0
 800a9c2:	dc1d      	bgt.n	800aa00 <_strtod_l+0x778>
 800a9c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	dd23      	ble.n	800aa12 <_strtod_l+0x78a>
 800a9ca:	4649      	mov	r1, r9
 800a9cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a9ce:	9805      	ldr	r0, [sp, #20]
 800a9d0:	f7ff f988 	bl	8009ce4 <__pow5mult>
 800a9d4:	4681      	mov	r9, r0
 800a9d6:	b9e0      	cbnz	r0, 800aa12 <_strtod_l+0x78a>
 800a9d8:	f04f 0900 	mov.w	r9, #0
 800a9dc:	e677      	b.n	800a6ce <_strtod_l+0x446>
 800a9de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a9e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a9e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a9ea:	35e2      	adds	r5, #226	@ 0xe2
 800a9ec:	fa01 f305 	lsl.w	r3, r1, r5
 800a9f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a9f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a9f4:	e7ba      	b.n	800a96c <_strtod_l+0x6e4>
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a9fe:	e7b5      	b.n	800a96c <_strtod_l+0x6e4>
 800aa00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa02:	9805      	ldr	r0, [sp, #20]
 800aa04:	462a      	mov	r2, r5
 800aa06:	f7ff f9c7 	bl	8009d98 <__lshift>
 800aa0a:	901a      	str	r0, [sp, #104]	@ 0x68
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	d1d9      	bne.n	800a9c4 <_strtod_l+0x73c>
 800aa10:	e65d      	b.n	800a6ce <_strtod_l+0x446>
 800aa12:	2e00      	cmp	r6, #0
 800aa14:	dd07      	ble.n	800aa26 <_strtod_l+0x79e>
 800aa16:	4649      	mov	r1, r9
 800aa18:	9805      	ldr	r0, [sp, #20]
 800aa1a:	4632      	mov	r2, r6
 800aa1c:	f7ff f9bc 	bl	8009d98 <__lshift>
 800aa20:	4681      	mov	r9, r0
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d0d8      	beq.n	800a9d8 <_strtod_l+0x750>
 800aa26:	2f00      	cmp	r7, #0
 800aa28:	dd08      	ble.n	800aa3c <_strtod_l+0x7b4>
 800aa2a:	4641      	mov	r1, r8
 800aa2c:	9805      	ldr	r0, [sp, #20]
 800aa2e:	463a      	mov	r2, r7
 800aa30:	f7ff f9b2 	bl	8009d98 <__lshift>
 800aa34:	4680      	mov	r8, r0
 800aa36:	2800      	cmp	r0, #0
 800aa38:	f43f ae49 	beq.w	800a6ce <_strtod_l+0x446>
 800aa3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa3e:	9805      	ldr	r0, [sp, #20]
 800aa40:	464a      	mov	r2, r9
 800aa42:	f7ff fa31 	bl	8009ea8 <__mdiff>
 800aa46:	4604      	mov	r4, r0
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	f43f ae40 	beq.w	800a6ce <_strtod_l+0x446>
 800aa4e:	68c3      	ldr	r3, [r0, #12]
 800aa50:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa52:	2300      	movs	r3, #0
 800aa54:	60c3      	str	r3, [r0, #12]
 800aa56:	4641      	mov	r1, r8
 800aa58:	f7ff fa0a 	bl	8009e70 <__mcmp>
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	da45      	bge.n	800aaec <_strtod_l+0x864>
 800aa60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa62:	ea53 030a 	orrs.w	r3, r3, sl
 800aa66:	d16b      	bne.n	800ab40 <_strtod_l+0x8b8>
 800aa68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d167      	bne.n	800ab40 <_strtod_l+0x8b8>
 800aa70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aa74:	0d1b      	lsrs	r3, r3, #20
 800aa76:	051b      	lsls	r3, r3, #20
 800aa78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aa7c:	d960      	bls.n	800ab40 <_strtod_l+0x8b8>
 800aa7e:	6963      	ldr	r3, [r4, #20]
 800aa80:	b913      	cbnz	r3, 800aa88 <_strtod_l+0x800>
 800aa82:	6923      	ldr	r3, [r4, #16]
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	dd5b      	ble.n	800ab40 <_strtod_l+0x8b8>
 800aa88:	4621      	mov	r1, r4
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	9805      	ldr	r0, [sp, #20]
 800aa8e:	f7ff f983 	bl	8009d98 <__lshift>
 800aa92:	4641      	mov	r1, r8
 800aa94:	4604      	mov	r4, r0
 800aa96:	f7ff f9eb 	bl	8009e70 <__mcmp>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	dd50      	ble.n	800ab40 <_strtod_l+0x8b8>
 800aa9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aaa2:	9a08      	ldr	r2, [sp, #32]
 800aaa4:	0d1b      	lsrs	r3, r3, #20
 800aaa6:	051b      	lsls	r3, r3, #20
 800aaa8:	2a00      	cmp	r2, #0
 800aaaa:	d06a      	beq.n	800ab82 <_strtod_l+0x8fa>
 800aaac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aab0:	d867      	bhi.n	800ab82 <_strtod_l+0x8fa>
 800aab2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800aab6:	f67f ae9d 	bls.w	800a7f4 <_strtod_l+0x56c>
 800aaba:	4b0a      	ldr	r3, [pc, #40]	@ (800aae4 <_strtod_l+0x85c>)
 800aabc:	4650      	mov	r0, sl
 800aabe:	4659      	mov	r1, fp
 800aac0:	2200      	movs	r2, #0
 800aac2:	f7f5 fd99 	bl	80005f8 <__aeabi_dmul>
 800aac6:	4b08      	ldr	r3, [pc, #32]	@ (800aae8 <_strtod_l+0x860>)
 800aac8:	400b      	ands	r3, r1
 800aaca:	4682      	mov	sl, r0
 800aacc:	468b      	mov	fp, r1
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f47f ae08 	bne.w	800a6e4 <_strtod_l+0x45c>
 800aad4:	9a05      	ldr	r2, [sp, #20]
 800aad6:	2322      	movs	r3, #34	@ 0x22
 800aad8:	6013      	str	r3, [r2, #0]
 800aada:	e603      	b.n	800a6e4 <_strtod_l+0x45c>
 800aadc:	0800c940 	.word	0x0800c940
 800aae0:	fffffc02 	.word	0xfffffc02
 800aae4:	39500000 	.word	0x39500000
 800aae8:	7ff00000 	.word	0x7ff00000
 800aaec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800aaf0:	d165      	bne.n	800abbe <_strtod_l+0x936>
 800aaf2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800aaf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaf8:	b35a      	cbz	r2, 800ab52 <_strtod_l+0x8ca>
 800aafa:	4a9f      	ldr	r2, [pc, #636]	@ (800ad78 <_strtod_l+0xaf0>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d12b      	bne.n	800ab58 <_strtod_l+0x8d0>
 800ab00:	9b08      	ldr	r3, [sp, #32]
 800ab02:	4651      	mov	r1, sl
 800ab04:	b303      	cbz	r3, 800ab48 <_strtod_l+0x8c0>
 800ab06:	4b9d      	ldr	r3, [pc, #628]	@ (800ad7c <_strtod_l+0xaf4>)
 800ab08:	465a      	mov	r2, fp
 800ab0a:	4013      	ands	r3, r2
 800ab0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ab10:	f04f 32ff 	mov.w	r2, #4294967295
 800ab14:	d81b      	bhi.n	800ab4e <_strtod_l+0x8c6>
 800ab16:	0d1b      	lsrs	r3, r3, #20
 800ab18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ab1c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab20:	4299      	cmp	r1, r3
 800ab22:	d119      	bne.n	800ab58 <_strtod_l+0x8d0>
 800ab24:	4b96      	ldr	r3, [pc, #600]	@ (800ad80 <_strtod_l+0xaf8>)
 800ab26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d102      	bne.n	800ab32 <_strtod_l+0x8aa>
 800ab2c:	3101      	adds	r1, #1
 800ab2e:	f43f adce 	beq.w	800a6ce <_strtod_l+0x446>
 800ab32:	4b92      	ldr	r3, [pc, #584]	@ (800ad7c <_strtod_l+0xaf4>)
 800ab34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab36:	401a      	ands	r2, r3
 800ab38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ab3c:	f04f 0a00 	mov.w	sl, #0
 800ab40:	9b08      	ldr	r3, [sp, #32]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d1b9      	bne.n	800aaba <_strtod_l+0x832>
 800ab46:	e5cd      	b.n	800a6e4 <_strtod_l+0x45c>
 800ab48:	f04f 33ff 	mov.w	r3, #4294967295
 800ab4c:	e7e8      	b.n	800ab20 <_strtod_l+0x898>
 800ab4e:	4613      	mov	r3, r2
 800ab50:	e7e6      	b.n	800ab20 <_strtod_l+0x898>
 800ab52:	ea53 030a 	orrs.w	r3, r3, sl
 800ab56:	d0a2      	beq.n	800aa9e <_strtod_l+0x816>
 800ab58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ab5a:	b1db      	cbz	r3, 800ab94 <_strtod_l+0x90c>
 800ab5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab5e:	4213      	tst	r3, r2
 800ab60:	d0ee      	beq.n	800ab40 <_strtod_l+0x8b8>
 800ab62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab64:	9a08      	ldr	r2, [sp, #32]
 800ab66:	4650      	mov	r0, sl
 800ab68:	4659      	mov	r1, fp
 800ab6a:	b1bb      	cbz	r3, 800ab9c <_strtod_l+0x914>
 800ab6c:	f7ff fb6e 	bl	800a24c <sulp>
 800ab70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab74:	ec53 2b10 	vmov	r2, r3, d0
 800ab78:	f7f5 fb88 	bl	800028c <__adddf3>
 800ab7c:	4682      	mov	sl, r0
 800ab7e:	468b      	mov	fp, r1
 800ab80:	e7de      	b.n	800ab40 <_strtod_l+0x8b8>
 800ab82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ab86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ab8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ab8e:	f04f 3aff 	mov.w	sl, #4294967295
 800ab92:	e7d5      	b.n	800ab40 <_strtod_l+0x8b8>
 800ab94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ab96:	ea13 0f0a 	tst.w	r3, sl
 800ab9a:	e7e1      	b.n	800ab60 <_strtod_l+0x8d8>
 800ab9c:	f7ff fb56 	bl	800a24c <sulp>
 800aba0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aba4:	ec53 2b10 	vmov	r2, r3, d0
 800aba8:	f7f5 fb6e 	bl	8000288 <__aeabi_dsub>
 800abac:	2200      	movs	r2, #0
 800abae:	2300      	movs	r3, #0
 800abb0:	4682      	mov	sl, r0
 800abb2:	468b      	mov	fp, r1
 800abb4:	f7f5 ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 800abb8:	2800      	cmp	r0, #0
 800abba:	d0c1      	beq.n	800ab40 <_strtod_l+0x8b8>
 800abbc:	e61a      	b.n	800a7f4 <_strtod_l+0x56c>
 800abbe:	4641      	mov	r1, r8
 800abc0:	4620      	mov	r0, r4
 800abc2:	f7ff facd 	bl	800a160 <__ratio>
 800abc6:	ec57 6b10 	vmov	r6, r7, d0
 800abca:	2200      	movs	r2, #0
 800abcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800abd0:	4630      	mov	r0, r6
 800abd2:	4639      	mov	r1, r7
 800abd4:	f7f5 ff8c 	bl	8000af0 <__aeabi_dcmple>
 800abd8:	2800      	cmp	r0, #0
 800abda:	d06f      	beq.n	800acbc <_strtod_l+0xa34>
 800abdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d17a      	bne.n	800acd8 <_strtod_l+0xa50>
 800abe2:	f1ba 0f00 	cmp.w	sl, #0
 800abe6:	d158      	bne.n	800ac9a <_strtod_l+0xa12>
 800abe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800abea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d15a      	bne.n	800aca8 <_strtod_l+0xa20>
 800abf2:	4b64      	ldr	r3, [pc, #400]	@ (800ad84 <_strtod_l+0xafc>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	4630      	mov	r0, r6
 800abf8:	4639      	mov	r1, r7
 800abfa:	f7f5 ff6f 	bl	8000adc <__aeabi_dcmplt>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d159      	bne.n	800acb6 <_strtod_l+0xa2e>
 800ac02:	4630      	mov	r0, r6
 800ac04:	4639      	mov	r1, r7
 800ac06:	4b60      	ldr	r3, [pc, #384]	@ (800ad88 <_strtod_l+0xb00>)
 800ac08:	2200      	movs	r2, #0
 800ac0a:	f7f5 fcf5 	bl	80005f8 <__aeabi_dmul>
 800ac0e:	4606      	mov	r6, r0
 800ac10:	460f      	mov	r7, r1
 800ac12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ac16:	9606      	str	r6, [sp, #24]
 800ac18:	9307      	str	r3, [sp, #28]
 800ac1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac1e:	4d57      	ldr	r5, [pc, #348]	@ (800ad7c <_strtod_l+0xaf4>)
 800ac20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ac24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac26:	401d      	ands	r5, r3
 800ac28:	4b58      	ldr	r3, [pc, #352]	@ (800ad8c <_strtod_l+0xb04>)
 800ac2a:	429d      	cmp	r5, r3
 800ac2c:	f040 80b2 	bne.w	800ad94 <_strtod_l+0xb0c>
 800ac30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ac36:	ec4b ab10 	vmov	d0, sl, fp
 800ac3a:	f7ff f9c9 	bl	8009fd0 <__ulp>
 800ac3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac42:	ec51 0b10 	vmov	r0, r1, d0
 800ac46:	f7f5 fcd7 	bl	80005f8 <__aeabi_dmul>
 800ac4a:	4652      	mov	r2, sl
 800ac4c:	465b      	mov	r3, fp
 800ac4e:	f7f5 fb1d 	bl	800028c <__adddf3>
 800ac52:	460b      	mov	r3, r1
 800ac54:	4949      	ldr	r1, [pc, #292]	@ (800ad7c <_strtod_l+0xaf4>)
 800ac56:	4a4e      	ldr	r2, [pc, #312]	@ (800ad90 <_strtod_l+0xb08>)
 800ac58:	4019      	ands	r1, r3
 800ac5a:	4291      	cmp	r1, r2
 800ac5c:	4682      	mov	sl, r0
 800ac5e:	d942      	bls.n	800ace6 <_strtod_l+0xa5e>
 800ac60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ac62:	4b47      	ldr	r3, [pc, #284]	@ (800ad80 <_strtod_l+0xaf8>)
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d103      	bne.n	800ac70 <_strtod_l+0x9e8>
 800ac68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	f43f ad2f 	beq.w	800a6ce <_strtod_l+0x446>
 800ac70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ad80 <_strtod_l+0xaf8>
 800ac74:	f04f 3aff 	mov.w	sl, #4294967295
 800ac78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac7a:	9805      	ldr	r0, [sp, #20]
 800ac7c:	f7fe fe7c 	bl	8009978 <_Bfree>
 800ac80:	9805      	ldr	r0, [sp, #20]
 800ac82:	4649      	mov	r1, r9
 800ac84:	f7fe fe78 	bl	8009978 <_Bfree>
 800ac88:	9805      	ldr	r0, [sp, #20]
 800ac8a:	4641      	mov	r1, r8
 800ac8c:	f7fe fe74 	bl	8009978 <_Bfree>
 800ac90:	9805      	ldr	r0, [sp, #20]
 800ac92:	4621      	mov	r1, r4
 800ac94:	f7fe fe70 	bl	8009978 <_Bfree>
 800ac98:	e619      	b.n	800a8ce <_strtod_l+0x646>
 800ac9a:	f1ba 0f01 	cmp.w	sl, #1
 800ac9e:	d103      	bne.n	800aca8 <_strtod_l+0xa20>
 800aca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	f43f ada6 	beq.w	800a7f4 <_strtod_l+0x56c>
 800aca8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ad58 <_strtod_l+0xad0>
 800acac:	4f35      	ldr	r7, [pc, #212]	@ (800ad84 <_strtod_l+0xafc>)
 800acae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800acb2:	2600      	movs	r6, #0
 800acb4:	e7b1      	b.n	800ac1a <_strtod_l+0x992>
 800acb6:	4f34      	ldr	r7, [pc, #208]	@ (800ad88 <_strtod_l+0xb00>)
 800acb8:	2600      	movs	r6, #0
 800acba:	e7aa      	b.n	800ac12 <_strtod_l+0x98a>
 800acbc:	4b32      	ldr	r3, [pc, #200]	@ (800ad88 <_strtod_l+0xb00>)
 800acbe:	4630      	mov	r0, r6
 800acc0:	4639      	mov	r1, r7
 800acc2:	2200      	movs	r2, #0
 800acc4:	f7f5 fc98 	bl	80005f8 <__aeabi_dmul>
 800acc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acca:	4606      	mov	r6, r0
 800accc:	460f      	mov	r7, r1
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d09f      	beq.n	800ac12 <_strtod_l+0x98a>
 800acd2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800acd6:	e7a0      	b.n	800ac1a <_strtod_l+0x992>
 800acd8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ad60 <_strtod_l+0xad8>
 800acdc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ace0:	ec57 6b17 	vmov	r6, r7, d7
 800ace4:	e799      	b.n	800ac1a <_strtod_l+0x992>
 800ace6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800acea:	9b08      	ldr	r3, [sp, #32]
 800acec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d1c1      	bne.n	800ac78 <_strtod_l+0x9f0>
 800acf4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800acf8:	0d1b      	lsrs	r3, r3, #20
 800acfa:	051b      	lsls	r3, r3, #20
 800acfc:	429d      	cmp	r5, r3
 800acfe:	d1bb      	bne.n	800ac78 <_strtod_l+0x9f0>
 800ad00:	4630      	mov	r0, r6
 800ad02:	4639      	mov	r1, r7
 800ad04:	f7f5 ffd8 	bl	8000cb8 <__aeabi_d2lz>
 800ad08:	f7f5 fc48 	bl	800059c <__aeabi_l2d>
 800ad0c:	4602      	mov	r2, r0
 800ad0e:	460b      	mov	r3, r1
 800ad10:	4630      	mov	r0, r6
 800ad12:	4639      	mov	r1, r7
 800ad14:	f7f5 fab8 	bl	8000288 <__aeabi_dsub>
 800ad18:	460b      	mov	r3, r1
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ad20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ad24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad26:	ea46 060a 	orr.w	r6, r6, sl
 800ad2a:	431e      	orrs	r6, r3
 800ad2c:	d06f      	beq.n	800ae0e <_strtod_l+0xb86>
 800ad2e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ad68 <_strtod_l+0xae0>)
 800ad30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad34:	f7f5 fed2 	bl	8000adc <__aeabi_dcmplt>
 800ad38:	2800      	cmp	r0, #0
 800ad3a:	f47f acd3 	bne.w	800a6e4 <_strtod_l+0x45c>
 800ad3e:	a30c      	add	r3, pc, #48	@ (adr r3, 800ad70 <_strtod_l+0xae8>)
 800ad40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad48:	f7f5 fee6 	bl	8000b18 <__aeabi_dcmpgt>
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	d093      	beq.n	800ac78 <_strtod_l+0x9f0>
 800ad50:	e4c8      	b.n	800a6e4 <_strtod_l+0x45c>
 800ad52:	bf00      	nop
 800ad54:	f3af 8000 	nop.w
 800ad58:	00000000 	.word	0x00000000
 800ad5c:	bff00000 	.word	0xbff00000
 800ad60:	00000000 	.word	0x00000000
 800ad64:	3ff00000 	.word	0x3ff00000
 800ad68:	94a03595 	.word	0x94a03595
 800ad6c:	3fdfffff 	.word	0x3fdfffff
 800ad70:	35afe535 	.word	0x35afe535
 800ad74:	3fe00000 	.word	0x3fe00000
 800ad78:	000fffff 	.word	0x000fffff
 800ad7c:	7ff00000 	.word	0x7ff00000
 800ad80:	7fefffff 	.word	0x7fefffff
 800ad84:	3ff00000 	.word	0x3ff00000
 800ad88:	3fe00000 	.word	0x3fe00000
 800ad8c:	7fe00000 	.word	0x7fe00000
 800ad90:	7c9fffff 	.word	0x7c9fffff
 800ad94:	9b08      	ldr	r3, [sp, #32]
 800ad96:	b323      	cbz	r3, 800ade2 <_strtod_l+0xb5a>
 800ad98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ad9c:	d821      	bhi.n	800ade2 <_strtod_l+0xb5a>
 800ad9e:	a328      	add	r3, pc, #160	@ (adr r3, 800ae40 <_strtod_l+0xbb8>)
 800ada0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada4:	4630      	mov	r0, r6
 800ada6:	4639      	mov	r1, r7
 800ada8:	f7f5 fea2 	bl	8000af0 <__aeabi_dcmple>
 800adac:	b1a0      	cbz	r0, 800add8 <_strtod_l+0xb50>
 800adae:	4639      	mov	r1, r7
 800adb0:	4630      	mov	r0, r6
 800adb2:	f7f5 fef9 	bl	8000ba8 <__aeabi_d2uiz>
 800adb6:	2801      	cmp	r0, #1
 800adb8:	bf38      	it	cc
 800adba:	2001      	movcc	r0, #1
 800adbc:	f7f5 fba2 	bl	8000504 <__aeabi_ui2d>
 800adc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adc2:	4606      	mov	r6, r0
 800adc4:	460f      	mov	r7, r1
 800adc6:	b9fb      	cbnz	r3, 800ae08 <_strtod_l+0xb80>
 800adc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800adcc:	9014      	str	r0, [sp, #80]	@ 0x50
 800adce:	9315      	str	r3, [sp, #84]	@ 0x54
 800add0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800add4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800add8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800adda:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800adde:	1b5b      	subs	r3, r3, r5
 800ade0:	9311      	str	r3, [sp, #68]	@ 0x44
 800ade2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ade6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800adea:	f7ff f8f1 	bl	8009fd0 <__ulp>
 800adee:	4650      	mov	r0, sl
 800adf0:	ec53 2b10 	vmov	r2, r3, d0
 800adf4:	4659      	mov	r1, fp
 800adf6:	f7f5 fbff 	bl	80005f8 <__aeabi_dmul>
 800adfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800adfe:	f7f5 fa45 	bl	800028c <__adddf3>
 800ae02:	4682      	mov	sl, r0
 800ae04:	468b      	mov	fp, r1
 800ae06:	e770      	b.n	800acea <_strtod_l+0xa62>
 800ae08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ae0c:	e7e0      	b.n	800add0 <_strtod_l+0xb48>
 800ae0e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ae48 <_strtod_l+0xbc0>)
 800ae10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae14:	f7f5 fe62 	bl	8000adc <__aeabi_dcmplt>
 800ae18:	e798      	b.n	800ad4c <_strtod_l+0xac4>
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ae20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae22:	6013      	str	r3, [r2, #0]
 800ae24:	f7ff ba6d 	b.w	800a302 <_strtod_l+0x7a>
 800ae28:	2a65      	cmp	r2, #101	@ 0x65
 800ae2a:	f43f ab68 	beq.w	800a4fe <_strtod_l+0x276>
 800ae2e:	2a45      	cmp	r2, #69	@ 0x45
 800ae30:	f43f ab65 	beq.w	800a4fe <_strtod_l+0x276>
 800ae34:	2301      	movs	r3, #1
 800ae36:	f7ff bba0 	b.w	800a57a <_strtod_l+0x2f2>
 800ae3a:	bf00      	nop
 800ae3c:	f3af 8000 	nop.w
 800ae40:	ffc00000 	.word	0xffc00000
 800ae44:	41dfffff 	.word	0x41dfffff
 800ae48:	94a03595 	.word	0x94a03595
 800ae4c:	3fcfffff 	.word	0x3fcfffff

0800ae50 <_strtod_r>:
 800ae50:	4b01      	ldr	r3, [pc, #4]	@ (800ae58 <_strtod_r+0x8>)
 800ae52:	f7ff ba19 	b.w	800a288 <_strtod_l>
 800ae56:	bf00      	nop
 800ae58:	20000068 	.word	0x20000068

0800ae5c <_strtol_l.isra.0>:
 800ae5c:	2b24      	cmp	r3, #36	@ 0x24
 800ae5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae62:	4686      	mov	lr, r0
 800ae64:	4690      	mov	r8, r2
 800ae66:	d801      	bhi.n	800ae6c <_strtol_l.isra.0+0x10>
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d106      	bne.n	800ae7a <_strtol_l.isra.0+0x1e>
 800ae6c:	f7fd fdb6 	bl	80089dc <__errno>
 800ae70:	2316      	movs	r3, #22
 800ae72:	6003      	str	r3, [r0, #0]
 800ae74:	2000      	movs	r0, #0
 800ae76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae7a:	4834      	ldr	r0, [pc, #208]	@ (800af4c <_strtol_l.isra.0+0xf0>)
 800ae7c:	460d      	mov	r5, r1
 800ae7e:	462a      	mov	r2, r5
 800ae80:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae84:	5d06      	ldrb	r6, [r0, r4]
 800ae86:	f016 0608 	ands.w	r6, r6, #8
 800ae8a:	d1f8      	bne.n	800ae7e <_strtol_l.isra.0+0x22>
 800ae8c:	2c2d      	cmp	r4, #45	@ 0x2d
 800ae8e:	d110      	bne.n	800aeb2 <_strtol_l.isra.0+0x56>
 800ae90:	782c      	ldrb	r4, [r5, #0]
 800ae92:	2601      	movs	r6, #1
 800ae94:	1c95      	adds	r5, r2, #2
 800ae96:	f033 0210 	bics.w	r2, r3, #16
 800ae9a:	d115      	bne.n	800aec8 <_strtol_l.isra.0+0x6c>
 800ae9c:	2c30      	cmp	r4, #48	@ 0x30
 800ae9e:	d10d      	bne.n	800aebc <_strtol_l.isra.0+0x60>
 800aea0:	782a      	ldrb	r2, [r5, #0]
 800aea2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aea6:	2a58      	cmp	r2, #88	@ 0x58
 800aea8:	d108      	bne.n	800aebc <_strtol_l.isra.0+0x60>
 800aeaa:	786c      	ldrb	r4, [r5, #1]
 800aeac:	3502      	adds	r5, #2
 800aeae:	2310      	movs	r3, #16
 800aeb0:	e00a      	b.n	800aec8 <_strtol_l.isra.0+0x6c>
 800aeb2:	2c2b      	cmp	r4, #43	@ 0x2b
 800aeb4:	bf04      	itt	eq
 800aeb6:	782c      	ldrbeq	r4, [r5, #0]
 800aeb8:	1c95      	addeq	r5, r2, #2
 800aeba:	e7ec      	b.n	800ae96 <_strtol_l.isra.0+0x3a>
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d1f6      	bne.n	800aeae <_strtol_l.isra.0+0x52>
 800aec0:	2c30      	cmp	r4, #48	@ 0x30
 800aec2:	bf14      	ite	ne
 800aec4:	230a      	movne	r3, #10
 800aec6:	2308      	moveq	r3, #8
 800aec8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aecc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aed0:	2200      	movs	r2, #0
 800aed2:	fbbc f9f3 	udiv	r9, ip, r3
 800aed6:	4610      	mov	r0, r2
 800aed8:	fb03 ca19 	mls	sl, r3, r9, ip
 800aedc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aee0:	2f09      	cmp	r7, #9
 800aee2:	d80f      	bhi.n	800af04 <_strtol_l.isra.0+0xa8>
 800aee4:	463c      	mov	r4, r7
 800aee6:	42a3      	cmp	r3, r4
 800aee8:	dd1b      	ble.n	800af22 <_strtol_l.isra.0+0xc6>
 800aeea:	1c57      	adds	r7, r2, #1
 800aeec:	d007      	beq.n	800aefe <_strtol_l.isra.0+0xa2>
 800aeee:	4581      	cmp	r9, r0
 800aef0:	d314      	bcc.n	800af1c <_strtol_l.isra.0+0xc0>
 800aef2:	d101      	bne.n	800aef8 <_strtol_l.isra.0+0x9c>
 800aef4:	45a2      	cmp	sl, r4
 800aef6:	db11      	blt.n	800af1c <_strtol_l.isra.0+0xc0>
 800aef8:	fb00 4003 	mla	r0, r0, r3, r4
 800aefc:	2201      	movs	r2, #1
 800aefe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af02:	e7eb      	b.n	800aedc <_strtol_l.isra.0+0x80>
 800af04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800af08:	2f19      	cmp	r7, #25
 800af0a:	d801      	bhi.n	800af10 <_strtol_l.isra.0+0xb4>
 800af0c:	3c37      	subs	r4, #55	@ 0x37
 800af0e:	e7ea      	b.n	800aee6 <_strtol_l.isra.0+0x8a>
 800af10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800af14:	2f19      	cmp	r7, #25
 800af16:	d804      	bhi.n	800af22 <_strtol_l.isra.0+0xc6>
 800af18:	3c57      	subs	r4, #87	@ 0x57
 800af1a:	e7e4      	b.n	800aee6 <_strtol_l.isra.0+0x8a>
 800af1c:	f04f 32ff 	mov.w	r2, #4294967295
 800af20:	e7ed      	b.n	800aefe <_strtol_l.isra.0+0xa2>
 800af22:	1c53      	adds	r3, r2, #1
 800af24:	d108      	bne.n	800af38 <_strtol_l.isra.0+0xdc>
 800af26:	2322      	movs	r3, #34	@ 0x22
 800af28:	f8ce 3000 	str.w	r3, [lr]
 800af2c:	4660      	mov	r0, ip
 800af2e:	f1b8 0f00 	cmp.w	r8, #0
 800af32:	d0a0      	beq.n	800ae76 <_strtol_l.isra.0+0x1a>
 800af34:	1e69      	subs	r1, r5, #1
 800af36:	e006      	b.n	800af46 <_strtol_l.isra.0+0xea>
 800af38:	b106      	cbz	r6, 800af3c <_strtol_l.isra.0+0xe0>
 800af3a:	4240      	negs	r0, r0
 800af3c:	f1b8 0f00 	cmp.w	r8, #0
 800af40:	d099      	beq.n	800ae76 <_strtol_l.isra.0+0x1a>
 800af42:	2a00      	cmp	r2, #0
 800af44:	d1f6      	bne.n	800af34 <_strtol_l.isra.0+0xd8>
 800af46:	f8c8 1000 	str.w	r1, [r8]
 800af4a:	e794      	b.n	800ae76 <_strtol_l.isra.0+0x1a>
 800af4c:	0800c969 	.word	0x0800c969

0800af50 <_strtol_r>:
 800af50:	f7ff bf84 	b.w	800ae5c <_strtol_l.isra.0>

0800af54 <__ssputs_r>:
 800af54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af58:	688e      	ldr	r6, [r1, #8]
 800af5a:	461f      	mov	r7, r3
 800af5c:	42be      	cmp	r6, r7
 800af5e:	680b      	ldr	r3, [r1, #0]
 800af60:	4682      	mov	sl, r0
 800af62:	460c      	mov	r4, r1
 800af64:	4690      	mov	r8, r2
 800af66:	d82d      	bhi.n	800afc4 <__ssputs_r+0x70>
 800af68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af70:	d026      	beq.n	800afc0 <__ssputs_r+0x6c>
 800af72:	6965      	ldr	r5, [r4, #20]
 800af74:	6909      	ldr	r1, [r1, #16]
 800af76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af7a:	eba3 0901 	sub.w	r9, r3, r1
 800af7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af82:	1c7b      	adds	r3, r7, #1
 800af84:	444b      	add	r3, r9
 800af86:	106d      	asrs	r5, r5, #1
 800af88:	429d      	cmp	r5, r3
 800af8a:	bf38      	it	cc
 800af8c:	461d      	movcc	r5, r3
 800af8e:	0553      	lsls	r3, r2, #21
 800af90:	d527      	bpl.n	800afe2 <__ssputs_r+0x8e>
 800af92:	4629      	mov	r1, r5
 800af94:	f7fe fc24 	bl	80097e0 <_malloc_r>
 800af98:	4606      	mov	r6, r0
 800af9a:	b360      	cbz	r0, 800aff6 <__ssputs_r+0xa2>
 800af9c:	6921      	ldr	r1, [r4, #16]
 800af9e:	464a      	mov	r2, r9
 800afa0:	f000 fa18 	bl	800b3d4 <memcpy>
 800afa4:	89a3      	ldrh	r3, [r4, #12]
 800afa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afae:	81a3      	strh	r3, [r4, #12]
 800afb0:	6126      	str	r6, [r4, #16]
 800afb2:	6165      	str	r5, [r4, #20]
 800afb4:	444e      	add	r6, r9
 800afb6:	eba5 0509 	sub.w	r5, r5, r9
 800afba:	6026      	str	r6, [r4, #0]
 800afbc:	60a5      	str	r5, [r4, #8]
 800afbe:	463e      	mov	r6, r7
 800afc0:	42be      	cmp	r6, r7
 800afc2:	d900      	bls.n	800afc6 <__ssputs_r+0x72>
 800afc4:	463e      	mov	r6, r7
 800afc6:	6820      	ldr	r0, [r4, #0]
 800afc8:	4632      	mov	r2, r6
 800afca:	4641      	mov	r1, r8
 800afcc:	f000 f9c6 	bl	800b35c <memmove>
 800afd0:	68a3      	ldr	r3, [r4, #8]
 800afd2:	1b9b      	subs	r3, r3, r6
 800afd4:	60a3      	str	r3, [r4, #8]
 800afd6:	6823      	ldr	r3, [r4, #0]
 800afd8:	4433      	add	r3, r6
 800afda:	6023      	str	r3, [r4, #0]
 800afdc:	2000      	movs	r0, #0
 800afde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afe2:	462a      	mov	r2, r5
 800afe4:	f000 fd89 	bl	800bafa <_realloc_r>
 800afe8:	4606      	mov	r6, r0
 800afea:	2800      	cmp	r0, #0
 800afec:	d1e0      	bne.n	800afb0 <__ssputs_r+0x5c>
 800afee:	6921      	ldr	r1, [r4, #16]
 800aff0:	4650      	mov	r0, sl
 800aff2:	f7fe fb81 	bl	80096f8 <_free_r>
 800aff6:	230c      	movs	r3, #12
 800aff8:	f8ca 3000 	str.w	r3, [sl]
 800affc:	89a3      	ldrh	r3, [r4, #12]
 800affe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b002:	81a3      	strh	r3, [r4, #12]
 800b004:	f04f 30ff 	mov.w	r0, #4294967295
 800b008:	e7e9      	b.n	800afde <__ssputs_r+0x8a>
	...

0800b00c <_svfiprintf_r>:
 800b00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b010:	4698      	mov	r8, r3
 800b012:	898b      	ldrh	r3, [r1, #12]
 800b014:	061b      	lsls	r3, r3, #24
 800b016:	b09d      	sub	sp, #116	@ 0x74
 800b018:	4607      	mov	r7, r0
 800b01a:	460d      	mov	r5, r1
 800b01c:	4614      	mov	r4, r2
 800b01e:	d510      	bpl.n	800b042 <_svfiprintf_r+0x36>
 800b020:	690b      	ldr	r3, [r1, #16]
 800b022:	b973      	cbnz	r3, 800b042 <_svfiprintf_r+0x36>
 800b024:	2140      	movs	r1, #64	@ 0x40
 800b026:	f7fe fbdb 	bl	80097e0 <_malloc_r>
 800b02a:	6028      	str	r0, [r5, #0]
 800b02c:	6128      	str	r0, [r5, #16]
 800b02e:	b930      	cbnz	r0, 800b03e <_svfiprintf_r+0x32>
 800b030:	230c      	movs	r3, #12
 800b032:	603b      	str	r3, [r7, #0]
 800b034:	f04f 30ff 	mov.w	r0, #4294967295
 800b038:	b01d      	add	sp, #116	@ 0x74
 800b03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b03e:	2340      	movs	r3, #64	@ 0x40
 800b040:	616b      	str	r3, [r5, #20]
 800b042:	2300      	movs	r3, #0
 800b044:	9309      	str	r3, [sp, #36]	@ 0x24
 800b046:	2320      	movs	r3, #32
 800b048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b04c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b050:	2330      	movs	r3, #48	@ 0x30
 800b052:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b1f0 <_svfiprintf_r+0x1e4>
 800b056:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b05a:	f04f 0901 	mov.w	r9, #1
 800b05e:	4623      	mov	r3, r4
 800b060:	469a      	mov	sl, r3
 800b062:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b066:	b10a      	cbz	r2, 800b06c <_svfiprintf_r+0x60>
 800b068:	2a25      	cmp	r2, #37	@ 0x25
 800b06a:	d1f9      	bne.n	800b060 <_svfiprintf_r+0x54>
 800b06c:	ebba 0b04 	subs.w	fp, sl, r4
 800b070:	d00b      	beq.n	800b08a <_svfiprintf_r+0x7e>
 800b072:	465b      	mov	r3, fp
 800b074:	4622      	mov	r2, r4
 800b076:	4629      	mov	r1, r5
 800b078:	4638      	mov	r0, r7
 800b07a:	f7ff ff6b 	bl	800af54 <__ssputs_r>
 800b07e:	3001      	adds	r0, #1
 800b080:	f000 80a7 	beq.w	800b1d2 <_svfiprintf_r+0x1c6>
 800b084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b086:	445a      	add	r2, fp
 800b088:	9209      	str	r2, [sp, #36]	@ 0x24
 800b08a:	f89a 3000 	ldrb.w	r3, [sl]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f000 809f 	beq.w	800b1d2 <_svfiprintf_r+0x1c6>
 800b094:	2300      	movs	r3, #0
 800b096:	f04f 32ff 	mov.w	r2, #4294967295
 800b09a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b09e:	f10a 0a01 	add.w	sl, sl, #1
 800b0a2:	9304      	str	r3, [sp, #16]
 800b0a4:	9307      	str	r3, [sp, #28]
 800b0a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0ac:	4654      	mov	r4, sl
 800b0ae:	2205      	movs	r2, #5
 800b0b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0b4:	484e      	ldr	r0, [pc, #312]	@ (800b1f0 <_svfiprintf_r+0x1e4>)
 800b0b6:	f7f5 f88b 	bl	80001d0 <memchr>
 800b0ba:	9a04      	ldr	r2, [sp, #16]
 800b0bc:	b9d8      	cbnz	r0, 800b0f6 <_svfiprintf_r+0xea>
 800b0be:	06d0      	lsls	r0, r2, #27
 800b0c0:	bf44      	itt	mi
 800b0c2:	2320      	movmi	r3, #32
 800b0c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0c8:	0711      	lsls	r1, r2, #28
 800b0ca:	bf44      	itt	mi
 800b0cc:	232b      	movmi	r3, #43	@ 0x2b
 800b0ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b0d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0d8:	d015      	beq.n	800b106 <_svfiprintf_r+0xfa>
 800b0da:	9a07      	ldr	r2, [sp, #28]
 800b0dc:	4654      	mov	r4, sl
 800b0de:	2000      	movs	r0, #0
 800b0e0:	f04f 0c0a 	mov.w	ip, #10
 800b0e4:	4621      	mov	r1, r4
 800b0e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0ea:	3b30      	subs	r3, #48	@ 0x30
 800b0ec:	2b09      	cmp	r3, #9
 800b0ee:	d94b      	bls.n	800b188 <_svfiprintf_r+0x17c>
 800b0f0:	b1b0      	cbz	r0, 800b120 <_svfiprintf_r+0x114>
 800b0f2:	9207      	str	r2, [sp, #28]
 800b0f4:	e014      	b.n	800b120 <_svfiprintf_r+0x114>
 800b0f6:	eba0 0308 	sub.w	r3, r0, r8
 800b0fa:	fa09 f303 	lsl.w	r3, r9, r3
 800b0fe:	4313      	orrs	r3, r2
 800b100:	9304      	str	r3, [sp, #16]
 800b102:	46a2      	mov	sl, r4
 800b104:	e7d2      	b.n	800b0ac <_svfiprintf_r+0xa0>
 800b106:	9b03      	ldr	r3, [sp, #12]
 800b108:	1d19      	adds	r1, r3, #4
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	9103      	str	r1, [sp, #12]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	bfbb      	ittet	lt
 800b112:	425b      	neglt	r3, r3
 800b114:	f042 0202 	orrlt.w	r2, r2, #2
 800b118:	9307      	strge	r3, [sp, #28]
 800b11a:	9307      	strlt	r3, [sp, #28]
 800b11c:	bfb8      	it	lt
 800b11e:	9204      	strlt	r2, [sp, #16]
 800b120:	7823      	ldrb	r3, [r4, #0]
 800b122:	2b2e      	cmp	r3, #46	@ 0x2e
 800b124:	d10a      	bne.n	800b13c <_svfiprintf_r+0x130>
 800b126:	7863      	ldrb	r3, [r4, #1]
 800b128:	2b2a      	cmp	r3, #42	@ 0x2a
 800b12a:	d132      	bne.n	800b192 <_svfiprintf_r+0x186>
 800b12c:	9b03      	ldr	r3, [sp, #12]
 800b12e:	1d1a      	adds	r2, r3, #4
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	9203      	str	r2, [sp, #12]
 800b134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b138:	3402      	adds	r4, #2
 800b13a:	9305      	str	r3, [sp, #20]
 800b13c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b200 <_svfiprintf_r+0x1f4>
 800b140:	7821      	ldrb	r1, [r4, #0]
 800b142:	2203      	movs	r2, #3
 800b144:	4650      	mov	r0, sl
 800b146:	f7f5 f843 	bl	80001d0 <memchr>
 800b14a:	b138      	cbz	r0, 800b15c <_svfiprintf_r+0x150>
 800b14c:	9b04      	ldr	r3, [sp, #16]
 800b14e:	eba0 000a 	sub.w	r0, r0, sl
 800b152:	2240      	movs	r2, #64	@ 0x40
 800b154:	4082      	lsls	r2, r0
 800b156:	4313      	orrs	r3, r2
 800b158:	3401      	adds	r4, #1
 800b15a:	9304      	str	r3, [sp, #16]
 800b15c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b160:	4824      	ldr	r0, [pc, #144]	@ (800b1f4 <_svfiprintf_r+0x1e8>)
 800b162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b166:	2206      	movs	r2, #6
 800b168:	f7f5 f832 	bl	80001d0 <memchr>
 800b16c:	2800      	cmp	r0, #0
 800b16e:	d036      	beq.n	800b1de <_svfiprintf_r+0x1d2>
 800b170:	4b21      	ldr	r3, [pc, #132]	@ (800b1f8 <_svfiprintf_r+0x1ec>)
 800b172:	bb1b      	cbnz	r3, 800b1bc <_svfiprintf_r+0x1b0>
 800b174:	9b03      	ldr	r3, [sp, #12]
 800b176:	3307      	adds	r3, #7
 800b178:	f023 0307 	bic.w	r3, r3, #7
 800b17c:	3308      	adds	r3, #8
 800b17e:	9303      	str	r3, [sp, #12]
 800b180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b182:	4433      	add	r3, r6
 800b184:	9309      	str	r3, [sp, #36]	@ 0x24
 800b186:	e76a      	b.n	800b05e <_svfiprintf_r+0x52>
 800b188:	fb0c 3202 	mla	r2, ip, r2, r3
 800b18c:	460c      	mov	r4, r1
 800b18e:	2001      	movs	r0, #1
 800b190:	e7a8      	b.n	800b0e4 <_svfiprintf_r+0xd8>
 800b192:	2300      	movs	r3, #0
 800b194:	3401      	adds	r4, #1
 800b196:	9305      	str	r3, [sp, #20]
 800b198:	4619      	mov	r1, r3
 800b19a:	f04f 0c0a 	mov.w	ip, #10
 800b19e:	4620      	mov	r0, r4
 800b1a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1a4:	3a30      	subs	r2, #48	@ 0x30
 800b1a6:	2a09      	cmp	r2, #9
 800b1a8:	d903      	bls.n	800b1b2 <_svfiprintf_r+0x1a6>
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d0c6      	beq.n	800b13c <_svfiprintf_r+0x130>
 800b1ae:	9105      	str	r1, [sp, #20]
 800b1b0:	e7c4      	b.n	800b13c <_svfiprintf_r+0x130>
 800b1b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	e7f0      	b.n	800b19e <_svfiprintf_r+0x192>
 800b1bc:	ab03      	add	r3, sp, #12
 800b1be:	9300      	str	r3, [sp, #0]
 800b1c0:	462a      	mov	r2, r5
 800b1c2:	4b0e      	ldr	r3, [pc, #56]	@ (800b1fc <_svfiprintf_r+0x1f0>)
 800b1c4:	a904      	add	r1, sp, #16
 800b1c6:	4638      	mov	r0, r7
 800b1c8:	f7fc fcca 	bl	8007b60 <_printf_float>
 800b1cc:	1c42      	adds	r2, r0, #1
 800b1ce:	4606      	mov	r6, r0
 800b1d0:	d1d6      	bne.n	800b180 <_svfiprintf_r+0x174>
 800b1d2:	89ab      	ldrh	r3, [r5, #12]
 800b1d4:	065b      	lsls	r3, r3, #25
 800b1d6:	f53f af2d 	bmi.w	800b034 <_svfiprintf_r+0x28>
 800b1da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1dc:	e72c      	b.n	800b038 <_svfiprintf_r+0x2c>
 800b1de:	ab03      	add	r3, sp, #12
 800b1e0:	9300      	str	r3, [sp, #0]
 800b1e2:	462a      	mov	r2, r5
 800b1e4:	4b05      	ldr	r3, [pc, #20]	@ (800b1fc <_svfiprintf_r+0x1f0>)
 800b1e6:	a904      	add	r1, sp, #16
 800b1e8:	4638      	mov	r0, r7
 800b1ea:	f7fc ff51 	bl	8008090 <_printf_i>
 800b1ee:	e7ed      	b.n	800b1cc <_svfiprintf_r+0x1c0>
 800b1f0:	0800c761 	.word	0x0800c761
 800b1f4:	0800c76b 	.word	0x0800c76b
 800b1f8:	08007b61 	.word	0x08007b61
 800b1fc:	0800af55 	.word	0x0800af55
 800b200:	0800c767 	.word	0x0800c767

0800b204 <__sflush_r>:
 800b204:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b20c:	0716      	lsls	r6, r2, #28
 800b20e:	4605      	mov	r5, r0
 800b210:	460c      	mov	r4, r1
 800b212:	d454      	bmi.n	800b2be <__sflush_r+0xba>
 800b214:	684b      	ldr	r3, [r1, #4]
 800b216:	2b00      	cmp	r3, #0
 800b218:	dc02      	bgt.n	800b220 <__sflush_r+0x1c>
 800b21a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	dd48      	ble.n	800b2b2 <__sflush_r+0xae>
 800b220:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b222:	2e00      	cmp	r6, #0
 800b224:	d045      	beq.n	800b2b2 <__sflush_r+0xae>
 800b226:	2300      	movs	r3, #0
 800b228:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b22c:	682f      	ldr	r7, [r5, #0]
 800b22e:	6a21      	ldr	r1, [r4, #32]
 800b230:	602b      	str	r3, [r5, #0]
 800b232:	d030      	beq.n	800b296 <__sflush_r+0x92>
 800b234:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b236:	89a3      	ldrh	r3, [r4, #12]
 800b238:	0759      	lsls	r1, r3, #29
 800b23a:	d505      	bpl.n	800b248 <__sflush_r+0x44>
 800b23c:	6863      	ldr	r3, [r4, #4]
 800b23e:	1ad2      	subs	r2, r2, r3
 800b240:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b242:	b10b      	cbz	r3, 800b248 <__sflush_r+0x44>
 800b244:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b246:	1ad2      	subs	r2, r2, r3
 800b248:	2300      	movs	r3, #0
 800b24a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b24c:	6a21      	ldr	r1, [r4, #32]
 800b24e:	4628      	mov	r0, r5
 800b250:	47b0      	blx	r6
 800b252:	1c43      	adds	r3, r0, #1
 800b254:	89a3      	ldrh	r3, [r4, #12]
 800b256:	d106      	bne.n	800b266 <__sflush_r+0x62>
 800b258:	6829      	ldr	r1, [r5, #0]
 800b25a:	291d      	cmp	r1, #29
 800b25c:	d82b      	bhi.n	800b2b6 <__sflush_r+0xb2>
 800b25e:	4a2a      	ldr	r2, [pc, #168]	@ (800b308 <__sflush_r+0x104>)
 800b260:	40ca      	lsrs	r2, r1
 800b262:	07d6      	lsls	r6, r2, #31
 800b264:	d527      	bpl.n	800b2b6 <__sflush_r+0xb2>
 800b266:	2200      	movs	r2, #0
 800b268:	6062      	str	r2, [r4, #4]
 800b26a:	04d9      	lsls	r1, r3, #19
 800b26c:	6922      	ldr	r2, [r4, #16]
 800b26e:	6022      	str	r2, [r4, #0]
 800b270:	d504      	bpl.n	800b27c <__sflush_r+0x78>
 800b272:	1c42      	adds	r2, r0, #1
 800b274:	d101      	bne.n	800b27a <__sflush_r+0x76>
 800b276:	682b      	ldr	r3, [r5, #0]
 800b278:	b903      	cbnz	r3, 800b27c <__sflush_r+0x78>
 800b27a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b27c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b27e:	602f      	str	r7, [r5, #0]
 800b280:	b1b9      	cbz	r1, 800b2b2 <__sflush_r+0xae>
 800b282:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b286:	4299      	cmp	r1, r3
 800b288:	d002      	beq.n	800b290 <__sflush_r+0x8c>
 800b28a:	4628      	mov	r0, r5
 800b28c:	f7fe fa34 	bl	80096f8 <_free_r>
 800b290:	2300      	movs	r3, #0
 800b292:	6363      	str	r3, [r4, #52]	@ 0x34
 800b294:	e00d      	b.n	800b2b2 <__sflush_r+0xae>
 800b296:	2301      	movs	r3, #1
 800b298:	4628      	mov	r0, r5
 800b29a:	47b0      	blx	r6
 800b29c:	4602      	mov	r2, r0
 800b29e:	1c50      	adds	r0, r2, #1
 800b2a0:	d1c9      	bne.n	800b236 <__sflush_r+0x32>
 800b2a2:	682b      	ldr	r3, [r5, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d0c6      	beq.n	800b236 <__sflush_r+0x32>
 800b2a8:	2b1d      	cmp	r3, #29
 800b2aa:	d001      	beq.n	800b2b0 <__sflush_r+0xac>
 800b2ac:	2b16      	cmp	r3, #22
 800b2ae:	d11e      	bne.n	800b2ee <__sflush_r+0xea>
 800b2b0:	602f      	str	r7, [r5, #0]
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	e022      	b.n	800b2fc <__sflush_r+0xf8>
 800b2b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2ba:	b21b      	sxth	r3, r3
 800b2bc:	e01b      	b.n	800b2f6 <__sflush_r+0xf2>
 800b2be:	690f      	ldr	r7, [r1, #16]
 800b2c0:	2f00      	cmp	r7, #0
 800b2c2:	d0f6      	beq.n	800b2b2 <__sflush_r+0xae>
 800b2c4:	0793      	lsls	r3, r2, #30
 800b2c6:	680e      	ldr	r6, [r1, #0]
 800b2c8:	bf08      	it	eq
 800b2ca:	694b      	ldreq	r3, [r1, #20]
 800b2cc:	600f      	str	r7, [r1, #0]
 800b2ce:	bf18      	it	ne
 800b2d0:	2300      	movne	r3, #0
 800b2d2:	eba6 0807 	sub.w	r8, r6, r7
 800b2d6:	608b      	str	r3, [r1, #8]
 800b2d8:	f1b8 0f00 	cmp.w	r8, #0
 800b2dc:	dde9      	ble.n	800b2b2 <__sflush_r+0xae>
 800b2de:	6a21      	ldr	r1, [r4, #32]
 800b2e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b2e2:	4643      	mov	r3, r8
 800b2e4:	463a      	mov	r2, r7
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	47b0      	blx	r6
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	dc08      	bgt.n	800b300 <__sflush_r+0xfc>
 800b2ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2f6:	81a3      	strh	r3, [r4, #12]
 800b2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b300:	4407      	add	r7, r0
 800b302:	eba8 0800 	sub.w	r8, r8, r0
 800b306:	e7e7      	b.n	800b2d8 <__sflush_r+0xd4>
 800b308:	20400001 	.word	0x20400001

0800b30c <_fflush_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	690b      	ldr	r3, [r1, #16]
 800b310:	4605      	mov	r5, r0
 800b312:	460c      	mov	r4, r1
 800b314:	b913      	cbnz	r3, 800b31c <_fflush_r+0x10>
 800b316:	2500      	movs	r5, #0
 800b318:	4628      	mov	r0, r5
 800b31a:	bd38      	pop	{r3, r4, r5, pc}
 800b31c:	b118      	cbz	r0, 800b326 <_fflush_r+0x1a>
 800b31e:	6a03      	ldr	r3, [r0, #32]
 800b320:	b90b      	cbnz	r3, 800b326 <_fflush_r+0x1a>
 800b322:	f7fd fa6d 	bl	8008800 <__sinit>
 800b326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d0f3      	beq.n	800b316 <_fflush_r+0xa>
 800b32e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b330:	07d0      	lsls	r0, r2, #31
 800b332:	d404      	bmi.n	800b33e <_fflush_r+0x32>
 800b334:	0599      	lsls	r1, r3, #22
 800b336:	d402      	bmi.n	800b33e <_fflush_r+0x32>
 800b338:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b33a:	f7fd fb7a 	bl	8008a32 <__retarget_lock_acquire_recursive>
 800b33e:	4628      	mov	r0, r5
 800b340:	4621      	mov	r1, r4
 800b342:	f7ff ff5f 	bl	800b204 <__sflush_r>
 800b346:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b348:	07da      	lsls	r2, r3, #31
 800b34a:	4605      	mov	r5, r0
 800b34c:	d4e4      	bmi.n	800b318 <_fflush_r+0xc>
 800b34e:	89a3      	ldrh	r3, [r4, #12]
 800b350:	059b      	lsls	r3, r3, #22
 800b352:	d4e1      	bmi.n	800b318 <_fflush_r+0xc>
 800b354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b356:	f7fd fb6d 	bl	8008a34 <__retarget_lock_release_recursive>
 800b35a:	e7dd      	b.n	800b318 <_fflush_r+0xc>

0800b35c <memmove>:
 800b35c:	4288      	cmp	r0, r1
 800b35e:	b510      	push	{r4, lr}
 800b360:	eb01 0402 	add.w	r4, r1, r2
 800b364:	d902      	bls.n	800b36c <memmove+0x10>
 800b366:	4284      	cmp	r4, r0
 800b368:	4623      	mov	r3, r4
 800b36a:	d807      	bhi.n	800b37c <memmove+0x20>
 800b36c:	1e43      	subs	r3, r0, #1
 800b36e:	42a1      	cmp	r1, r4
 800b370:	d008      	beq.n	800b384 <memmove+0x28>
 800b372:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b37a:	e7f8      	b.n	800b36e <memmove+0x12>
 800b37c:	4402      	add	r2, r0
 800b37e:	4601      	mov	r1, r0
 800b380:	428a      	cmp	r2, r1
 800b382:	d100      	bne.n	800b386 <memmove+0x2a>
 800b384:	bd10      	pop	{r4, pc}
 800b386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b38a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b38e:	e7f7      	b.n	800b380 <memmove+0x24>

0800b390 <strncmp>:
 800b390:	b510      	push	{r4, lr}
 800b392:	b16a      	cbz	r2, 800b3b0 <strncmp+0x20>
 800b394:	3901      	subs	r1, #1
 800b396:	1884      	adds	r4, r0, r2
 800b398:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b39c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d103      	bne.n	800b3ac <strncmp+0x1c>
 800b3a4:	42a0      	cmp	r0, r4
 800b3a6:	d001      	beq.n	800b3ac <strncmp+0x1c>
 800b3a8:	2a00      	cmp	r2, #0
 800b3aa:	d1f5      	bne.n	800b398 <strncmp+0x8>
 800b3ac:	1ad0      	subs	r0, r2, r3
 800b3ae:	bd10      	pop	{r4, pc}
 800b3b0:	4610      	mov	r0, r2
 800b3b2:	e7fc      	b.n	800b3ae <strncmp+0x1e>

0800b3b4 <_sbrk_r>:
 800b3b4:	b538      	push	{r3, r4, r5, lr}
 800b3b6:	4d06      	ldr	r5, [pc, #24]	@ (800b3d0 <_sbrk_r+0x1c>)
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	4608      	mov	r0, r1
 800b3be:	602b      	str	r3, [r5, #0]
 800b3c0:	f7f8 fab8 	bl	8003934 <_sbrk>
 800b3c4:	1c43      	adds	r3, r0, #1
 800b3c6:	d102      	bne.n	800b3ce <_sbrk_r+0x1a>
 800b3c8:	682b      	ldr	r3, [r5, #0]
 800b3ca:	b103      	cbz	r3, 800b3ce <_sbrk_r+0x1a>
 800b3cc:	6023      	str	r3, [r4, #0]
 800b3ce:	bd38      	pop	{r3, r4, r5, pc}
 800b3d0:	20000494 	.word	0x20000494

0800b3d4 <memcpy>:
 800b3d4:	440a      	add	r2, r1
 800b3d6:	4291      	cmp	r1, r2
 800b3d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3dc:	d100      	bne.n	800b3e0 <memcpy+0xc>
 800b3de:	4770      	bx	lr
 800b3e0:	b510      	push	{r4, lr}
 800b3e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3ea:	4291      	cmp	r1, r2
 800b3ec:	d1f9      	bne.n	800b3e2 <memcpy+0xe>
 800b3ee:	bd10      	pop	{r4, pc}

0800b3f0 <nan>:
 800b3f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b3f8 <nan+0x8>
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop
 800b3f8:	00000000 	.word	0x00000000
 800b3fc:	7ff80000 	.word	0x7ff80000

0800b400 <__assert_func>:
 800b400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b402:	4614      	mov	r4, r2
 800b404:	461a      	mov	r2, r3
 800b406:	4b09      	ldr	r3, [pc, #36]	@ (800b42c <__assert_func+0x2c>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	4605      	mov	r5, r0
 800b40c:	68d8      	ldr	r0, [r3, #12]
 800b40e:	b14c      	cbz	r4, 800b424 <__assert_func+0x24>
 800b410:	4b07      	ldr	r3, [pc, #28]	@ (800b430 <__assert_func+0x30>)
 800b412:	9100      	str	r1, [sp, #0]
 800b414:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b418:	4906      	ldr	r1, [pc, #24]	@ (800b434 <__assert_func+0x34>)
 800b41a:	462b      	mov	r3, r5
 800b41c:	f000 fba8 	bl	800bb70 <fiprintf>
 800b420:	f000 fbb8 	bl	800bb94 <abort>
 800b424:	4b04      	ldr	r3, [pc, #16]	@ (800b438 <__assert_func+0x38>)
 800b426:	461c      	mov	r4, r3
 800b428:	e7f3      	b.n	800b412 <__assert_func+0x12>
 800b42a:	bf00      	nop
 800b42c:	20000018 	.word	0x20000018
 800b430:	0800c77a 	.word	0x0800c77a
 800b434:	0800c787 	.word	0x0800c787
 800b438:	0800c7b5 	.word	0x0800c7b5

0800b43c <_calloc_r>:
 800b43c:	b570      	push	{r4, r5, r6, lr}
 800b43e:	fba1 5402 	umull	r5, r4, r1, r2
 800b442:	b934      	cbnz	r4, 800b452 <_calloc_r+0x16>
 800b444:	4629      	mov	r1, r5
 800b446:	f7fe f9cb 	bl	80097e0 <_malloc_r>
 800b44a:	4606      	mov	r6, r0
 800b44c:	b928      	cbnz	r0, 800b45a <_calloc_r+0x1e>
 800b44e:	4630      	mov	r0, r6
 800b450:	bd70      	pop	{r4, r5, r6, pc}
 800b452:	220c      	movs	r2, #12
 800b454:	6002      	str	r2, [r0, #0]
 800b456:	2600      	movs	r6, #0
 800b458:	e7f9      	b.n	800b44e <_calloc_r+0x12>
 800b45a:	462a      	mov	r2, r5
 800b45c:	4621      	mov	r1, r4
 800b45e:	f7fd fa6a 	bl	8008936 <memset>
 800b462:	e7f4      	b.n	800b44e <_calloc_r+0x12>

0800b464 <rshift>:
 800b464:	6903      	ldr	r3, [r0, #16]
 800b466:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b46a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b46e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b472:	f100 0414 	add.w	r4, r0, #20
 800b476:	dd45      	ble.n	800b504 <rshift+0xa0>
 800b478:	f011 011f 	ands.w	r1, r1, #31
 800b47c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b480:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b484:	d10c      	bne.n	800b4a0 <rshift+0x3c>
 800b486:	f100 0710 	add.w	r7, r0, #16
 800b48a:	4629      	mov	r1, r5
 800b48c:	42b1      	cmp	r1, r6
 800b48e:	d334      	bcc.n	800b4fa <rshift+0x96>
 800b490:	1a9b      	subs	r3, r3, r2
 800b492:	009b      	lsls	r3, r3, #2
 800b494:	1eea      	subs	r2, r5, #3
 800b496:	4296      	cmp	r6, r2
 800b498:	bf38      	it	cc
 800b49a:	2300      	movcc	r3, #0
 800b49c:	4423      	add	r3, r4
 800b49e:	e015      	b.n	800b4cc <rshift+0x68>
 800b4a0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b4a4:	f1c1 0820 	rsb	r8, r1, #32
 800b4a8:	40cf      	lsrs	r7, r1
 800b4aa:	f105 0e04 	add.w	lr, r5, #4
 800b4ae:	46a1      	mov	r9, r4
 800b4b0:	4576      	cmp	r6, lr
 800b4b2:	46f4      	mov	ip, lr
 800b4b4:	d815      	bhi.n	800b4e2 <rshift+0x7e>
 800b4b6:	1a9a      	subs	r2, r3, r2
 800b4b8:	0092      	lsls	r2, r2, #2
 800b4ba:	3a04      	subs	r2, #4
 800b4bc:	3501      	adds	r5, #1
 800b4be:	42ae      	cmp	r6, r5
 800b4c0:	bf38      	it	cc
 800b4c2:	2200      	movcc	r2, #0
 800b4c4:	18a3      	adds	r3, r4, r2
 800b4c6:	50a7      	str	r7, [r4, r2]
 800b4c8:	b107      	cbz	r7, 800b4cc <rshift+0x68>
 800b4ca:	3304      	adds	r3, #4
 800b4cc:	1b1a      	subs	r2, r3, r4
 800b4ce:	42a3      	cmp	r3, r4
 800b4d0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b4d4:	bf08      	it	eq
 800b4d6:	2300      	moveq	r3, #0
 800b4d8:	6102      	str	r2, [r0, #16]
 800b4da:	bf08      	it	eq
 800b4dc:	6143      	streq	r3, [r0, #20]
 800b4de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4e2:	f8dc c000 	ldr.w	ip, [ip]
 800b4e6:	fa0c fc08 	lsl.w	ip, ip, r8
 800b4ea:	ea4c 0707 	orr.w	r7, ip, r7
 800b4ee:	f849 7b04 	str.w	r7, [r9], #4
 800b4f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b4f6:	40cf      	lsrs	r7, r1
 800b4f8:	e7da      	b.n	800b4b0 <rshift+0x4c>
 800b4fa:	f851 cb04 	ldr.w	ip, [r1], #4
 800b4fe:	f847 cf04 	str.w	ip, [r7, #4]!
 800b502:	e7c3      	b.n	800b48c <rshift+0x28>
 800b504:	4623      	mov	r3, r4
 800b506:	e7e1      	b.n	800b4cc <rshift+0x68>

0800b508 <__hexdig_fun>:
 800b508:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b50c:	2b09      	cmp	r3, #9
 800b50e:	d802      	bhi.n	800b516 <__hexdig_fun+0xe>
 800b510:	3820      	subs	r0, #32
 800b512:	b2c0      	uxtb	r0, r0
 800b514:	4770      	bx	lr
 800b516:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b51a:	2b05      	cmp	r3, #5
 800b51c:	d801      	bhi.n	800b522 <__hexdig_fun+0x1a>
 800b51e:	3847      	subs	r0, #71	@ 0x47
 800b520:	e7f7      	b.n	800b512 <__hexdig_fun+0xa>
 800b522:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b526:	2b05      	cmp	r3, #5
 800b528:	d801      	bhi.n	800b52e <__hexdig_fun+0x26>
 800b52a:	3827      	subs	r0, #39	@ 0x27
 800b52c:	e7f1      	b.n	800b512 <__hexdig_fun+0xa>
 800b52e:	2000      	movs	r0, #0
 800b530:	4770      	bx	lr
	...

0800b534 <__gethex>:
 800b534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b538:	b085      	sub	sp, #20
 800b53a:	468a      	mov	sl, r1
 800b53c:	9302      	str	r3, [sp, #8]
 800b53e:	680b      	ldr	r3, [r1, #0]
 800b540:	9001      	str	r0, [sp, #4]
 800b542:	4690      	mov	r8, r2
 800b544:	1c9c      	adds	r4, r3, #2
 800b546:	46a1      	mov	r9, r4
 800b548:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b54c:	2830      	cmp	r0, #48	@ 0x30
 800b54e:	d0fa      	beq.n	800b546 <__gethex+0x12>
 800b550:	eba9 0303 	sub.w	r3, r9, r3
 800b554:	f1a3 0b02 	sub.w	fp, r3, #2
 800b558:	f7ff ffd6 	bl	800b508 <__hexdig_fun>
 800b55c:	4605      	mov	r5, r0
 800b55e:	2800      	cmp	r0, #0
 800b560:	d168      	bne.n	800b634 <__gethex+0x100>
 800b562:	49a0      	ldr	r1, [pc, #640]	@ (800b7e4 <__gethex+0x2b0>)
 800b564:	2201      	movs	r2, #1
 800b566:	4648      	mov	r0, r9
 800b568:	f7ff ff12 	bl	800b390 <strncmp>
 800b56c:	4607      	mov	r7, r0
 800b56e:	2800      	cmp	r0, #0
 800b570:	d167      	bne.n	800b642 <__gethex+0x10e>
 800b572:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b576:	4626      	mov	r6, r4
 800b578:	f7ff ffc6 	bl	800b508 <__hexdig_fun>
 800b57c:	2800      	cmp	r0, #0
 800b57e:	d062      	beq.n	800b646 <__gethex+0x112>
 800b580:	4623      	mov	r3, r4
 800b582:	7818      	ldrb	r0, [r3, #0]
 800b584:	2830      	cmp	r0, #48	@ 0x30
 800b586:	4699      	mov	r9, r3
 800b588:	f103 0301 	add.w	r3, r3, #1
 800b58c:	d0f9      	beq.n	800b582 <__gethex+0x4e>
 800b58e:	f7ff ffbb 	bl	800b508 <__hexdig_fun>
 800b592:	fab0 f580 	clz	r5, r0
 800b596:	096d      	lsrs	r5, r5, #5
 800b598:	f04f 0b01 	mov.w	fp, #1
 800b59c:	464a      	mov	r2, r9
 800b59e:	4616      	mov	r6, r2
 800b5a0:	3201      	adds	r2, #1
 800b5a2:	7830      	ldrb	r0, [r6, #0]
 800b5a4:	f7ff ffb0 	bl	800b508 <__hexdig_fun>
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d1f8      	bne.n	800b59e <__gethex+0x6a>
 800b5ac:	498d      	ldr	r1, [pc, #564]	@ (800b7e4 <__gethex+0x2b0>)
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	f7ff feed 	bl	800b390 <strncmp>
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	d13f      	bne.n	800b63a <__gethex+0x106>
 800b5ba:	b944      	cbnz	r4, 800b5ce <__gethex+0x9a>
 800b5bc:	1c74      	adds	r4, r6, #1
 800b5be:	4622      	mov	r2, r4
 800b5c0:	4616      	mov	r6, r2
 800b5c2:	3201      	adds	r2, #1
 800b5c4:	7830      	ldrb	r0, [r6, #0]
 800b5c6:	f7ff ff9f 	bl	800b508 <__hexdig_fun>
 800b5ca:	2800      	cmp	r0, #0
 800b5cc:	d1f8      	bne.n	800b5c0 <__gethex+0x8c>
 800b5ce:	1ba4      	subs	r4, r4, r6
 800b5d0:	00a7      	lsls	r7, r4, #2
 800b5d2:	7833      	ldrb	r3, [r6, #0]
 800b5d4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b5d8:	2b50      	cmp	r3, #80	@ 0x50
 800b5da:	d13e      	bne.n	800b65a <__gethex+0x126>
 800b5dc:	7873      	ldrb	r3, [r6, #1]
 800b5de:	2b2b      	cmp	r3, #43	@ 0x2b
 800b5e0:	d033      	beq.n	800b64a <__gethex+0x116>
 800b5e2:	2b2d      	cmp	r3, #45	@ 0x2d
 800b5e4:	d034      	beq.n	800b650 <__gethex+0x11c>
 800b5e6:	1c71      	adds	r1, r6, #1
 800b5e8:	2400      	movs	r4, #0
 800b5ea:	7808      	ldrb	r0, [r1, #0]
 800b5ec:	f7ff ff8c 	bl	800b508 <__hexdig_fun>
 800b5f0:	1e43      	subs	r3, r0, #1
 800b5f2:	b2db      	uxtb	r3, r3
 800b5f4:	2b18      	cmp	r3, #24
 800b5f6:	d830      	bhi.n	800b65a <__gethex+0x126>
 800b5f8:	f1a0 0210 	sub.w	r2, r0, #16
 800b5fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b600:	f7ff ff82 	bl	800b508 <__hexdig_fun>
 800b604:	f100 3cff 	add.w	ip, r0, #4294967295
 800b608:	fa5f fc8c 	uxtb.w	ip, ip
 800b60c:	f1bc 0f18 	cmp.w	ip, #24
 800b610:	f04f 030a 	mov.w	r3, #10
 800b614:	d91e      	bls.n	800b654 <__gethex+0x120>
 800b616:	b104      	cbz	r4, 800b61a <__gethex+0xe6>
 800b618:	4252      	negs	r2, r2
 800b61a:	4417      	add	r7, r2
 800b61c:	f8ca 1000 	str.w	r1, [sl]
 800b620:	b1ed      	cbz	r5, 800b65e <__gethex+0x12a>
 800b622:	f1bb 0f00 	cmp.w	fp, #0
 800b626:	bf0c      	ite	eq
 800b628:	2506      	moveq	r5, #6
 800b62a:	2500      	movne	r5, #0
 800b62c:	4628      	mov	r0, r5
 800b62e:	b005      	add	sp, #20
 800b630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b634:	2500      	movs	r5, #0
 800b636:	462c      	mov	r4, r5
 800b638:	e7b0      	b.n	800b59c <__gethex+0x68>
 800b63a:	2c00      	cmp	r4, #0
 800b63c:	d1c7      	bne.n	800b5ce <__gethex+0x9a>
 800b63e:	4627      	mov	r7, r4
 800b640:	e7c7      	b.n	800b5d2 <__gethex+0x9e>
 800b642:	464e      	mov	r6, r9
 800b644:	462f      	mov	r7, r5
 800b646:	2501      	movs	r5, #1
 800b648:	e7c3      	b.n	800b5d2 <__gethex+0x9e>
 800b64a:	2400      	movs	r4, #0
 800b64c:	1cb1      	adds	r1, r6, #2
 800b64e:	e7cc      	b.n	800b5ea <__gethex+0xb6>
 800b650:	2401      	movs	r4, #1
 800b652:	e7fb      	b.n	800b64c <__gethex+0x118>
 800b654:	fb03 0002 	mla	r0, r3, r2, r0
 800b658:	e7ce      	b.n	800b5f8 <__gethex+0xc4>
 800b65a:	4631      	mov	r1, r6
 800b65c:	e7de      	b.n	800b61c <__gethex+0xe8>
 800b65e:	eba6 0309 	sub.w	r3, r6, r9
 800b662:	3b01      	subs	r3, #1
 800b664:	4629      	mov	r1, r5
 800b666:	2b07      	cmp	r3, #7
 800b668:	dc0a      	bgt.n	800b680 <__gethex+0x14c>
 800b66a:	9801      	ldr	r0, [sp, #4]
 800b66c:	f7fe f944 	bl	80098f8 <_Balloc>
 800b670:	4604      	mov	r4, r0
 800b672:	b940      	cbnz	r0, 800b686 <__gethex+0x152>
 800b674:	4b5c      	ldr	r3, [pc, #368]	@ (800b7e8 <__gethex+0x2b4>)
 800b676:	4602      	mov	r2, r0
 800b678:	21e4      	movs	r1, #228	@ 0xe4
 800b67a:	485c      	ldr	r0, [pc, #368]	@ (800b7ec <__gethex+0x2b8>)
 800b67c:	f7ff fec0 	bl	800b400 <__assert_func>
 800b680:	3101      	adds	r1, #1
 800b682:	105b      	asrs	r3, r3, #1
 800b684:	e7ef      	b.n	800b666 <__gethex+0x132>
 800b686:	f100 0a14 	add.w	sl, r0, #20
 800b68a:	2300      	movs	r3, #0
 800b68c:	4655      	mov	r5, sl
 800b68e:	469b      	mov	fp, r3
 800b690:	45b1      	cmp	r9, r6
 800b692:	d337      	bcc.n	800b704 <__gethex+0x1d0>
 800b694:	f845 bb04 	str.w	fp, [r5], #4
 800b698:	eba5 050a 	sub.w	r5, r5, sl
 800b69c:	10ad      	asrs	r5, r5, #2
 800b69e:	6125      	str	r5, [r4, #16]
 800b6a0:	4658      	mov	r0, fp
 800b6a2:	f7fe fa1b 	bl	8009adc <__hi0bits>
 800b6a6:	016d      	lsls	r5, r5, #5
 800b6a8:	f8d8 6000 	ldr.w	r6, [r8]
 800b6ac:	1a2d      	subs	r5, r5, r0
 800b6ae:	42b5      	cmp	r5, r6
 800b6b0:	dd54      	ble.n	800b75c <__gethex+0x228>
 800b6b2:	1bad      	subs	r5, r5, r6
 800b6b4:	4629      	mov	r1, r5
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f7fe fda7 	bl	800a20a <__any_on>
 800b6bc:	4681      	mov	r9, r0
 800b6be:	b178      	cbz	r0, 800b6e0 <__gethex+0x1ac>
 800b6c0:	1e6b      	subs	r3, r5, #1
 800b6c2:	1159      	asrs	r1, r3, #5
 800b6c4:	f003 021f 	and.w	r2, r3, #31
 800b6c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b6cc:	f04f 0901 	mov.w	r9, #1
 800b6d0:	fa09 f202 	lsl.w	r2, r9, r2
 800b6d4:	420a      	tst	r2, r1
 800b6d6:	d003      	beq.n	800b6e0 <__gethex+0x1ac>
 800b6d8:	454b      	cmp	r3, r9
 800b6da:	dc36      	bgt.n	800b74a <__gethex+0x216>
 800b6dc:	f04f 0902 	mov.w	r9, #2
 800b6e0:	4629      	mov	r1, r5
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	f7ff febe 	bl	800b464 <rshift>
 800b6e8:	442f      	add	r7, r5
 800b6ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b6ee:	42bb      	cmp	r3, r7
 800b6f0:	da42      	bge.n	800b778 <__gethex+0x244>
 800b6f2:	9801      	ldr	r0, [sp, #4]
 800b6f4:	4621      	mov	r1, r4
 800b6f6:	f7fe f93f 	bl	8009978 <_Bfree>
 800b6fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	6013      	str	r3, [r2, #0]
 800b700:	25a3      	movs	r5, #163	@ 0xa3
 800b702:	e793      	b.n	800b62c <__gethex+0xf8>
 800b704:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b708:	2a2e      	cmp	r2, #46	@ 0x2e
 800b70a:	d012      	beq.n	800b732 <__gethex+0x1fe>
 800b70c:	2b20      	cmp	r3, #32
 800b70e:	d104      	bne.n	800b71a <__gethex+0x1e6>
 800b710:	f845 bb04 	str.w	fp, [r5], #4
 800b714:	f04f 0b00 	mov.w	fp, #0
 800b718:	465b      	mov	r3, fp
 800b71a:	7830      	ldrb	r0, [r6, #0]
 800b71c:	9303      	str	r3, [sp, #12]
 800b71e:	f7ff fef3 	bl	800b508 <__hexdig_fun>
 800b722:	9b03      	ldr	r3, [sp, #12]
 800b724:	f000 000f 	and.w	r0, r0, #15
 800b728:	4098      	lsls	r0, r3
 800b72a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b72e:	3304      	adds	r3, #4
 800b730:	e7ae      	b.n	800b690 <__gethex+0x15c>
 800b732:	45b1      	cmp	r9, r6
 800b734:	d8ea      	bhi.n	800b70c <__gethex+0x1d8>
 800b736:	492b      	ldr	r1, [pc, #172]	@ (800b7e4 <__gethex+0x2b0>)
 800b738:	9303      	str	r3, [sp, #12]
 800b73a:	2201      	movs	r2, #1
 800b73c:	4630      	mov	r0, r6
 800b73e:	f7ff fe27 	bl	800b390 <strncmp>
 800b742:	9b03      	ldr	r3, [sp, #12]
 800b744:	2800      	cmp	r0, #0
 800b746:	d1e1      	bne.n	800b70c <__gethex+0x1d8>
 800b748:	e7a2      	b.n	800b690 <__gethex+0x15c>
 800b74a:	1ea9      	subs	r1, r5, #2
 800b74c:	4620      	mov	r0, r4
 800b74e:	f7fe fd5c 	bl	800a20a <__any_on>
 800b752:	2800      	cmp	r0, #0
 800b754:	d0c2      	beq.n	800b6dc <__gethex+0x1a8>
 800b756:	f04f 0903 	mov.w	r9, #3
 800b75a:	e7c1      	b.n	800b6e0 <__gethex+0x1ac>
 800b75c:	da09      	bge.n	800b772 <__gethex+0x23e>
 800b75e:	1b75      	subs	r5, r6, r5
 800b760:	4621      	mov	r1, r4
 800b762:	9801      	ldr	r0, [sp, #4]
 800b764:	462a      	mov	r2, r5
 800b766:	f7fe fb17 	bl	8009d98 <__lshift>
 800b76a:	1b7f      	subs	r7, r7, r5
 800b76c:	4604      	mov	r4, r0
 800b76e:	f100 0a14 	add.w	sl, r0, #20
 800b772:	f04f 0900 	mov.w	r9, #0
 800b776:	e7b8      	b.n	800b6ea <__gethex+0x1b6>
 800b778:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b77c:	42bd      	cmp	r5, r7
 800b77e:	dd6f      	ble.n	800b860 <__gethex+0x32c>
 800b780:	1bed      	subs	r5, r5, r7
 800b782:	42ae      	cmp	r6, r5
 800b784:	dc34      	bgt.n	800b7f0 <__gethex+0x2bc>
 800b786:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b78a:	2b02      	cmp	r3, #2
 800b78c:	d022      	beq.n	800b7d4 <__gethex+0x2a0>
 800b78e:	2b03      	cmp	r3, #3
 800b790:	d024      	beq.n	800b7dc <__gethex+0x2a8>
 800b792:	2b01      	cmp	r3, #1
 800b794:	d115      	bne.n	800b7c2 <__gethex+0x28e>
 800b796:	42ae      	cmp	r6, r5
 800b798:	d113      	bne.n	800b7c2 <__gethex+0x28e>
 800b79a:	2e01      	cmp	r6, #1
 800b79c:	d10b      	bne.n	800b7b6 <__gethex+0x282>
 800b79e:	9a02      	ldr	r2, [sp, #8]
 800b7a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b7a4:	6013      	str	r3, [r2, #0]
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	6123      	str	r3, [r4, #16]
 800b7aa:	f8ca 3000 	str.w	r3, [sl]
 800b7ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7b0:	2562      	movs	r5, #98	@ 0x62
 800b7b2:	601c      	str	r4, [r3, #0]
 800b7b4:	e73a      	b.n	800b62c <__gethex+0xf8>
 800b7b6:	1e71      	subs	r1, r6, #1
 800b7b8:	4620      	mov	r0, r4
 800b7ba:	f7fe fd26 	bl	800a20a <__any_on>
 800b7be:	2800      	cmp	r0, #0
 800b7c0:	d1ed      	bne.n	800b79e <__gethex+0x26a>
 800b7c2:	9801      	ldr	r0, [sp, #4]
 800b7c4:	4621      	mov	r1, r4
 800b7c6:	f7fe f8d7 	bl	8009978 <_Bfree>
 800b7ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	6013      	str	r3, [r2, #0]
 800b7d0:	2550      	movs	r5, #80	@ 0x50
 800b7d2:	e72b      	b.n	800b62c <__gethex+0xf8>
 800b7d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d1f3      	bne.n	800b7c2 <__gethex+0x28e>
 800b7da:	e7e0      	b.n	800b79e <__gethex+0x26a>
 800b7dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d1dd      	bne.n	800b79e <__gethex+0x26a>
 800b7e2:	e7ee      	b.n	800b7c2 <__gethex+0x28e>
 800b7e4:	0800c75f 	.word	0x0800c75f
 800b7e8:	0800c6f5 	.word	0x0800c6f5
 800b7ec:	0800c7b6 	.word	0x0800c7b6
 800b7f0:	1e6f      	subs	r7, r5, #1
 800b7f2:	f1b9 0f00 	cmp.w	r9, #0
 800b7f6:	d130      	bne.n	800b85a <__gethex+0x326>
 800b7f8:	b127      	cbz	r7, 800b804 <__gethex+0x2d0>
 800b7fa:	4639      	mov	r1, r7
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	f7fe fd04 	bl	800a20a <__any_on>
 800b802:	4681      	mov	r9, r0
 800b804:	117a      	asrs	r2, r7, #5
 800b806:	2301      	movs	r3, #1
 800b808:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b80c:	f007 071f 	and.w	r7, r7, #31
 800b810:	40bb      	lsls	r3, r7
 800b812:	4213      	tst	r3, r2
 800b814:	4629      	mov	r1, r5
 800b816:	4620      	mov	r0, r4
 800b818:	bf18      	it	ne
 800b81a:	f049 0902 	orrne.w	r9, r9, #2
 800b81e:	f7ff fe21 	bl	800b464 <rshift>
 800b822:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b826:	1b76      	subs	r6, r6, r5
 800b828:	2502      	movs	r5, #2
 800b82a:	f1b9 0f00 	cmp.w	r9, #0
 800b82e:	d047      	beq.n	800b8c0 <__gethex+0x38c>
 800b830:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b834:	2b02      	cmp	r3, #2
 800b836:	d015      	beq.n	800b864 <__gethex+0x330>
 800b838:	2b03      	cmp	r3, #3
 800b83a:	d017      	beq.n	800b86c <__gethex+0x338>
 800b83c:	2b01      	cmp	r3, #1
 800b83e:	d109      	bne.n	800b854 <__gethex+0x320>
 800b840:	f019 0f02 	tst.w	r9, #2
 800b844:	d006      	beq.n	800b854 <__gethex+0x320>
 800b846:	f8da 3000 	ldr.w	r3, [sl]
 800b84a:	ea49 0903 	orr.w	r9, r9, r3
 800b84e:	f019 0f01 	tst.w	r9, #1
 800b852:	d10e      	bne.n	800b872 <__gethex+0x33e>
 800b854:	f045 0510 	orr.w	r5, r5, #16
 800b858:	e032      	b.n	800b8c0 <__gethex+0x38c>
 800b85a:	f04f 0901 	mov.w	r9, #1
 800b85e:	e7d1      	b.n	800b804 <__gethex+0x2d0>
 800b860:	2501      	movs	r5, #1
 800b862:	e7e2      	b.n	800b82a <__gethex+0x2f6>
 800b864:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b866:	f1c3 0301 	rsb	r3, r3, #1
 800b86a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b86c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d0f0      	beq.n	800b854 <__gethex+0x320>
 800b872:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b876:	f104 0314 	add.w	r3, r4, #20
 800b87a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b87e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b882:	f04f 0c00 	mov.w	ip, #0
 800b886:	4618      	mov	r0, r3
 800b888:	f853 2b04 	ldr.w	r2, [r3], #4
 800b88c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b890:	d01b      	beq.n	800b8ca <__gethex+0x396>
 800b892:	3201      	adds	r2, #1
 800b894:	6002      	str	r2, [r0, #0]
 800b896:	2d02      	cmp	r5, #2
 800b898:	f104 0314 	add.w	r3, r4, #20
 800b89c:	d13c      	bne.n	800b918 <__gethex+0x3e4>
 800b89e:	f8d8 2000 	ldr.w	r2, [r8]
 800b8a2:	3a01      	subs	r2, #1
 800b8a4:	42b2      	cmp	r2, r6
 800b8a6:	d109      	bne.n	800b8bc <__gethex+0x388>
 800b8a8:	1171      	asrs	r1, r6, #5
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b8b0:	f006 061f 	and.w	r6, r6, #31
 800b8b4:	fa02 f606 	lsl.w	r6, r2, r6
 800b8b8:	421e      	tst	r6, r3
 800b8ba:	d13a      	bne.n	800b932 <__gethex+0x3fe>
 800b8bc:	f045 0520 	orr.w	r5, r5, #32
 800b8c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8c2:	601c      	str	r4, [r3, #0]
 800b8c4:	9b02      	ldr	r3, [sp, #8]
 800b8c6:	601f      	str	r7, [r3, #0]
 800b8c8:	e6b0      	b.n	800b62c <__gethex+0xf8>
 800b8ca:	4299      	cmp	r1, r3
 800b8cc:	f843 cc04 	str.w	ip, [r3, #-4]
 800b8d0:	d8d9      	bhi.n	800b886 <__gethex+0x352>
 800b8d2:	68a3      	ldr	r3, [r4, #8]
 800b8d4:	459b      	cmp	fp, r3
 800b8d6:	db17      	blt.n	800b908 <__gethex+0x3d4>
 800b8d8:	6861      	ldr	r1, [r4, #4]
 800b8da:	9801      	ldr	r0, [sp, #4]
 800b8dc:	3101      	adds	r1, #1
 800b8de:	f7fe f80b 	bl	80098f8 <_Balloc>
 800b8e2:	4681      	mov	r9, r0
 800b8e4:	b918      	cbnz	r0, 800b8ee <__gethex+0x3ba>
 800b8e6:	4b1a      	ldr	r3, [pc, #104]	@ (800b950 <__gethex+0x41c>)
 800b8e8:	4602      	mov	r2, r0
 800b8ea:	2184      	movs	r1, #132	@ 0x84
 800b8ec:	e6c5      	b.n	800b67a <__gethex+0x146>
 800b8ee:	6922      	ldr	r2, [r4, #16]
 800b8f0:	3202      	adds	r2, #2
 800b8f2:	f104 010c 	add.w	r1, r4, #12
 800b8f6:	0092      	lsls	r2, r2, #2
 800b8f8:	300c      	adds	r0, #12
 800b8fa:	f7ff fd6b 	bl	800b3d4 <memcpy>
 800b8fe:	4621      	mov	r1, r4
 800b900:	9801      	ldr	r0, [sp, #4]
 800b902:	f7fe f839 	bl	8009978 <_Bfree>
 800b906:	464c      	mov	r4, r9
 800b908:	6923      	ldr	r3, [r4, #16]
 800b90a:	1c5a      	adds	r2, r3, #1
 800b90c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b910:	6122      	str	r2, [r4, #16]
 800b912:	2201      	movs	r2, #1
 800b914:	615a      	str	r2, [r3, #20]
 800b916:	e7be      	b.n	800b896 <__gethex+0x362>
 800b918:	6922      	ldr	r2, [r4, #16]
 800b91a:	455a      	cmp	r2, fp
 800b91c:	dd0b      	ble.n	800b936 <__gethex+0x402>
 800b91e:	2101      	movs	r1, #1
 800b920:	4620      	mov	r0, r4
 800b922:	f7ff fd9f 	bl	800b464 <rshift>
 800b926:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b92a:	3701      	adds	r7, #1
 800b92c:	42bb      	cmp	r3, r7
 800b92e:	f6ff aee0 	blt.w	800b6f2 <__gethex+0x1be>
 800b932:	2501      	movs	r5, #1
 800b934:	e7c2      	b.n	800b8bc <__gethex+0x388>
 800b936:	f016 061f 	ands.w	r6, r6, #31
 800b93a:	d0fa      	beq.n	800b932 <__gethex+0x3fe>
 800b93c:	4453      	add	r3, sl
 800b93e:	f1c6 0620 	rsb	r6, r6, #32
 800b942:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b946:	f7fe f8c9 	bl	8009adc <__hi0bits>
 800b94a:	42b0      	cmp	r0, r6
 800b94c:	dbe7      	blt.n	800b91e <__gethex+0x3ea>
 800b94e:	e7f0      	b.n	800b932 <__gethex+0x3fe>
 800b950:	0800c6f5 	.word	0x0800c6f5

0800b954 <L_shift>:
 800b954:	f1c2 0208 	rsb	r2, r2, #8
 800b958:	0092      	lsls	r2, r2, #2
 800b95a:	b570      	push	{r4, r5, r6, lr}
 800b95c:	f1c2 0620 	rsb	r6, r2, #32
 800b960:	6843      	ldr	r3, [r0, #4]
 800b962:	6804      	ldr	r4, [r0, #0]
 800b964:	fa03 f506 	lsl.w	r5, r3, r6
 800b968:	432c      	orrs	r4, r5
 800b96a:	40d3      	lsrs	r3, r2
 800b96c:	6004      	str	r4, [r0, #0]
 800b96e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b972:	4288      	cmp	r0, r1
 800b974:	d3f4      	bcc.n	800b960 <L_shift+0xc>
 800b976:	bd70      	pop	{r4, r5, r6, pc}

0800b978 <__match>:
 800b978:	b530      	push	{r4, r5, lr}
 800b97a:	6803      	ldr	r3, [r0, #0]
 800b97c:	3301      	adds	r3, #1
 800b97e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b982:	b914      	cbnz	r4, 800b98a <__match+0x12>
 800b984:	6003      	str	r3, [r0, #0]
 800b986:	2001      	movs	r0, #1
 800b988:	bd30      	pop	{r4, r5, pc}
 800b98a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b98e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b992:	2d19      	cmp	r5, #25
 800b994:	bf98      	it	ls
 800b996:	3220      	addls	r2, #32
 800b998:	42a2      	cmp	r2, r4
 800b99a:	d0f0      	beq.n	800b97e <__match+0x6>
 800b99c:	2000      	movs	r0, #0
 800b99e:	e7f3      	b.n	800b988 <__match+0x10>

0800b9a0 <__hexnan>:
 800b9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a4:	680b      	ldr	r3, [r1, #0]
 800b9a6:	6801      	ldr	r1, [r0, #0]
 800b9a8:	115e      	asrs	r6, r3, #5
 800b9aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b9ae:	f013 031f 	ands.w	r3, r3, #31
 800b9b2:	b087      	sub	sp, #28
 800b9b4:	bf18      	it	ne
 800b9b6:	3604      	addne	r6, #4
 800b9b8:	2500      	movs	r5, #0
 800b9ba:	1f37      	subs	r7, r6, #4
 800b9bc:	4682      	mov	sl, r0
 800b9be:	4690      	mov	r8, r2
 800b9c0:	9301      	str	r3, [sp, #4]
 800b9c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800b9c6:	46b9      	mov	r9, r7
 800b9c8:	463c      	mov	r4, r7
 800b9ca:	9502      	str	r5, [sp, #8]
 800b9cc:	46ab      	mov	fp, r5
 800b9ce:	784a      	ldrb	r2, [r1, #1]
 800b9d0:	1c4b      	adds	r3, r1, #1
 800b9d2:	9303      	str	r3, [sp, #12]
 800b9d4:	b342      	cbz	r2, 800ba28 <__hexnan+0x88>
 800b9d6:	4610      	mov	r0, r2
 800b9d8:	9105      	str	r1, [sp, #20]
 800b9da:	9204      	str	r2, [sp, #16]
 800b9dc:	f7ff fd94 	bl	800b508 <__hexdig_fun>
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	d151      	bne.n	800ba88 <__hexnan+0xe8>
 800b9e4:	9a04      	ldr	r2, [sp, #16]
 800b9e6:	9905      	ldr	r1, [sp, #20]
 800b9e8:	2a20      	cmp	r2, #32
 800b9ea:	d818      	bhi.n	800ba1e <__hexnan+0x7e>
 800b9ec:	9b02      	ldr	r3, [sp, #8]
 800b9ee:	459b      	cmp	fp, r3
 800b9f0:	dd13      	ble.n	800ba1a <__hexnan+0x7a>
 800b9f2:	454c      	cmp	r4, r9
 800b9f4:	d206      	bcs.n	800ba04 <__hexnan+0x64>
 800b9f6:	2d07      	cmp	r5, #7
 800b9f8:	dc04      	bgt.n	800ba04 <__hexnan+0x64>
 800b9fa:	462a      	mov	r2, r5
 800b9fc:	4649      	mov	r1, r9
 800b9fe:	4620      	mov	r0, r4
 800ba00:	f7ff ffa8 	bl	800b954 <L_shift>
 800ba04:	4544      	cmp	r4, r8
 800ba06:	d952      	bls.n	800baae <__hexnan+0x10e>
 800ba08:	2300      	movs	r3, #0
 800ba0a:	f1a4 0904 	sub.w	r9, r4, #4
 800ba0e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba12:	f8cd b008 	str.w	fp, [sp, #8]
 800ba16:	464c      	mov	r4, r9
 800ba18:	461d      	mov	r5, r3
 800ba1a:	9903      	ldr	r1, [sp, #12]
 800ba1c:	e7d7      	b.n	800b9ce <__hexnan+0x2e>
 800ba1e:	2a29      	cmp	r2, #41	@ 0x29
 800ba20:	d157      	bne.n	800bad2 <__hexnan+0x132>
 800ba22:	3102      	adds	r1, #2
 800ba24:	f8ca 1000 	str.w	r1, [sl]
 800ba28:	f1bb 0f00 	cmp.w	fp, #0
 800ba2c:	d051      	beq.n	800bad2 <__hexnan+0x132>
 800ba2e:	454c      	cmp	r4, r9
 800ba30:	d206      	bcs.n	800ba40 <__hexnan+0xa0>
 800ba32:	2d07      	cmp	r5, #7
 800ba34:	dc04      	bgt.n	800ba40 <__hexnan+0xa0>
 800ba36:	462a      	mov	r2, r5
 800ba38:	4649      	mov	r1, r9
 800ba3a:	4620      	mov	r0, r4
 800ba3c:	f7ff ff8a 	bl	800b954 <L_shift>
 800ba40:	4544      	cmp	r4, r8
 800ba42:	d936      	bls.n	800bab2 <__hexnan+0x112>
 800ba44:	f1a8 0204 	sub.w	r2, r8, #4
 800ba48:	4623      	mov	r3, r4
 800ba4a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ba4e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ba52:	429f      	cmp	r7, r3
 800ba54:	d2f9      	bcs.n	800ba4a <__hexnan+0xaa>
 800ba56:	1b3b      	subs	r3, r7, r4
 800ba58:	f023 0303 	bic.w	r3, r3, #3
 800ba5c:	3304      	adds	r3, #4
 800ba5e:	3401      	adds	r4, #1
 800ba60:	3e03      	subs	r6, #3
 800ba62:	42b4      	cmp	r4, r6
 800ba64:	bf88      	it	hi
 800ba66:	2304      	movhi	r3, #4
 800ba68:	4443      	add	r3, r8
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	f843 2b04 	str.w	r2, [r3], #4
 800ba70:	429f      	cmp	r7, r3
 800ba72:	d2fb      	bcs.n	800ba6c <__hexnan+0xcc>
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	b91b      	cbnz	r3, 800ba80 <__hexnan+0xe0>
 800ba78:	4547      	cmp	r7, r8
 800ba7a:	d128      	bne.n	800bace <__hexnan+0x12e>
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	603b      	str	r3, [r7, #0]
 800ba80:	2005      	movs	r0, #5
 800ba82:	b007      	add	sp, #28
 800ba84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba88:	3501      	adds	r5, #1
 800ba8a:	2d08      	cmp	r5, #8
 800ba8c:	f10b 0b01 	add.w	fp, fp, #1
 800ba90:	dd06      	ble.n	800baa0 <__hexnan+0x100>
 800ba92:	4544      	cmp	r4, r8
 800ba94:	d9c1      	bls.n	800ba1a <__hexnan+0x7a>
 800ba96:	2300      	movs	r3, #0
 800ba98:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba9c:	2501      	movs	r5, #1
 800ba9e:	3c04      	subs	r4, #4
 800baa0:	6822      	ldr	r2, [r4, #0]
 800baa2:	f000 000f 	and.w	r0, r0, #15
 800baa6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800baaa:	6020      	str	r0, [r4, #0]
 800baac:	e7b5      	b.n	800ba1a <__hexnan+0x7a>
 800baae:	2508      	movs	r5, #8
 800bab0:	e7b3      	b.n	800ba1a <__hexnan+0x7a>
 800bab2:	9b01      	ldr	r3, [sp, #4]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d0dd      	beq.n	800ba74 <__hexnan+0xd4>
 800bab8:	f1c3 0320 	rsb	r3, r3, #32
 800babc:	f04f 32ff 	mov.w	r2, #4294967295
 800bac0:	40da      	lsrs	r2, r3
 800bac2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bac6:	4013      	ands	r3, r2
 800bac8:	f846 3c04 	str.w	r3, [r6, #-4]
 800bacc:	e7d2      	b.n	800ba74 <__hexnan+0xd4>
 800bace:	3f04      	subs	r7, #4
 800bad0:	e7d0      	b.n	800ba74 <__hexnan+0xd4>
 800bad2:	2004      	movs	r0, #4
 800bad4:	e7d5      	b.n	800ba82 <__hexnan+0xe2>

0800bad6 <__ascii_mbtowc>:
 800bad6:	b082      	sub	sp, #8
 800bad8:	b901      	cbnz	r1, 800badc <__ascii_mbtowc+0x6>
 800bada:	a901      	add	r1, sp, #4
 800badc:	b142      	cbz	r2, 800baf0 <__ascii_mbtowc+0x1a>
 800bade:	b14b      	cbz	r3, 800baf4 <__ascii_mbtowc+0x1e>
 800bae0:	7813      	ldrb	r3, [r2, #0]
 800bae2:	600b      	str	r3, [r1, #0]
 800bae4:	7812      	ldrb	r2, [r2, #0]
 800bae6:	1e10      	subs	r0, r2, #0
 800bae8:	bf18      	it	ne
 800baea:	2001      	movne	r0, #1
 800baec:	b002      	add	sp, #8
 800baee:	4770      	bx	lr
 800baf0:	4610      	mov	r0, r2
 800baf2:	e7fb      	b.n	800baec <__ascii_mbtowc+0x16>
 800baf4:	f06f 0001 	mvn.w	r0, #1
 800baf8:	e7f8      	b.n	800baec <__ascii_mbtowc+0x16>

0800bafa <_realloc_r>:
 800bafa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bafe:	4607      	mov	r7, r0
 800bb00:	4614      	mov	r4, r2
 800bb02:	460d      	mov	r5, r1
 800bb04:	b921      	cbnz	r1, 800bb10 <_realloc_r+0x16>
 800bb06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb0a:	4611      	mov	r1, r2
 800bb0c:	f7fd be68 	b.w	80097e0 <_malloc_r>
 800bb10:	b92a      	cbnz	r2, 800bb1e <_realloc_r+0x24>
 800bb12:	f7fd fdf1 	bl	80096f8 <_free_r>
 800bb16:	4625      	mov	r5, r4
 800bb18:	4628      	mov	r0, r5
 800bb1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb1e:	f000 f840 	bl	800bba2 <_malloc_usable_size_r>
 800bb22:	4284      	cmp	r4, r0
 800bb24:	4606      	mov	r6, r0
 800bb26:	d802      	bhi.n	800bb2e <_realloc_r+0x34>
 800bb28:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb2c:	d8f4      	bhi.n	800bb18 <_realloc_r+0x1e>
 800bb2e:	4621      	mov	r1, r4
 800bb30:	4638      	mov	r0, r7
 800bb32:	f7fd fe55 	bl	80097e0 <_malloc_r>
 800bb36:	4680      	mov	r8, r0
 800bb38:	b908      	cbnz	r0, 800bb3e <_realloc_r+0x44>
 800bb3a:	4645      	mov	r5, r8
 800bb3c:	e7ec      	b.n	800bb18 <_realloc_r+0x1e>
 800bb3e:	42b4      	cmp	r4, r6
 800bb40:	4622      	mov	r2, r4
 800bb42:	4629      	mov	r1, r5
 800bb44:	bf28      	it	cs
 800bb46:	4632      	movcs	r2, r6
 800bb48:	f7ff fc44 	bl	800b3d4 <memcpy>
 800bb4c:	4629      	mov	r1, r5
 800bb4e:	4638      	mov	r0, r7
 800bb50:	f7fd fdd2 	bl	80096f8 <_free_r>
 800bb54:	e7f1      	b.n	800bb3a <_realloc_r+0x40>

0800bb56 <__ascii_wctomb>:
 800bb56:	4603      	mov	r3, r0
 800bb58:	4608      	mov	r0, r1
 800bb5a:	b141      	cbz	r1, 800bb6e <__ascii_wctomb+0x18>
 800bb5c:	2aff      	cmp	r2, #255	@ 0xff
 800bb5e:	d904      	bls.n	800bb6a <__ascii_wctomb+0x14>
 800bb60:	228a      	movs	r2, #138	@ 0x8a
 800bb62:	601a      	str	r2, [r3, #0]
 800bb64:	f04f 30ff 	mov.w	r0, #4294967295
 800bb68:	4770      	bx	lr
 800bb6a:	700a      	strb	r2, [r1, #0]
 800bb6c:	2001      	movs	r0, #1
 800bb6e:	4770      	bx	lr

0800bb70 <fiprintf>:
 800bb70:	b40e      	push	{r1, r2, r3}
 800bb72:	b503      	push	{r0, r1, lr}
 800bb74:	4601      	mov	r1, r0
 800bb76:	ab03      	add	r3, sp, #12
 800bb78:	4805      	ldr	r0, [pc, #20]	@ (800bb90 <fiprintf+0x20>)
 800bb7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb7e:	6800      	ldr	r0, [r0, #0]
 800bb80:	9301      	str	r3, [sp, #4]
 800bb82:	f000 f83f 	bl	800bc04 <_vfiprintf_r>
 800bb86:	b002      	add	sp, #8
 800bb88:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb8c:	b003      	add	sp, #12
 800bb8e:	4770      	bx	lr
 800bb90:	20000018 	.word	0x20000018

0800bb94 <abort>:
 800bb94:	b508      	push	{r3, lr}
 800bb96:	2006      	movs	r0, #6
 800bb98:	f000 fa08 	bl	800bfac <raise>
 800bb9c:	2001      	movs	r0, #1
 800bb9e:	f7f7 fe51 	bl	8003844 <_exit>

0800bba2 <_malloc_usable_size_r>:
 800bba2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bba6:	1f18      	subs	r0, r3, #4
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	bfbc      	itt	lt
 800bbac:	580b      	ldrlt	r3, [r1, r0]
 800bbae:	18c0      	addlt	r0, r0, r3
 800bbb0:	4770      	bx	lr

0800bbb2 <__sfputc_r>:
 800bbb2:	6893      	ldr	r3, [r2, #8]
 800bbb4:	3b01      	subs	r3, #1
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	b410      	push	{r4}
 800bbba:	6093      	str	r3, [r2, #8]
 800bbbc:	da08      	bge.n	800bbd0 <__sfputc_r+0x1e>
 800bbbe:	6994      	ldr	r4, [r2, #24]
 800bbc0:	42a3      	cmp	r3, r4
 800bbc2:	db01      	blt.n	800bbc8 <__sfputc_r+0x16>
 800bbc4:	290a      	cmp	r1, #10
 800bbc6:	d103      	bne.n	800bbd0 <__sfputc_r+0x1e>
 800bbc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbcc:	f000 b932 	b.w	800be34 <__swbuf_r>
 800bbd0:	6813      	ldr	r3, [r2, #0]
 800bbd2:	1c58      	adds	r0, r3, #1
 800bbd4:	6010      	str	r0, [r2, #0]
 800bbd6:	7019      	strb	r1, [r3, #0]
 800bbd8:	4608      	mov	r0, r1
 800bbda:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbde:	4770      	bx	lr

0800bbe0 <__sfputs_r>:
 800bbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	460f      	mov	r7, r1
 800bbe6:	4614      	mov	r4, r2
 800bbe8:	18d5      	adds	r5, r2, r3
 800bbea:	42ac      	cmp	r4, r5
 800bbec:	d101      	bne.n	800bbf2 <__sfputs_r+0x12>
 800bbee:	2000      	movs	r0, #0
 800bbf0:	e007      	b.n	800bc02 <__sfputs_r+0x22>
 800bbf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbf6:	463a      	mov	r2, r7
 800bbf8:	4630      	mov	r0, r6
 800bbfa:	f7ff ffda 	bl	800bbb2 <__sfputc_r>
 800bbfe:	1c43      	adds	r3, r0, #1
 800bc00:	d1f3      	bne.n	800bbea <__sfputs_r+0xa>
 800bc02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bc04 <_vfiprintf_r>:
 800bc04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc08:	460d      	mov	r5, r1
 800bc0a:	b09d      	sub	sp, #116	@ 0x74
 800bc0c:	4614      	mov	r4, r2
 800bc0e:	4698      	mov	r8, r3
 800bc10:	4606      	mov	r6, r0
 800bc12:	b118      	cbz	r0, 800bc1c <_vfiprintf_r+0x18>
 800bc14:	6a03      	ldr	r3, [r0, #32]
 800bc16:	b90b      	cbnz	r3, 800bc1c <_vfiprintf_r+0x18>
 800bc18:	f7fc fdf2 	bl	8008800 <__sinit>
 800bc1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc1e:	07d9      	lsls	r1, r3, #31
 800bc20:	d405      	bmi.n	800bc2e <_vfiprintf_r+0x2a>
 800bc22:	89ab      	ldrh	r3, [r5, #12]
 800bc24:	059a      	lsls	r2, r3, #22
 800bc26:	d402      	bmi.n	800bc2e <_vfiprintf_r+0x2a>
 800bc28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc2a:	f7fc ff02 	bl	8008a32 <__retarget_lock_acquire_recursive>
 800bc2e:	89ab      	ldrh	r3, [r5, #12]
 800bc30:	071b      	lsls	r3, r3, #28
 800bc32:	d501      	bpl.n	800bc38 <_vfiprintf_r+0x34>
 800bc34:	692b      	ldr	r3, [r5, #16]
 800bc36:	b99b      	cbnz	r3, 800bc60 <_vfiprintf_r+0x5c>
 800bc38:	4629      	mov	r1, r5
 800bc3a:	4630      	mov	r0, r6
 800bc3c:	f000 f938 	bl	800beb0 <__swsetup_r>
 800bc40:	b170      	cbz	r0, 800bc60 <_vfiprintf_r+0x5c>
 800bc42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc44:	07dc      	lsls	r4, r3, #31
 800bc46:	d504      	bpl.n	800bc52 <_vfiprintf_r+0x4e>
 800bc48:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4c:	b01d      	add	sp, #116	@ 0x74
 800bc4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc52:	89ab      	ldrh	r3, [r5, #12]
 800bc54:	0598      	lsls	r0, r3, #22
 800bc56:	d4f7      	bmi.n	800bc48 <_vfiprintf_r+0x44>
 800bc58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc5a:	f7fc feeb 	bl	8008a34 <__retarget_lock_release_recursive>
 800bc5e:	e7f3      	b.n	800bc48 <_vfiprintf_r+0x44>
 800bc60:	2300      	movs	r3, #0
 800bc62:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc64:	2320      	movs	r3, #32
 800bc66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc6e:	2330      	movs	r3, #48	@ 0x30
 800bc70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800be20 <_vfiprintf_r+0x21c>
 800bc74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc78:	f04f 0901 	mov.w	r9, #1
 800bc7c:	4623      	mov	r3, r4
 800bc7e:	469a      	mov	sl, r3
 800bc80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc84:	b10a      	cbz	r2, 800bc8a <_vfiprintf_r+0x86>
 800bc86:	2a25      	cmp	r2, #37	@ 0x25
 800bc88:	d1f9      	bne.n	800bc7e <_vfiprintf_r+0x7a>
 800bc8a:	ebba 0b04 	subs.w	fp, sl, r4
 800bc8e:	d00b      	beq.n	800bca8 <_vfiprintf_r+0xa4>
 800bc90:	465b      	mov	r3, fp
 800bc92:	4622      	mov	r2, r4
 800bc94:	4629      	mov	r1, r5
 800bc96:	4630      	mov	r0, r6
 800bc98:	f7ff ffa2 	bl	800bbe0 <__sfputs_r>
 800bc9c:	3001      	adds	r0, #1
 800bc9e:	f000 80a7 	beq.w	800bdf0 <_vfiprintf_r+0x1ec>
 800bca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bca4:	445a      	add	r2, fp
 800bca6:	9209      	str	r2, [sp, #36]	@ 0x24
 800bca8:	f89a 3000 	ldrb.w	r3, [sl]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f000 809f 	beq.w	800bdf0 <_vfiprintf_r+0x1ec>
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcbc:	f10a 0a01 	add.w	sl, sl, #1
 800bcc0:	9304      	str	r3, [sp, #16]
 800bcc2:	9307      	str	r3, [sp, #28]
 800bcc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcc8:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcca:	4654      	mov	r4, sl
 800bccc:	2205      	movs	r2, #5
 800bcce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcd2:	4853      	ldr	r0, [pc, #332]	@ (800be20 <_vfiprintf_r+0x21c>)
 800bcd4:	f7f4 fa7c 	bl	80001d0 <memchr>
 800bcd8:	9a04      	ldr	r2, [sp, #16]
 800bcda:	b9d8      	cbnz	r0, 800bd14 <_vfiprintf_r+0x110>
 800bcdc:	06d1      	lsls	r1, r2, #27
 800bcde:	bf44      	itt	mi
 800bce0:	2320      	movmi	r3, #32
 800bce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bce6:	0713      	lsls	r3, r2, #28
 800bce8:	bf44      	itt	mi
 800bcea:	232b      	movmi	r3, #43	@ 0x2b
 800bcec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcf0:	f89a 3000 	ldrb.w	r3, [sl]
 800bcf4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcf6:	d015      	beq.n	800bd24 <_vfiprintf_r+0x120>
 800bcf8:	9a07      	ldr	r2, [sp, #28]
 800bcfa:	4654      	mov	r4, sl
 800bcfc:	2000      	movs	r0, #0
 800bcfe:	f04f 0c0a 	mov.w	ip, #10
 800bd02:	4621      	mov	r1, r4
 800bd04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd08:	3b30      	subs	r3, #48	@ 0x30
 800bd0a:	2b09      	cmp	r3, #9
 800bd0c:	d94b      	bls.n	800bda6 <_vfiprintf_r+0x1a2>
 800bd0e:	b1b0      	cbz	r0, 800bd3e <_vfiprintf_r+0x13a>
 800bd10:	9207      	str	r2, [sp, #28]
 800bd12:	e014      	b.n	800bd3e <_vfiprintf_r+0x13a>
 800bd14:	eba0 0308 	sub.w	r3, r0, r8
 800bd18:	fa09 f303 	lsl.w	r3, r9, r3
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	9304      	str	r3, [sp, #16]
 800bd20:	46a2      	mov	sl, r4
 800bd22:	e7d2      	b.n	800bcca <_vfiprintf_r+0xc6>
 800bd24:	9b03      	ldr	r3, [sp, #12]
 800bd26:	1d19      	adds	r1, r3, #4
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	9103      	str	r1, [sp, #12]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	bfbb      	ittet	lt
 800bd30:	425b      	neglt	r3, r3
 800bd32:	f042 0202 	orrlt.w	r2, r2, #2
 800bd36:	9307      	strge	r3, [sp, #28]
 800bd38:	9307      	strlt	r3, [sp, #28]
 800bd3a:	bfb8      	it	lt
 800bd3c:	9204      	strlt	r2, [sp, #16]
 800bd3e:	7823      	ldrb	r3, [r4, #0]
 800bd40:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd42:	d10a      	bne.n	800bd5a <_vfiprintf_r+0x156>
 800bd44:	7863      	ldrb	r3, [r4, #1]
 800bd46:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd48:	d132      	bne.n	800bdb0 <_vfiprintf_r+0x1ac>
 800bd4a:	9b03      	ldr	r3, [sp, #12]
 800bd4c:	1d1a      	adds	r2, r3, #4
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	9203      	str	r2, [sp, #12]
 800bd52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd56:	3402      	adds	r4, #2
 800bd58:	9305      	str	r3, [sp, #20]
 800bd5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800be30 <_vfiprintf_r+0x22c>
 800bd5e:	7821      	ldrb	r1, [r4, #0]
 800bd60:	2203      	movs	r2, #3
 800bd62:	4650      	mov	r0, sl
 800bd64:	f7f4 fa34 	bl	80001d0 <memchr>
 800bd68:	b138      	cbz	r0, 800bd7a <_vfiprintf_r+0x176>
 800bd6a:	9b04      	ldr	r3, [sp, #16]
 800bd6c:	eba0 000a 	sub.w	r0, r0, sl
 800bd70:	2240      	movs	r2, #64	@ 0x40
 800bd72:	4082      	lsls	r2, r0
 800bd74:	4313      	orrs	r3, r2
 800bd76:	3401      	adds	r4, #1
 800bd78:	9304      	str	r3, [sp, #16]
 800bd7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd7e:	4829      	ldr	r0, [pc, #164]	@ (800be24 <_vfiprintf_r+0x220>)
 800bd80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd84:	2206      	movs	r2, #6
 800bd86:	f7f4 fa23 	bl	80001d0 <memchr>
 800bd8a:	2800      	cmp	r0, #0
 800bd8c:	d03f      	beq.n	800be0e <_vfiprintf_r+0x20a>
 800bd8e:	4b26      	ldr	r3, [pc, #152]	@ (800be28 <_vfiprintf_r+0x224>)
 800bd90:	bb1b      	cbnz	r3, 800bdda <_vfiprintf_r+0x1d6>
 800bd92:	9b03      	ldr	r3, [sp, #12]
 800bd94:	3307      	adds	r3, #7
 800bd96:	f023 0307 	bic.w	r3, r3, #7
 800bd9a:	3308      	adds	r3, #8
 800bd9c:	9303      	str	r3, [sp, #12]
 800bd9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bda0:	443b      	add	r3, r7
 800bda2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bda4:	e76a      	b.n	800bc7c <_vfiprintf_r+0x78>
 800bda6:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdaa:	460c      	mov	r4, r1
 800bdac:	2001      	movs	r0, #1
 800bdae:	e7a8      	b.n	800bd02 <_vfiprintf_r+0xfe>
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	3401      	adds	r4, #1
 800bdb4:	9305      	str	r3, [sp, #20]
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	f04f 0c0a 	mov.w	ip, #10
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdc2:	3a30      	subs	r2, #48	@ 0x30
 800bdc4:	2a09      	cmp	r2, #9
 800bdc6:	d903      	bls.n	800bdd0 <_vfiprintf_r+0x1cc>
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d0c6      	beq.n	800bd5a <_vfiprintf_r+0x156>
 800bdcc:	9105      	str	r1, [sp, #20]
 800bdce:	e7c4      	b.n	800bd5a <_vfiprintf_r+0x156>
 800bdd0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdd4:	4604      	mov	r4, r0
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	e7f0      	b.n	800bdbc <_vfiprintf_r+0x1b8>
 800bdda:	ab03      	add	r3, sp, #12
 800bddc:	9300      	str	r3, [sp, #0]
 800bdde:	462a      	mov	r2, r5
 800bde0:	4b12      	ldr	r3, [pc, #72]	@ (800be2c <_vfiprintf_r+0x228>)
 800bde2:	a904      	add	r1, sp, #16
 800bde4:	4630      	mov	r0, r6
 800bde6:	f7fb febb 	bl	8007b60 <_printf_float>
 800bdea:	4607      	mov	r7, r0
 800bdec:	1c78      	adds	r0, r7, #1
 800bdee:	d1d6      	bne.n	800bd9e <_vfiprintf_r+0x19a>
 800bdf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdf2:	07d9      	lsls	r1, r3, #31
 800bdf4:	d405      	bmi.n	800be02 <_vfiprintf_r+0x1fe>
 800bdf6:	89ab      	ldrh	r3, [r5, #12]
 800bdf8:	059a      	lsls	r2, r3, #22
 800bdfa:	d402      	bmi.n	800be02 <_vfiprintf_r+0x1fe>
 800bdfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdfe:	f7fc fe19 	bl	8008a34 <__retarget_lock_release_recursive>
 800be02:	89ab      	ldrh	r3, [r5, #12]
 800be04:	065b      	lsls	r3, r3, #25
 800be06:	f53f af1f 	bmi.w	800bc48 <_vfiprintf_r+0x44>
 800be0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be0c:	e71e      	b.n	800bc4c <_vfiprintf_r+0x48>
 800be0e:	ab03      	add	r3, sp, #12
 800be10:	9300      	str	r3, [sp, #0]
 800be12:	462a      	mov	r2, r5
 800be14:	4b05      	ldr	r3, [pc, #20]	@ (800be2c <_vfiprintf_r+0x228>)
 800be16:	a904      	add	r1, sp, #16
 800be18:	4630      	mov	r0, r6
 800be1a:	f7fc f939 	bl	8008090 <_printf_i>
 800be1e:	e7e4      	b.n	800bdea <_vfiprintf_r+0x1e6>
 800be20:	0800c761 	.word	0x0800c761
 800be24:	0800c76b 	.word	0x0800c76b
 800be28:	08007b61 	.word	0x08007b61
 800be2c:	0800bbe1 	.word	0x0800bbe1
 800be30:	0800c767 	.word	0x0800c767

0800be34 <__swbuf_r>:
 800be34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be36:	460e      	mov	r6, r1
 800be38:	4614      	mov	r4, r2
 800be3a:	4605      	mov	r5, r0
 800be3c:	b118      	cbz	r0, 800be46 <__swbuf_r+0x12>
 800be3e:	6a03      	ldr	r3, [r0, #32]
 800be40:	b90b      	cbnz	r3, 800be46 <__swbuf_r+0x12>
 800be42:	f7fc fcdd 	bl	8008800 <__sinit>
 800be46:	69a3      	ldr	r3, [r4, #24]
 800be48:	60a3      	str	r3, [r4, #8]
 800be4a:	89a3      	ldrh	r3, [r4, #12]
 800be4c:	071a      	lsls	r2, r3, #28
 800be4e:	d501      	bpl.n	800be54 <__swbuf_r+0x20>
 800be50:	6923      	ldr	r3, [r4, #16]
 800be52:	b943      	cbnz	r3, 800be66 <__swbuf_r+0x32>
 800be54:	4621      	mov	r1, r4
 800be56:	4628      	mov	r0, r5
 800be58:	f000 f82a 	bl	800beb0 <__swsetup_r>
 800be5c:	b118      	cbz	r0, 800be66 <__swbuf_r+0x32>
 800be5e:	f04f 37ff 	mov.w	r7, #4294967295
 800be62:	4638      	mov	r0, r7
 800be64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be66:	6823      	ldr	r3, [r4, #0]
 800be68:	6922      	ldr	r2, [r4, #16]
 800be6a:	1a98      	subs	r0, r3, r2
 800be6c:	6963      	ldr	r3, [r4, #20]
 800be6e:	b2f6      	uxtb	r6, r6
 800be70:	4283      	cmp	r3, r0
 800be72:	4637      	mov	r7, r6
 800be74:	dc05      	bgt.n	800be82 <__swbuf_r+0x4e>
 800be76:	4621      	mov	r1, r4
 800be78:	4628      	mov	r0, r5
 800be7a:	f7ff fa47 	bl	800b30c <_fflush_r>
 800be7e:	2800      	cmp	r0, #0
 800be80:	d1ed      	bne.n	800be5e <__swbuf_r+0x2a>
 800be82:	68a3      	ldr	r3, [r4, #8]
 800be84:	3b01      	subs	r3, #1
 800be86:	60a3      	str	r3, [r4, #8]
 800be88:	6823      	ldr	r3, [r4, #0]
 800be8a:	1c5a      	adds	r2, r3, #1
 800be8c:	6022      	str	r2, [r4, #0]
 800be8e:	701e      	strb	r6, [r3, #0]
 800be90:	6962      	ldr	r2, [r4, #20]
 800be92:	1c43      	adds	r3, r0, #1
 800be94:	429a      	cmp	r2, r3
 800be96:	d004      	beq.n	800bea2 <__swbuf_r+0x6e>
 800be98:	89a3      	ldrh	r3, [r4, #12]
 800be9a:	07db      	lsls	r3, r3, #31
 800be9c:	d5e1      	bpl.n	800be62 <__swbuf_r+0x2e>
 800be9e:	2e0a      	cmp	r6, #10
 800bea0:	d1df      	bne.n	800be62 <__swbuf_r+0x2e>
 800bea2:	4621      	mov	r1, r4
 800bea4:	4628      	mov	r0, r5
 800bea6:	f7ff fa31 	bl	800b30c <_fflush_r>
 800beaa:	2800      	cmp	r0, #0
 800beac:	d0d9      	beq.n	800be62 <__swbuf_r+0x2e>
 800beae:	e7d6      	b.n	800be5e <__swbuf_r+0x2a>

0800beb0 <__swsetup_r>:
 800beb0:	b538      	push	{r3, r4, r5, lr}
 800beb2:	4b29      	ldr	r3, [pc, #164]	@ (800bf58 <__swsetup_r+0xa8>)
 800beb4:	4605      	mov	r5, r0
 800beb6:	6818      	ldr	r0, [r3, #0]
 800beb8:	460c      	mov	r4, r1
 800beba:	b118      	cbz	r0, 800bec4 <__swsetup_r+0x14>
 800bebc:	6a03      	ldr	r3, [r0, #32]
 800bebe:	b90b      	cbnz	r3, 800bec4 <__swsetup_r+0x14>
 800bec0:	f7fc fc9e 	bl	8008800 <__sinit>
 800bec4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bec8:	0719      	lsls	r1, r3, #28
 800beca:	d422      	bmi.n	800bf12 <__swsetup_r+0x62>
 800becc:	06da      	lsls	r2, r3, #27
 800bece:	d407      	bmi.n	800bee0 <__swsetup_r+0x30>
 800bed0:	2209      	movs	r2, #9
 800bed2:	602a      	str	r2, [r5, #0]
 800bed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bed8:	81a3      	strh	r3, [r4, #12]
 800beda:	f04f 30ff 	mov.w	r0, #4294967295
 800bede:	e033      	b.n	800bf48 <__swsetup_r+0x98>
 800bee0:	0758      	lsls	r0, r3, #29
 800bee2:	d512      	bpl.n	800bf0a <__swsetup_r+0x5a>
 800bee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bee6:	b141      	cbz	r1, 800befa <__swsetup_r+0x4a>
 800bee8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800beec:	4299      	cmp	r1, r3
 800beee:	d002      	beq.n	800bef6 <__swsetup_r+0x46>
 800bef0:	4628      	mov	r0, r5
 800bef2:	f7fd fc01 	bl	80096f8 <_free_r>
 800bef6:	2300      	movs	r3, #0
 800bef8:	6363      	str	r3, [r4, #52]	@ 0x34
 800befa:	89a3      	ldrh	r3, [r4, #12]
 800befc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bf00:	81a3      	strh	r3, [r4, #12]
 800bf02:	2300      	movs	r3, #0
 800bf04:	6063      	str	r3, [r4, #4]
 800bf06:	6923      	ldr	r3, [r4, #16]
 800bf08:	6023      	str	r3, [r4, #0]
 800bf0a:	89a3      	ldrh	r3, [r4, #12]
 800bf0c:	f043 0308 	orr.w	r3, r3, #8
 800bf10:	81a3      	strh	r3, [r4, #12]
 800bf12:	6923      	ldr	r3, [r4, #16]
 800bf14:	b94b      	cbnz	r3, 800bf2a <__swsetup_r+0x7a>
 800bf16:	89a3      	ldrh	r3, [r4, #12]
 800bf18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bf1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf20:	d003      	beq.n	800bf2a <__swsetup_r+0x7a>
 800bf22:	4621      	mov	r1, r4
 800bf24:	4628      	mov	r0, r5
 800bf26:	f000 f883 	bl	800c030 <__smakebuf_r>
 800bf2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf2e:	f013 0201 	ands.w	r2, r3, #1
 800bf32:	d00a      	beq.n	800bf4a <__swsetup_r+0x9a>
 800bf34:	2200      	movs	r2, #0
 800bf36:	60a2      	str	r2, [r4, #8]
 800bf38:	6962      	ldr	r2, [r4, #20]
 800bf3a:	4252      	negs	r2, r2
 800bf3c:	61a2      	str	r2, [r4, #24]
 800bf3e:	6922      	ldr	r2, [r4, #16]
 800bf40:	b942      	cbnz	r2, 800bf54 <__swsetup_r+0xa4>
 800bf42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bf46:	d1c5      	bne.n	800bed4 <__swsetup_r+0x24>
 800bf48:	bd38      	pop	{r3, r4, r5, pc}
 800bf4a:	0799      	lsls	r1, r3, #30
 800bf4c:	bf58      	it	pl
 800bf4e:	6962      	ldrpl	r2, [r4, #20]
 800bf50:	60a2      	str	r2, [r4, #8]
 800bf52:	e7f4      	b.n	800bf3e <__swsetup_r+0x8e>
 800bf54:	2000      	movs	r0, #0
 800bf56:	e7f7      	b.n	800bf48 <__swsetup_r+0x98>
 800bf58:	20000018 	.word	0x20000018

0800bf5c <_raise_r>:
 800bf5c:	291f      	cmp	r1, #31
 800bf5e:	b538      	push	{r3, r4, r5, lr}
 800bf60:	4605      	mov	r5, r0
 800bf62:	460c      	mov	r4, r1
 800bf64:	d904      	bls.n	800bf70 <_raise_r+0x14>
 800bf66:	2316      	movs	r3, #22
 800bf68:	6003      	str	r3, [r0, #0]
 800bf6a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf6e:	bd38      	pop	{r3, r4, r5, pc}
 800bf70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bf72:	b112      	cbz	r2, 800bf7a <_raise_r+0x1e>
 800bf74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf78:	b94b      	cbnz	r3, 800bf8e <_raise_r+0x32>
 800bf7a:	4628      	mov	r0, r5
 800bf7c:	f000 f830 	bl	800bfe0 <_getpid_r>
 800bf80:	4622      	mov	r2, r4
 800bf82:	4601      	mov	r1, r0
 800bf84:	4628      	mov	r0, r5
 800bf86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf8a:	f000 b817 	b.w	800bfbc <_kill_r>
 800bf8e:	2b01      	cmp	r3, #1
 800bf90:	d00a      	beq.n	800bfa8 <_raise_r+0x4c>
 800bf92:	1c59      	adds	r1, r3, #1
 800bf94:	d103      	bne.n	800bf9e <_raise_r+0x42>
 800bf96:	2316      	movs	r3, #22
 800bf98:	6003      	str	r3, [r0, #0]
 800bf9a:	2001      	movs	r0, #1
 800bf9c:	e7e7      	b.n	800bf6e <_raise_r+0x12>
 800bf9e:	2100      	movs	r1, #0
 800bfa0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	4798      	blx	r3
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	e7e0      	b.n	800bf6e <_raise_r+0x12>

0800bfac <raise>:
 800bfac:	4b02      	ldr	r3, [pc, #8]	@ (800bfb8 <raise+0xc>)
 800bfae:	4601      	mov	r1, r0
 800bfb0:	6818      	ldr	r0, [r3, #0]
 800bfb2:	f7ff bfd3 	b.w	800bf5c <_raise_r>
 800bfb6:	bf00      	nop
 800bfb8:	20000018 	.word	0x20000018

0800bfbc <_kill_r>:
 800bfbc:	b538      	push	{r3, r4, r5, lr}
 800bfbe:	4d07      	ldr	r5, [pc, #28]	@ (800bfdc <_kill_r+0x20>)
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	4608      	mov	r0, r1
 800bfc6:	4611      	mov	r1, r2
 800bfc8:	602b      	str	r3, [r5, #0]
 800bfca:	f7f7 fc2b 	bl	8003824 <_kill>
 800bfce:	1c43      	adds	r3, r0, #1
 800bfd0:	d102      	bne.n	800bfd8 <_kill_r+0x1c>
 800bfd2:	682b      	ldr	r3, [r5, #0]
 800bfd4:	b103      	cbz	r3, 800bfd8 <_kill_r+0x1c>
 800bfd6:	6023      	str	r3, [r4, #0]
 800bfd8:	bd38      	pop	{r3, r4, r5, pc}
 800bfda:	bf00      	nop
 800bfdc:	20000494 	.word	0x20000494

0800bfe0 <_getpid_r>:
 800bfe0:	f7f7 bc18 	b.w	8003814 <_getpid>

0800bfe4 <__swhatbuf_r>:
 800bfe4:	b570      	push	{r4, r5, r6, lr}
 800bfe6:	460c      	mov	r4, r1
 800bfe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfec:	2900      	cmp	r1, #0
 800bfee:	b096      	sub	sp, #88	@ 0x58
 800bff0:	4615      	mov	r5, r2
 800bff2:	461e      	mov	r6, r3
 800bff4:	da0d      	bge.n	800c012 <__swhatbuf_r+0x2e>
 800bff6:	89a3      	ldrh	r3, [r4, #12]
 800bff8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bffc:	f04f 0100 	mov.w	r1, #0
 800c000:	bf14      	ite	ne
 800c002:	2340      	movne	r3, #64	@ 0x40
 800c004:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c008:	2000      	movs	r0, #0
 800c00a:	6031      	str	r1, [r6, #0]
 800c00c:	602b      	str	r3, [r5, #0]
 800c00e:	b016      	add	sp, #88	@ 0x58
 800c010:	bd70      	pop	{r4, r5, r6, pc}
 800c012:	466a      	mov	r2, sp
 800c014:	f000 f848 	bl	800c0a8 <_fstat_r>
 800c018:	2800      	cmp	r0, #0
 800c01a:	dbec      	blt.n	800bff6 <__swhatbuf_r+0x12>
 800c01c:	9901      	ldr	r1, [sp, #4]
 800c01e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c022:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c026:	4259      	negs	r1, r3
 800c028:	4159      	adcs	r1, r3
 800c02a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c02e:	e7eb      	b.n	800c008 <__swhatbuf_r+0x24>

0800c030 <__smakebuf_r>:
 800c030:	898b      	ldrh	r3, [r1, #12]
 800c032:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c034:	079d      	lsls	r5, r3, #30
 800c036:	4606      	mov	r6, r0
 800c038:	460c      	mov	r4, r1
 800c03a:	d507      	bpl.n	800c04c <__smakebuf_r+0x1c>
 800c03c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c040:	6023      	str	r3, [r4, #0]
 800c042:	6123      	str	r3, [r4, #16]
 800c044:	2301      	movs	r3, #1
 800c046:	6163      	str	r3, [r4, #20]
 800c048:	b003      	add	sp, #12
 800c04a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c04c:	ab01      	add	r3, sp, #4
 800c04e:	466a      	mov	r2, sp
 800c050:	f7ff ffc8 	bl	800bfe4 <__swhatbuf_r>
 800c054:	9f00      	ldr	r7, [sp, #0]
 800c056:	4605      	mov	r5, r0
 800c058:	4639      	mov	r1, r7
 800c05a:	4630      	mov	r0, r6
 800c05c:	f7fd fbc0 	bl	80097e0 <_malloc_r>
 800c060:	b948      	cbnz	r0, 800c076 <__smakebuf_r+0x46>
 800c062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c066:	059a      	lsls	r2, r3, #22
 800c068:	d4ee      	bmi.n	800c048 <__smakebuf_r+0x18>
 800c06a:	f023 0303 	bic.w	r3, r3, #3
 800c06e:	f043 0302 	orr.w	r3, r3, #2
 800c072:	81a3      	strh	r3, [r4, #12]
 800c074:	e7e2      	b.n	800c03c <__smakebuf_r+0xc>
 800c076:	89a3      	ldrh	r3, [r4, #12]
 800c078:	6020      	str	r0, [r4, #0]
 800c07a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c07e:	81a3      	strh	r3, [r4, #12]
 800c080:	9b01      	ldr	r3, [sp, #4]
 800c082:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c086:	b15b      	cbz	r3, 800c0a0 <__smakebuf_r+0x70>
 800c088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c08c:	4630      	mov	r0, r6
 800c08e:	f000 f81d 	bl	800c0cc <_isatty_r>
 800c092:	b128      	cbz	r0, 800c0a0 <__smakebuf_r+0x70>
 800c094:	89a3      	ldrh	r3, [r4, #12]
 800c096:	f023 0303 	bic.w	r3, r3, #3
 800c09a:	f043 0301 	orr.w	r3, r3, #1
 800c09e:	81a3      	strh	r3, [r4, #12]
 800c0a0:	89a3      	ldrh	r3, [r4, #12]
 800c0a2:	431d      	orrs	r5, r3
 800c0a4:	81a5      	strh	r5, [r4, #12]
 800c0a6:	e7cf      	b.n	800c048 <__smakebuf_r+0x18>

0800c0a8 <_fstat_r>:
 800c0a8:	b538      	push	{r3, r4, r5, lr}
 800c0aa:	4d07      	ldr	r5, [pc, #28]	@ (800c0c8 <_fstat_r+0x20>)
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	4608      	mov	r0, r1
 800c0b2:	4611      	mov	r1, r2
 800c0b4:	602b      	str	r3, [r5, #0]
 800c0b6:	f7f7 fc15 	bl	80038e4 <_fstat>
 800c0ba:	1c43      	adds	r3, r0, #1
 800c0bc:	d102      	bne.n	800c0c4 <_fstat_r+0x1c>
 800c0be:	682b      	ldr	r3, [r5, #0]
 800c0c0:	b103      	cbz	r3, 800c0c4 <_fstat_r+0x1c>
 800c0c2:	6023      	str	r3, [r4, #0]
 800c0c4:	bd38      	pop	{r3, r4, r5, pc}
 800c0c6:	bf00      	nop
 800c0c8:	20000494 	.word	0x20000494

0800c0cc <_isatty_r>:
 800c0cc:	b538      	push	{r3, r4, r5, lr}
 800c0ce:	4d06      	ldr	r5, [pc, #24]	@ (800c0e8 <_isatty_r+0x1c>)
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	4604      	mov	r4, r0
 800c0d4:	4608      	mov	r0, r1
 800c0d6:	602b      	str	r3, [r5, #0]
 800c0d8:	f7f7 fc14 	bl	8003904 <_isatty>
 800c0dc:	1c43      	adds	r3, r0, #1
 800c0de:	d102      	bne.n	800c0e6 <_isatty_r+0x1a>
 800c0e0:	682b      	ldr	r3, [r5, #0]
 800c0e2:	b103      	cbz	r3, 800c0e6 <_isatty_r+0x1a>
 800c0e4:	6023      	str	r3, [r4, #0]
 800c0e6:	bd38      	pop	{r3, r4, r5, pc}
 800c0e8:	20000494 	.word	0x20000494

0800c0ec <fmax>:
 800c0ec:	b508      	push	{r3, lr}
 800c0ee:	ed2d 8b04 	vpush	{d8-d9}
 800c0f2:	eeb0 8a40 	vmov.f32	s16, s0
 800c0f6:	eef0 8a60 	vmov.f32	s17, s1
 800c0fa:	eeb0 9a41 	vmov.f32	s18, s2
 800c0fe:	eef0 9a61 	vmov.f32	s19, s3
 800c102:	f000 f81d 	bl	800c140 <__fpclassifyd>
 800c106:	b950      	cbnz	r0, 800c11e <fmax+0x32>
 800c108:	eeb0 8a49 	vmov.f32	s16, s18
 800c10c:	eef0 8a69 	vmov.f32	s17, s19
 800c110:	eeb0 0a48 	vmov.f32	s0, s16
 800c114:	eef0 0a68 	vmov.f32	s1, s17
 800c118:	ecbd 8b04 	vpop	{d8-d9}
 800c11c:	bd08      	pop	{r3, pc}
 800c11e:	eeb0 0a49 	vmov.f32	s0, s18
 800c122:	eef0 0a69 	vmov.f32	s1, s19
 800c126:	f000 f80b 	bl	800c140 <__fpclassifyd>
 800c12a:	2800      	cmp	r0, #0
 800c12c:	d0f0      	beq.n	800c110 <fmax+0x24>
 800c12e:	ec53 2b19 	vmov	r2, r3, d9
 800c132:	ec51 0b18 	vmov	r0, r1, d8
 800c136:	f7f4 fcef 	bl	8000b18 <__aeabi_dcmpgt>
 800c13a:	2800      	cmp	r0, #0
 800c13c:	d0e4      	beq.n	800c108 <fmax+0x1c>
 800c13e:	e7e7      	b.n	800c110 <fmax+0x24>

0800c140 <__fpclassifyd>:
 800c140:	ec51 0b10 	vmov	r0, r1, d0
 800c144:	460b      	mov	r3, r1
 800c146:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 800c14a:	b510      	push	{r4, lr}
 800c14c:	d104      	bne.n	800c158 <__fpclassifyd+0x18>
 800c14e:	2800      	cmp	r0, #0
 800c150:	bf0c      	ite	eq
 800c152:	2002      	moveq	r0, #2
 800c154:	2003      	movne	r0, #3
 800c156:	bd10      	pop	{r4, pc}
 800c158:	4a09      	ldr	r2, [pc, #36]	@ (800c180 <__fpclassifyd+0x40>)
 800c15a:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 800c15e:	4294      	cmp	r4, r2
 800c160:	d908      	bls.n	800c174 <__fpclassifyd+0x34>
 800c162:	4a08      	ldr	r2, [pc, #32]	@ (800c184 <__fpclassifyd+0x44>)
 800c164:	4213      	tst	r3, r2
 800c166:	d007      	beq.n	800c178 <__fpclassifyd+0x38>
 800c168:	4291      	cmp	r1, r2
 800c16a:	d107      	bne.n	800c17c <__fpclassifyd+0x3c>
 800c16c:	fab0 f080 	clz	r0, r0
 800c170:	0940      	lsrs	r0, r0, #5
 800c172:	e7f0      	b.n	800c156 <__fpclassifyd+0x16>
 800c174:	2004      	movs	r0, #4
 800c176:	e7ee      	b.n	800c156 <__fpclassifyd+0x16>
 800c178:	2003      	movs	r0, #3
 800c17a:	e7ec      	b.n	800c156 <__fpclassifyd+0x16>
 800c17c:	2000      	movs	r0, #0
 800c17e:	e7ea      	b.n	800c156 <__fpclassifyd+0x16>
 800c180:	7fdfffff 	.word	0x7fdfffff
 800c184:	7ff00000 	.word	0x7ff00000

0800c188 <ceil>:
 800c188:	ec51 0b10 	vmov	r0, r1, d0
 800c18c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c194:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c198:	2e13      	cmp	r6, #19
 800c19a:	460c      	mov	r4, r1
 800c19c:	4605      	mov	r5, r0
 800c19e:	4680      	mov	r8, r0
 800c1a0:	dc2e      	bgt.n	800c200 <ceil+0x78>
 800c1a2:	2e00      	cmp	r6, #0
 800c1a4:	da11      	bge.n	800c1ca <ceil+0x42>
 800c1a6:	a332      	add	r3, pc, #200	@ (adr r3, 800c270 <ceil+0xe8>)
 800c1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ac:	f7f4 f86e 	bl	800028c <__adddf3>
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	f7f4 fcb0 	bl	8000b18 <__aeabi_dcmpgt>
 800c1b8:	b120      	cbz	r0, 800c1c4 <ceil+0x3c>
 800c1ba:	2c00      	cmp	r4, #0
 800c1bc:	db4f      	blt.n	800c25e <ceil+0xd6>
 800c1be:	4325      	orrs	r5, r4
 800c1c0:	d151      	bne.n	800c266 <ceil+0xde>
 800c1c2:	462c      	mov	r4, r5
 800c1c4:	4621      	mov	r1, r4
 800c1c6:	4628      	mov	r0, r5
 800c1c8:	e023      	b.n	800c212 <ceil+0x8a>
 800c1ca:	4f2b      	ldr	r7, [pc, #172]	@ (800c278 <ceil+0xf0>)
 800c1cc:	4137      	asrs	r7, r6
 800c1ce:	ea01 0307 	and.w	r3, r1, r7
 800c1d2:	4303      	orrs	r3, r0
 800c1d4:	d01d      	beq.n	800c212 <ceil+0x8a>
 800c1d6:	a326      	add	r3, pc, #152	@ (adr r3, 800c270 <ceil+0xe8>)
 800c1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1dc:	f7f4 f856 	bl	800028c <__adddf3>
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	f7f4 fc98 	bl	8000b18 <__aeabi_dcmpgt>
 800c1e8:	2800      	cmp	r0, #0
 800c1ea:	d0eb      	beq.n	800c1c4 <ceil+0x3c>
 800c1ec:	2c00      	cmp	r4, #0
 800c1ee:	bfc2      	ittt	gt
 800c1f0:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 800c1f4:	4133      	asrgt	r3, r6
 800c1f6:	18e4      	addgt	r4, r4, r3
 800c1f8:	ea24 0407 	bic.w	r4, r4, r7
 800c1fc:	2500      	movs	r5, #0
 800c1fe:	e7e1      	b.n	800c1c4 <ceil+0x3c>
 800c200:	2e33      	cmp	r6, #51	@ 0x33
 800c202:	dd0a      	ble.n	800c21a <ceil+0x92>
 800c204:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c208:	d103      	bne.n	800c212 <ceil+0x8a>
 800c20a:	4602      	mov	r2, r0
 800c20c:	460b      	mov	r3, r1
 800c20e:	f7f4 f83d 	bl	800028c <__adddf3>
 800c212:	ec41 0b10 	vmov	d0, r0, r1
 800c216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c21a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c21e:	f04f 37ff 	mov.w	r7, #4294967295
 800c222:	40df      	lsrs	r7, r3
 800c224:	4238      	tst	r0, r7
 800c226:	d0f4      	beq.n	800c212 <ceil+0x8a>
 800c228:	a311      	add	r3, pc, #68	@ (adr r3, 800c270 <ceil+0xe8>)
 800c22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22e:	f7f4 f82d 	bl	800028c <__adddf3>
 800c232:	2200      	movs	r2, #0
 800c234:	2300      	movs	r3, #0
 800c236:	f7f4 fc6f 	bl	8000b18 <__aeabi_dcmpgt>
 800c23a:	2800      	cmp	r0, #0
 800c23c:	d0c2      	beq.n	800c1c4 <ceil+0x3c>
 800c23e:	2c00      	cmp	r4, #0
 800c240:	dd0a      	ble.n	800c258 <ceil+0xd0>
 800c242:	2e14      	cmp	r6, #20
 800c244:	d101      	bne.n	800c24a <ceil+0xc2>
 800c246:	3401      	adds	r4, #1
 800c248:	e006      	b.n	800c258 <ceil+0xd0>
 800c24a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c24e:	2301      	movs	r3, #1
 800c250:	40b3      	lsls	r3, r6
 800c252:	441d      	add	r5, r3
 800c254:	45a8      	cmp	r8, r5
 800c256:	d8f6      	bhi.n	800c246 <ceil+0xbe>
 800c258:	ea25 0507 	bic.w	r5, r5, r7
 800c25c:	e7b2      	b.n	800c1c4 <ceil+0x3c>
 800c25e:	2500      	movs	r5, #0
 800c260:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800c264:	e7ae      	b.n	800c1c4 <ceil+0x3c>
 800c266:	4c05      	ldr	r4, [pc, #20]	@ (800c27c <ceil+0xf4>)
 800c268:	2500      	movs	r5, #0
 800c26a:	e7ab      	b.n	800c1c4 <ceil+0x3c>
 800c26c:	f3af 8000 	nop.w
 800c270:	8800759c 	.word	0x8800759c
 800c274:	7e37e43c 	.word	0x7e37e43c
 800c278:	000fffff 	.word	0x000fffff
 800c27c:	3ff00000 	.word	0x3ff00000

0800c280 <_init>:
 800c280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c282:	bf00      	nop
 800c284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c286:	bc08      	pop	{r3}
 800c288:	469e      	mov	lr, r3
 800c28a:	4770      	bx	lr

0800c28c <_fini>:
 800c28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c28e:	bf00      	nop
 800c290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c292:	bc08      	pop	{r3}
 800c294:	469e      	mov	lr, r3
 800c296:	4770      	bx	lr
