|dram_test
CLOCK_50 => ram:G1.clock
CLOCK_50 => lcd_display2:G2.clock
SW[0] => lcd_display2:G2.reset
SW[1] => ram:G1.address[0]
SW[2] => ram:G1.address[1]
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
LCD_DATA[0] << lcd_display2:G2.lcd_data[0]
LCD_DATA[1] << lcd_display2:G2.lcd_data[1]
LCD_DATA[2] << lcd_display2:G2.lcd_data[2]
LCD_DATA[3] << lcd_display2:G2.lcd_data[3]
LCD_DATA[4] << lcd_display2:G2.lcd_data[4]
LCD_DATA[5] << lcd_display2:G2.lcd_data[5]
LCD_DATA[6] << lcd_display2:G2.lcd_data[6]
LCD_DATA[7] << lcd_display2:G2.lcd_data[7]
LCD_EN << lcd_display2:G2.lcd_enable
LCD_RW << lcd_display2:G2.lcd_rw
LCD_RS << lcd_display2:G2.lcd_rs
LCD_BLON << lcd_display2:G2.lcd_blon
LCD_ON << lcd_display2:G2.lcd_on


|dram_test|ram:G1
clock => ram_memory~10.CLK
clock => ram_memory~0.CLK
clock => ram_memory~1.CLK
clock => ram_memory~2.CLK
clock => ram_memory~3.CLK
clock => ram_memory~4.CLK
clock => ram_memory~5.CLK
clock => ram_memory~6.CLK
clock => ram_memory~7.CLK
clock => ram_memory~8.CLK
clock => ram_memory~9.CLK
clock => ram_memory.CLK0
address[0] => ram_memory~1.DATAIN
address[0] => ram_memory.WADDR
address[0] => ram_memory.RADDR
address[1] => ram_memory~0.DATAIN
address[1] => ram_memory.WADDR1
address[1] => ram_memory.RADDR1
data_in[0] => ram_memory~9.DATAIN
data_in[0] => ram_memory.DATAIN
data_in[1] => ram_memory~8.DATAIN
data_in[1] => ram_memory.DATAIN1
data_in[2] => ram_memory~7.DATAIN
data_in[2] => ram_memory.DATAIN2
data_in[3] => ram_memory~6.DATAIN
data_in[3] => ram_memory.DATAIN3
data_in[4] => ram_memory~5.DATAIN
data_in[4] => ram_memory.DATAIN4
data_in[5] => ram_memory~4.DATAIN
data_in[5] => ram_memory.DATAIN5
data_in[6] => ram_memory~3.DATAIN
data_in[6] => ram_memory.DATAIN6
data_in[7] => ram_memory~2.DATAIN
data_in[7] => ram_memory.DATAIN7
write_enable => ram_memory.DATAA
chip_enable => ram_memory.OUTPUTSELECT
data_out[0] <= ram_memory.DATAOUT
data_out[1] <= ram_memory.DATAOUT1
data_out[2] <= ram_memory.DATAOUT2
data_out[3] <= ram_memory.DATAOUT3
data_out[4] <= ram_memory.DATAOUT4
data_out[5] <= ram_memory.DATAOUT5
data_out[6] <= ram_memory.DATAOUT6
data_out[7] <= ram_memory.DATAOUT7


|dram_test|lcd_display2:G2
clock => lcd_data[0]~reg0.CLK
clock => lcd_data[1]~reg0.CLK
clock => lcd_data[2]~reg0.CLK
clock => lcd_data[3]~reg0.CLK
clock => lcd_data[4]~reg0.CLK
clock => lcd_data[5]~reg0.CLK
clock => lcd_data[6]~reg0.CLK
clock => lcd_data[7]~reg0.CLK
clock => lcd_rw~reg0.CLK
clock => lcd_rs~reg0.CLK
clock => lcd_enable~reg0.CLK
clock => \write_char_on_lcd:time_count[0].CLK
clock => \write_char_on_lcd:time_count[1].CLK
clock => \write_char_on_lcd:time_count[2].CLK
clock => \write_char_on_lcd:time_count[3].CLK
clock => \write_char_on_lcd:time_count[4].CLK
clock => \write_char_on_lcd:time_count[5].CLK
clock => \write_char_on_lcd:time_count[6].CLK
clock => \write_char_on_lcd:time_count[7].CLK
clock => \write_char_on_lcd:time_count[8].CLK
clock => \write_char_on_lcd:time_count[9].CLK
clock => \write_char_on_lcd:time_count[10].CLK
clock => \write_char_on_lcd:time_count[11].CLK
clock => \write_char_on_lcd:time_count[12].CLK
clock => \write_char_on_lcd:time_count[13].CLK
clock => \write_char_on_lcd:time_count[14].CLK
clock => \write_char_on_lcd:time_count[15].CLK
clock => \write_char_on_lcd:time_count[16].CLK
clock => \write_char_on_lcd:time_count[17].CLK
clock => \write_char_on_lcd:time_count[18].CLK
clock => \write_char_on_lcd:time_count[19].CLK
clock => \write_char_on_lcd:time_count[20].CLK
clock => \write_char_on_lcd:time_count[21].CLK
clock => ch[7].CLK
clock => ch[6].CLK
clock => ch[5].CLK
clock => ch[4].CLK
clock => ch[3].CLK
clock => ch[2].CLK
clock => ch[1].CLK
clock => ch[0].CLK
clock => \get_next_char:count[0].CLK
clock => \get_next_char:count[1].CLK
clock => \get_next_char:count[2].CLK
clock => \get_next_char:count[3].CLK
clock => \get_next_char:time_count[0].CLK
clock => \get_next_char:time_count[1].CLK
clock => \get_next_char:time_count[2].CLK
clock => \get_next_char:time_count[3].CLK
clock => \get_next_char:time_count[4].CLK
clock => \get_next_char:time_count[5].CLK
clock => \get_next_char:time_count[6].CLK
clock => \get_next_char:time_count[7].CLK
clock => \get_next_char:time_count[8].CLK
clock => \get_next_char:time_count[9].CLK
clock => \get_next_char:time_count[10].CLK
clock => \get_next_char:time_count[11].CLK
clock => \get_next_char:time_count[12].CLK
clock => \get_next_char:time_count[13].CLK
clock => \get_next_char:time_count[14].CLK
clock => \get_next_char:time_count[15].CLK
clock => \get_next_char:time_count[16].CLK
clock => \get_next_char:time_count[17].CLK
clock => \get_next_char:time_count[18].CLK
clock => \get_next_char:time_count[19].CLK
clock => \get_next_char:time_count[20].CLK
clock => \get_next_char:time_count[21].CLK
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => time_count.OUTPUTSELECT
reset => lcd_enable.OUTPUTSELECT
reset => lcd_data[3]~reg0.ENA
reset => lcd_data[2]~reg0.ENA
reset => lcd_data[1]~reg0.ENA
reset => lcd_data[0]~reg0.ENA
reset => ch[7].ENA
reset => lcd_data[4]~reg0.ENA
reset => lcd_data[5]~reg0.ENA
reset => lcd_data[6]~reg0.ENA
reset => lcd_data[7]~reg0.ENA
reset => lcd_rw~reg0.ENA
reset => lcd_rs~reg0.ENA
reset => ch[6].ENA
reset => ch[5].ENA
reset => ch[4].ENA
reset => ch[3].ENA
reset => ch[2].ENA
reset => ch[1].ENA
reset => ch[0].ENA
char_to_display[0] => Mux7.IN4
char_to_display[0] => Mux7.IN5
char_to_display[0] => Mux7.IN6
char_to_display[0] => Mux7.IN7
char_to_display[0] => Mux7.IN8
char_to_display[0] => Mux7.IN9
char_to_display[0] => Mux7.IN10
char_to_display[0] => Mux7.IN11
char_to_display[0] => Mux7.IN12
char_to_display[0] => Mux7.IN13
char_to_display[0] => Mux7.IN14
char_to_display[0] => Mux7.IN15
char_to_display[0] => ch.DATAB
char_to_display[1] => Mux6.IN4
char_to_display[1] => Mux6.IN5
char_to_display[1] => Mux6.IN6
char_to_display[1] => Mux6.IN7
char_to_display[1] => Mux6.IN8
char_to_display[1] => Mux6.IN9
char_to_display[1] => Mux6.IN10
char_to_display[1] => Mux6.IN11
char_to_display[1] => Mux6.IN12
char_to_display[1] => Mux6.IN13
char_to_display[1] => Mux6.IN14
char_to_display[1] => Mux6.IN15
char_to_display[1] => ch.DATAB
char_to_display[2] => Mux5.IN4
char_to_display[2] => Mux5.IN5
char_to_display[2] => Mux5.IN6
char_to_display[2] => Mux5.IN7
char_to_display[2] => Mux5.IN8
char_to_display[2] => Mux5.IN9
char_to_display[2] => Mux5.IN10
char_to_display[2] => Mux5.IN11
char_to_display[2] => Mux5.IN12
char_to_display[2] => Mux5.IN13
char_to_display[2] => Mux5.IN14
char_to_display[2] => Mux5.IN15
char_to_display[2] => ch.DATAB
char_to_display[3] => Mux4.IN4
char_to_display[3] => Mux4.IN5
char_to_display[3] => Mux4.IN6
char_to_display[3] => Mux4.IN7
char_to_display[3] => Mux4.IN8
char_to_display[3] => Mux4.IN9
char_to_display[3] => Mux4.IN10
char_to_display[3] => Mux4.IN11
char_to_display[3] => Mux4.IN12
char_to_display[3] => Mux4.IN13
char_to_display[3] => Mux4.IN14
char_to_display[3] => Mux4.IN15
char_to_display[3] => ch.DATAB
char_to_display[4] => Mux3.IN4
char_to_display[4] => Mux3.IN5
char_to_display[4] => Mux3.IN6
char_to_display[4] => Mux3.IN7
char_to_display[4] => Mux3.IN8
char_to_display[4] => Mux3.IN9
char_to_display[4] => Mux3.IN10
char_to_display[4] => Mux3.IN11
char_to_display[4] => Mux3.IN12
char_to_display[4] => Mux3.IN13
char_to_display[4] => Mux3.IN14
char_to_display[4] => Mux3.IN15
char_to_display[4] => ch.DATAB
char_to_display[5] => Mux2.IN4
char_to_display[5] => Mux2.IN5
char_to_display[5] => Mux2.IN6
char_to_display[5] => Mux2.IN7
char_to_display[5] => Mux2.IN8
char_to_display[5] => Mux2.IN9
char_to_display[5] => Mux2.IN10
char_to_display[5] => Mux2.IN11
char_to_display[5] => Mux2.IN12
char_to_display[5] => Mux2.IN13
char_to_display[5] => Mux2.IN14
char_to_display[5] => Mux2.IN15
char_to_display[5] => ch.DATAB
char_to_display[6] => Mux1.IN4
char_to_display[6] => Mux1.IN5
char_to_display[6] => Mux1.IN6
char_to_display[6] => Mux1.IN7
char_to_display[6] => Mux1.IN8
char_to_display[6] => Mux1.IN9
char_to_display[6] => Mux1.IN10
char_to_display[6] => Mux1.IN11
char_to_display[6] => Mux1.IN12
char_to_display[6] => Mux1.IN13
char_to_display[6] => Mux1.IN14
char_to_display[6] => Mux1.IN15
char_to_display[6] => ch.DATAB
char_to_display[7] => Mux0.IN4
char_to_display[7] => Mux0.IN5
char_to_display[7] => Mux0.IN6
char_to_display[7] => Mux0.IN7
char_to_display[7] => Mux0.IN8
char_to_display[7] => Mux0.IN9
char_to_display[7] => Mux0.IN10
char_to_display[7] => Mux0.IN11
char_to_display[7] => Mux0.IN12
char_to_display[7] => Mux0.IN13
char_to_display[7] => Mux0.IN14
char_to_display[7] => Mux0.IN15
char_to_display[7] => ch.DATAB
lcd_on <= <VCC>
lcd_blon <= <VCC>
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rw <= lcd_rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_enable <= lcd_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


