// Seed: 2376778277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, id_8;
  wire id_9, id_10;
  assign (strong1, highz0) id_6 = -1;
endmodule
module module_1 ();
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign id_1 = id_1;
endmodule
module module_2 (
    input wire id_0,
    id_2
);
  id_3(
      1, 1, id_0
  );
  assign module_3.id_3 = 0;
  assign id_2 = -1;
  always id_2 <= -1;
endmodule
module module_3 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    output supply1 id_6,
    input wand id_7,
    output supply1 id_8,
    output tri id_9
);
  assign id_8 = id_5;
  module_2 modCall_1 (id_2);
  wire id_11;
endmodule
