#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec  4 14:56:56 2024
# Process ID: 13480
# Current directory: C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.runs/synth_1/top.vds
# Journal file: C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.runs/synth_1\vivado.jou
# Running On        :Jeans
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency     :3294 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16487 MB
# Swap memory       :1207 MB
# Total Virtual     :17695 MB
# Available Virtual :2963 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 486.059 ; gain = 200.449
Command: read_checkpoint -auto_incremental -incremental C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.469 ; gain = 448.277
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'e23b' is not declared [C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.srcs/sources_1/imports/new/ascii_rom.v:1761]
ERROR: [Synth 8-36] 'e406' is not declared [C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.srcs/sources_1/imports/new/ascii_rom.v:2170]
INFO: [Synth 8-10285] module 'ascii_rom' is ignored due to previous errors [C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.srcs/sources_1/imports/new/ascii_rom.v:2255]
INFO: [Synth 8-9084] Verilog file 'C:/Awork/y3s1/HWSynLab/project/project_test3/project_test3.srcs/sources_1/imports/new/ascii_rom.v' ignored due to errors
ERROR: [Synth 8-439] module 'top' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.145 ; gain = 556.953
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 14:57:15 2024...
