// Seed: 2566286939
module module_0 (
    input supply1 id_0,
    input tri1 id_1
);
  always_latch @(posedge -1) if (-1'b0) id_3 <= 1;
  tri1 id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  assign id_3 = id_0 / 1'b0 + ~id_6;
  wire id_11, id_12;
  always @(1) begin : LABEL_0
    id_9 = 1'b0;
  end
  supply0 id_13 = -1;
  wire id_14;
  wire id_15;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output wand id_2,
    output uwire id_3,
    output tri0 id_4,
    output wor id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wor id_11
);
  for (id_13 = 1; id_13; id_2 = id_13) id_14(1);
  module_0 modCall_1 (
      id_8,
      id_10
  );
  wire  id_15;
  uwire id_16 = id_10;
  wire  id_17;
endmodule
