<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: ssc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">component/ssc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="component_2ssc_8h__dep__incl.gif" border="0" usemap="#assc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="component_2ssc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html">Ssc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> hardware registers.  <a href="struct_ssc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae2d3244231ee654599c3636908207c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ae2d3244231ee654599c3636908207c5c">SSC_CMR_DIV</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a8f5ed60052bac141f2a1851fd8824347">SSC_CMR_DIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f701a9f0819a573dc4d048c47a45f94">SSC_CMR_DIV_Pos</a>)))</td></tr>
<tr class="separator:ae2d3244231ee654599c3636908207c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5ed60052bac141f2a1851fd8824347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a8f5ed60052bac141f2a1851fd8824347">SSC_CMR_DIV_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f701a9f0819a573dc4d048c47a45f94">SSC_CMR_DIV_Pos</a>)</td></tr>
<tr class="memdesc:a8f5ed60052bac141f2a1851fd8824347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_CMR) Clock Divider  <br /></td></tr>
<tr class="separator:a8f5ed60052bac141f2a1851fd8824347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f701a9f0819a573dc4d048c47a45f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3f701a9f0819a573dc4d048c47a45f94">SSC_CMR_DIV_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3f701a9f0819a573dc4d048c47a45f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec4d8d9af2fb7f26577a6ab092f0204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9ec4d8d9af2fb7f26577a6ab092f0204">SSC_CR_RXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a9ec4d8d9af2fb7f26577a6ab092f0204"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_CR) Receive Disable  <br /></td></tr>
<tr class="separator:a9ec4d8d9af2fb7f26577a6ab092f0204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7595acb1cdb3449a180ce73a5cad6ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a7595acb1cdb3449a180ce73a5cad6ae1">SSC_CR_RXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7595acb1cdb3449a180ce73a5cad6ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_CR) Receive Enable  <br /></td></tr>
<tr class="separator:a7595acb1cdb3449a180ce73a5cad6ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1132493efe8596cb3daa6ea549b7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0d1132493efe8596cb3daa6ea549b7d5">SSC_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a0d1132493efe8596cb3daa6ea549b7d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_CR) Software Reset  <br /></td></tr>
<tr class="separator:a0d1132493efe8596cb3daa6ea549b7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05497659a49b097a3d51cfde04251256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a05497659a49b097a3d51cfde04251256">SSC_CR_TXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a05497659a49b097a3d51cfde04251256"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_CR) Transmit Disable  <br /></td></tr>
<tr class="separator:a05497659a49b097a3d51cfde04251256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7f20128838dd3df608890cc38606a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6a7f20128838dd3df608890cc38606a4">SSC_CR_TXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a6a7f20128838dd3df608890cc38606a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_CR) Transmit Enable  <br /></td></tr>
<tr class="separator:a6a7f20128838dd3df608890cc38606a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812b0dafef18cd516155a29f119fbf16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a812b0dafef18cd516155a29f119fbf16">SSC_IDR_CP0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a812b0dafef18cd516155a29f119fbf16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Compare 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:a812b0dafef18cd516155a29f119fbf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d3514143d21b01497b70e82ff92910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ae8d3514143d21b01497b70e82ff92910">SSC_IDR_CP1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ae8d3514143d21b01497b70e82ff92910"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Compare 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:ae8d3514143d21b01497b70e82ff92910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a37f2a51c3b766afc8b5e6e10e5bfcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0a37f2a51c3b766afc8b5e6e10e5bfcc">SSC_IDR_OVRUN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a0a37f2a51c3b766afc8b5e6e10e5bfcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Receive Overrun Interrupt Disable  <br /></td></tr>
<tr class="separator:a0a37f2a51c3b766afc8b5e6e10e5bfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299356039a863855c7ad6e021bed4dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a299356039a863855c7ad6e021bed4dd7">SSC_IDR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a299356039a863855c7ad6e021bed4dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Receive Ready Interrupt Disable  <br /></td></tr>
<tr class="separator:a299356039a863855c7ad6e021bed4dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f17f73d70f75d5c1fb5da7a514becd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6f17f73d70f75d5c1fb5da7a514becd8">SSC_IDR_RXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a6f17f73d70f75d5c1fb5da7a514becd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Rx Sync Interrupt Enable  <br /></td></tr>
<tr class="separator:a6f17f73d70f75d5c1fb5da7a514becd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5288b0edd0ca2738a040748643bb54c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a5288b0edd0ca2738a040748643bb54c2">SSC_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a5288b0edd0ca2738a040748643bb54c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Transmit Empty Interrupt Disable  <br /></td></tr>
<tr class="separator:a5288b0edd0ca2738a040748643bb54c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b76b95f6e3e699b1cf99e774ab8ac2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9b76b95f6e3e699b1cf99e774ab8ac2a">SSC_IDR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9b76b95f6e3e699b1cf99e774ab8ac2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Transmit Ready Interrupt Disable  <br /></td></tr>
<tr class="separator:a9b76b95f6e3e699b1cf99e774ab8ac2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f2c2b638652bc48c3bc6e27928c707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af7f2c2b638652bc48c3bc6e27928c707">SSC_IDR_TXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:af7f2c2b638652bc48c3bc6e27928c707"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IDR) Tx Sync Interrupt Enable  <br /></td></tr>
<tr class="separator:af7f2c2b638652bc48c3bc6e27928c707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd1af90ccc4eba863a22e6d49fc59ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a2cd1af90ccc4eba863a22e6d49fc59ea">SSC_IER_CP0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a2cd1af90ccc4eba863a22e6d49fc59ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Compare 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:a2cd1af90ccc4eba863a22e6d49fc59ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514cf159e3a3f4d869c39d025a64133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a514cf159e3a3f4d869c39d025a64133c">SSC_IER_CP1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a514cf159e3a3f4d869c39d025a64133c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Compare 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:a514cf159e3a3f4d869c39d025a64133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597c0c2b920b8a7570140904336ad553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a597c0c2b920b8a7570140904336ad553">SSC_IER_OVRUN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a597c0c2b920b8a7570140904336ad553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Receive Overrun Interrupt Enable  <br /></td></tr>
<tr class="separator:a597c0c2b920b8a7570140904336ad553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74605365152872946dd199bffcf36132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a74605365152872946dd199bffcf36132">SSC_IER_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a74605365152872946dd199bffcf36132"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Receive Ready Interrupt Enable  <br /></td></tr>
<tr class="separator:a74605365152872946dd199bffcf36132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e404d443294ff6f5643c498658acf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ab4e404d443294ff6f5643c498658acf7">SSC_IER_RXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ab4e404d443294ff6f5643c498658acf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Rx Sync Interrupt Enable  <br /></td></tr>
<tr class="separator:ab4e404d443294ff6f5643c498658acf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7c8a6fb7ccd67620db9af5b60d4b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aeb7c8a6fb7ccd67620db9af5b60d4b61">SSC_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aeb7c8a6fb7ccd67620db9af5b60d4b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Transmit Empty Interrupt Enable  <br /></td></tr>
<tr class="separator:aeb7c8a6fb7ccd67620db9af5b60d4b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea2a67733fc84f756a99a37b44c9b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9ea2a67733fc84f756a99a37b44c9b4b">SSC_IER_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9ea2a67733fc84f756a99a37b44c9b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Transmit Ready Interrupt Enable  <br /></td></tr>
<tr class="separator:a9ea2a67733fc84f756a99a37b44c9b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad56d3168fa39685836acfe1efcb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#adad56d3168fa39685836acfe1efcb455">SSC_IER_TXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:adad56d3168fa39685836acfe1efcb455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IER) Tx Sync Interrupt Enable  <br /></td></tr>
<tr class="separator:adad56d3168fa39685836acfe1efcb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74d990edb2c956b987e236b5d1f0bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af74d990edb2c956b987e236b5d1f0bf9">SSC_IMR_CP0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af74d990edb2c956b987e236b5d1f0bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Compare 0 Interrupt Mask  <br /></td></tr>
<tr class="separator:af74d990edb2c956b987e236b5d1f0bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b039173ca9b44601e8eb45f6818184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a82b039173ca9b44601e8eb45f6818184">SSC_IMR_CP1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a82b039173ca9b44601e8eb45f6818184"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Compare 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:a82b039173ca9b44601e8eb45f6818184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c42e0f5a65ab4e0978525e57379d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a14c42e0f5a65ab4e0978525e57379d0b">SSC_IMR_OVRUN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a14c42e0f5a65ab4e0978525e57379d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Receive Overrun Interrupt Mask  <br /></td></tr>
<tr class="separator:a14c42e0f5a65ab4e0978525e57379d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcbf15a70b2dd93442fa113b1a7e972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#abcbf15a70b2dd93442fa113b1a7e972d">SSC_IMR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:abcbf15a70b2dd93442fa113b1a7e972d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Receive Ready Interrupt Mask  <br /></td></tr>
<tr class="separator:abcbf15a70b2dd93442fa113b1a7e972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758afe23a9b6e09d00cc2adb58cb68d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a758afe23a9b6e09d00cc2adb58cb68d3">SSC_IMR_RXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a758afe23a9b6e09d00cc2adb58cb68d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Rx Sync Interrupt Mask  <br /></td></tr>
<tr class="separator:a758afe23a9b6e09d00cc2adb58cb68d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f579fa94af7339bf90e1041b1b257d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a5f579fa94af7339bf90e1041b1b257d2">SSC_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a5f579fa94af7339bf90e1041b1b257d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Transmit Empty Interrupt Mask  <br /></td></tr>
<tr class="separator:a5f579fa94af7339bf90e1041b1b257d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9657890cef5ac456158d2164b089322e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9657890cef5ac456158d2164b089322e">SSC_IMR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9657890cef5ac456158d2164b089322e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Transmit Ready Interrupt Mask  <br /></td></tr>
<tr class="separator:a9657890cef5ac456158d2164b089322e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6813a6fc4437c251835addc5885a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#acd6813a6fc4437c251835addc5885a05">SSC_IMR_TXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:acd6813a6fc4437c251835addc5885a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_IMR) Tx Sync Interrupt Mask  <br /></td></tr>
<tr class="separator:acd6813a6fc4437c251835addc5885a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf06bb787771a83bb7fd6db091ba2465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#adf06bb787771a83bb7fd6db091ba2465">SSC_RC0R_CP0</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a64aabafb8ac205832de9b681d0639e57">SSC_RC0R_CP0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad1e0baafa2488c0e454b897a582c40f2">SSC_RC0R_CP0_Pos</a>)))</td></tr>
<tr class="separator:adf06bb787771a83bb7fd6db091ba2465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64aabafb8ac205832de9b681d0639e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a64aabafb8ac205832de9b681d0639e57">SSC_RC0R_CP0_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad1e0baafa2488c0e454b897a582c40f2">SSC_RC0R_CP0_Pos</a>)</td></tr>
<tr class="memdesc:a64aabafb8ac205832de9b681d0639e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RC0R) Receive Compare Data 0  <br /></td></tr>
<tr class="separator:a64aabafb8ac205832de9b681d0639e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e0baafa2488c0e454b897a582c40f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ad1e0baafa2488c0e454b897a582c40f2">SSC_RC0R_CP0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad1e0baafa2488c0e454b897a582c40f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367977d6b152f419add981188e460fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a367977d6b152f419add981188e460fc3">SSC_RC1R_CP1</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a519e1be06b4771463b6ec39a2bb34aa3">SSC_RC1R_CP1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#af6efcb9d1c46d0b38220b4d1ad1eec39">SSC_RC1R_CP1_Pos</a>)))</td></tr>
<tr class="separator:a367977d6b152f419add981188e460fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519e1be06b4771463b6ec39a2bb34aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a519e1be06b4771463b6ec39a2bb34aa3">SSC_RC1R_CP1_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#af6efcb9d1c46d0b38220b4d1ad1eec39">SSC_RC1R_CP1_Pos</a>)</td></tr>
<tr class="memdesc:a519e1be06b4771463b6ec39a2bb34aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RC1R) Receive Compare Data 1  <br /></td></tr>
<tr class="separator:a519e1be06b4771463b6ec39a2bb34aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6efcb9d1c46d0b38220b4d1ad1eec39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af6efcb9d1c46d0b38220b4d1ad1eec39">SSC_RC1R_CP1_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af6efcb9d1c46d0b38220b4d1ad1eec39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464deae6bda3de02469e58c4cc8fee57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a464deae6bda3de02469e58c4cc8fee57">SSC_RCMR_CKG</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a0eba5966f4847bb3e4f29c36e74ce36c">SSC_RCMR_CKG_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab616082db5c5e2d39d632ee1ae2468fe">SSC_RCMR_CKG_Pos</a>)))</td></tr>
<tr class="separator:a464deae6bda3de02469e58c4cc8fee57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2c52c765635833ac74c6d21363faf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3b2c52c765635833ac74c6d21363faf2">SSC_RCMR_CKG_CONTINUOUS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a3b2c52c765635833ac74c6d21363faf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) None  <br /></td></tr>
<tr class="separator:a3b2c52c765635833ac74c6d21363faf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc75a8b5214ca918f5bae593ac3d76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#abdc75a8b5214ca918f5bae593ac3d76c">SSC_RCMR_CKG_EN_RF_HIGH</a>&#160;&#160;&#160;(0x2u &lt;&lt; 6)</td></tr>
<tr class="memdesc:abdc75a8b5214ca918f5bae593ac3d76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Clock enabled only if RF High  <br /></td></tr>
<tr class="separator:abdc75a8b5214ca918f5bae593ac3d76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5391f51385209dfd4e34902a317ea141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a5391f51385209dfd4e34902a317ea141">SSC_RCMR_CKG_EN_RF_LOW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a5391f51385209dfd4e34902a317ea141"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Clock enabled only if RF Low  <br /></td></tr>
<tr class="separator:a5391f51385209dfd4e34902a317ea141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eba5966f4847bb3e4f29c36e74ce36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0eba5966f4847bb3e4f29c36e74ce36c">SSC_RCMR_CKG_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab616082db5c5e2d39d632ee1ae2468fe">SSC_RCMR_CKG_Pos</a>)</td></tr>
<tr class="memdesc:a0eba5966f4847bb3e4f29c36e74ce36c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Clock Gating Selection  <br /></td></tr>
<tr class="separator:a0eba5966f4847bb3e4f29c36e74ce36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab616082db5c5e2d39d632ee1ae2468fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ab616082db5c5e2d39d632ee1ae2468fe">SSC_RCMR_CKG_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ab616082db5c5e2d39d632ee1ae2468fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af195476c7a084158753562b8c7530c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af195476c7a084158753562b8c7530c13">SSC_RCMR_CKI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af195476c7a084158753562b8c7530c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Clock Inversion  <br /></td></tr>
<tr class="separator:af195476c7a084158753562b8c7530c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe9dad9c7cc1fe8b0192d8dfe498727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9fe9dad9c7cc1fe8b0192d8dfe498727">SSC_RCMR_CKO</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a35f3467254bf5f94f0d32fe49ea1ecee">SSC_RCMR_CKO_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad598d8b37b64aae3f87368e62ce90851">SSC_RCMR_CKO_Pos</a>)))</td></tr>
<tr class="separator:a9fe9dad9c7cc1fe8b0192d8dfe498727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3136fb5b9bcceacf6762c4bd96d7c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aa3136fb5b9bcceacf6762c4bd96d7c17">SSC_RCMR_CKO_CONTINUOUS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa3136fb5b9bcceacf6762c4bd96d7c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Continuous Receive Clock, RK pin is an output  <br /></td></tr>
<tr class="separator:aa3136fb5b9bcceacf6762c4bd96d7c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f3467254bf5f94f0d32fe49ea1ecee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a35f3467254bf5f94f0d32fe49ea1ecee">SSC_RCMR_CKO_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad598d8b37b64aae3f87368e62ce90851">SSC_RCMR_CKO_Pos</a>)</td></tr>
<tr class="memdesc:a35f3467254bf5f94f0d32fe49ea1ecee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Clock Output Mode Selection  <br /></td></tr>
<tr class="separator:a35f3467254bf5f94f0d32fe49ea1ecee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1af78d764d64d5273c400c732626e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af1af78d764d64d5273c400c732626e6a">SSC_RCMR_CKO_NONE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af1af78d764d64d5273c400c732626e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) None, RK pin is an input  <br /></td></tr>
<tr class="separator:af1af78d764d64d5273c400c732626e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad598d8b37b64aae3f87368e62ce90851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ad598d8b37b64aae3f87368e62ce90851">SSC_RCMR_CKO_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad598d8b37b64aae3f87368e62ce90851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dc6012a427587bd9f416252e8199bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a20dc6012a427587bd9f416252e8199bd">SSC_RCMR_CKO_TRANSFER</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a20dc6012a427587bd9f416252e8199bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Clock only during data transfers, RK pin is an output  <br /></td></tr>
<tr class="separator:a20dc6012a427587bd9f416252e8199bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5087122bdcd27cf7ff705fcf58f0875b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a5087122bdcd27cf7ff705fcf58f0875b">SSC_RCMR_CKS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a69d2e07e3536ac3c7135edbbdce044ee">SSC_RCMR_CKS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f5918dd169d1bbc1ee331ed9f569ac0">SSC_RCMR_CKS_Pos</a>)))</td></tr>
<tr class="separator:a5087122bdcd27cf7ff705fcf58f0875b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8dcd77b8afc60511c8a0b93f949ce4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ac8dcd77b8afc60511c8a0b93f949ce4b">SSC_RCMR_CKS_MCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac8dcd77b8afc60511c8a0b93f949ce4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Divided Clock  <br /></td></tr>
<tr class="separator:ac8dcd77b8afc60511c8a0b93f949ce4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d2e07e3536ac3c7135edbbdce044ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a69d2e07e3536ac3c7135edbbdce044ee">SSC_RCMR_CKS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f5918dd169d1bbc1ee331ed9f569ac0">SSC_RCMR_CKS_Pos</a>)</td></tr>
<tr class="memdesc:a69d2e07e3536ac3c7135edbbdce044ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Clock Selection  <br /></td></tr>
<tr class="separator:a69d2e07e3536ac3c7135edbbdce044ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5918dd169d1bbc1ee331ed9f569ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3f5918dd169d1bbc1ee331ed9f569ac0">SSC_RCMR_CKS_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3f5918dd169d1bbc1ee331ed9f569ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6a03020179bb03b544e2d00f7fe791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6a6a03020179bb03b544e2d00f7fe791">SSC_RCMR_CKS_RK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6a6a03020179bb03b544e2d00f7fe791"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) RK pin  <br /></td></tr>
<tr class="separator:a6a6a03020179bb03b544e2d00f7fe791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a35bb440481e72a4cdb5f258e73f81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6a35bb440481e72a4cdb5f258e73f81a">SSC_RCMR_CKS_TK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6a35bb440481e72a4cdb5f258e73f81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) TK Clock signal  <br /></td></tr>
<tr class="separator:a6a35bb440481e72a4cdb5f258e73f81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da871f61193233e98522eaa4024164a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0da871f61193233e98522eaa4024164a">SSC_RCMR_PERIOD</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a4625d0dbb12b0c706acd0dcc46662775">SSC_RCMR_PERIOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#adb6af7dbe35e3d02585b3bda844675fb">SSC_RCMR_PERIOD_Pos</a>)))</td></tr>
<tr class="separator:a0da871f61193233e98522eaa4024164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4625d0dbb12b0c706acd0dcc46662775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a4625d0dbb12b0c706acd0dcc46662775">SSC_RCMR_PERIOD_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#adb6af7dbe35e3d02585b3bda844675fb">SSC_RCMR_PERIOD_Pos</a>)</td></tr>
<tr class="memdesc:a4625d0dbb12b0c706acd0dcc46662775"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Period Divider Selection  <br /></td></tr>
<tr class="separator:a4625d0dbb12b0c706acd0dcc46662775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6af7dbe35e3d02585b3bda844675fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#adb6af7dbe35e3d02585b3bda844675fb">SSC_RCMR_PERIOD_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:adb6af7dbe35e3d02585b3bda844675fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f733caf0f35626a8e9fdafe86c86cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a84f733caf0f35626a8e9fdafe86c86cd">SSC_RCMR_START</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a83543244871dd9ab8b42ede8e4042da9">SSC_RCMR_START_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aabdf8ffc3006412877600ff7d335bf97">SSC_RCMR_START_Pos</a>)))</td></tr>
<tr class="separator:a84f733caf0f35626a8e9fdafe86c86cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bdaf11b447e8b2b646087a6b882734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a77bdaf11b447e8b2b646087a6b882734">SSC_RCMR_START_CMP_0</a>&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a77bdaf11b447e8b2b646087a6b882734"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Compare 0  <br /></td></tr>
<tr class="separator:a77bdaf11b447e8b2b646087a6b882734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024593dd8ba4a9a2356f024a8a40153d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a024593dd8ba4a9a2356f024a8a40153d">SSC_RCMR_START_CONTINUOUS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a024593dd8ba4a9a2356f024a8a40153d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.  <br /></td></tr>
<tr class="separator:a024593dd8ba4a9a2356f024a8a40153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83543244871dd9ab8b42ede8e4042da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a83543244871dd9ab8b42ede8e4042da9">SSC_RCMR_START_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aabdf8ffc3006412877600ff7d335bf97">SSC_RCMR_START_Pos</a>)</td></tr>
<tr class="memdesc:a83543244871dd9ab8b42ede8e4042da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Start Selection  <br /></td></tr>
<tr class="separator:a83543244871dd9ab8b42ede8e4042da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdf8ffc3006412877600ff7d335bf97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aabdf8ffc3006412877600ff7d335bf97">SSC_RCMR_START_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aabdf8ffc3006412877600ff7d335bf97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39c295e25b98a0d1d5fe116bf9d520b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aa39c295e25b98a0d1d5fe116bf9d520b">SSC_RCMR_START_RF_EDGE</a>&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aa39c295e25b98a0d1d5fe116bf9d520b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Detection of any edge on RF signal  <br /></td></tr>
<tr class="separator:aa39c295e25b98a0d1d5fe116bf9d520b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127822d8f0cea0ac4f11f5c2335ffe0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a127822d8f0cea0ac4f11f5c2335ffe0d">SSC_RCMR_START_RF_FALLING</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a127822d8f0cea0ac4f11f5c2335ffe0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Detection of a falling edge on RF signal  <br /></td></tr>
<tr class="separator:a127822d8f0cea0ac4f11f5c2335ffe0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2197b595919575f3b3e6ca23a6c50619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a2197b595919575f3b3e6ca23a6c50619">SSC_RCMR_START_RF_HIGH</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a2197b595919575f3b3e6ca23a6c50619"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Detection of a high level on RF signal  <br /></td></tr>
<tr class="separator:a2197b595919575f3b3e6ca23a6c50619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16de2d677f3754151b9b5a7c2f38a4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a16de2d677f3754151b9b5a7c2f38a4d2">SSC_RCMR_START_RF_LEVEL</a>&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a16de2d677f3754151b9b5a7c2f38a4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Detection of any level change on RF signal  <br /></td></tr>
<tr class="separator:a16de2d677f3754151b9b5a7c2f38a4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75df2e66841b6f684566c25ba0dcb79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a75df2e66841b6f684566c25ba0dcb79e">SSC_RCMR_START_RF_LOW</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a75df2e66841b6f684566c25ba0dcb79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Detection of a low level on RF signal  <br /></td></tr>
<tr class="separator:a75df2e66841b6f684566c25ba0dcb79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ab9cb07f582301ac0ef5e5376b7c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a56ab9cb07f582301ac0ef5e5376b7c2a">SSC_RCMR_START_RF_RISING</a>&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a56ab9cb07f582301ac0ef5e5376b7c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Detection of a rising edge on RF signal  <br /></td></tr>
<tr class="separator:a56ab9cb07f582301ac0ef5e5376b7c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77138b37e3bada4e5964fba65b5b098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ae77138b37e3bada4e5964fba65b5b098">SSC_RCMR_START_TRANSMIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ae77138b37e3bada4e5964fba65b5b098"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Transmit start  <br /></td></tr>
<tr class="separator:ae77138b37e3bada4e5964fba65b5b098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587fbbb6211fb02a95b11cb8e0b3b9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a587fbbb6211fb02a95b11cb8e0b3b9c8">SSC_RCMR_STOP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a587fbbb6211fb02a95b11cb8e0b3b9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Stop Selection  <br /></td></tr>
<tr class="separator:a587fbbb6211fb02a95b11cb8e0b3b9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b0acc7cd2d3745df4562614d603f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a55b0acc7cd2d3745df4562614d603f12">SSC_RCMR_STTDLY</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#ae24b9f6b8fefe1a474d92d0a1f32f03e">SSC_RCMR_STTDLY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad8731c22e525a002dd8cce069c22d4ae">SSC_RCMR_STTDLY_Pos</a>)))</td></tr>
<tr class="separator:a55b0acc7cd2d3745df4562614d603f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24b9f6b8fefe1a474d92d0a1f32f03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ae24b9f6b8fefe1a474d92d0a1f32f03e">SSC_RCMR_STTDLY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad8731c22e525a002dd8cce069c22d4ae">SSC_RCMR_STTDLY_Pos</a>)</td></tr>
<tr class="memdesc:ae24b9f6b8fefe1a474d92d0a1f32f03e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RCMR) Receive Start Delay  <br /></td></tr>
<tr class="separator:ae24b9f6b8fefe1a474d92d0a1f32f03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8731c22e525a002dd8cce069c22d4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ad8731c22e525a002dd8cce069c22d4ae">SSC_RCMR_STTDLY_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ad8731c22e525a002dd8cce069c22d4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac7d50f3f63687b064a5ae6a9ec1976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#adac7d50f3f63687b064a5ae6a9ec1976">SSC_RFMR_DATLEN</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#aca434251b9cf5c95de7599b5ba446bbe">SSC_RFMR_DATLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a74953a4b34205131a5a48f376e08c68a">SSC_RFMR_DATLEN_Pos</a>)))</td></tr>
<tr class="separator:adac7d50f3f63687b064a5ae6a9ec1976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca434251b9cf5c95de7599b5ba446bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aca434251b9cf5c95de7599b5ba446bbe">SSC_RFMR_DATLEN_Msk</a>&#160;&#160;&#160;(0x1fu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a74953a4b34205131a5a48f376e08c68a">SSC_RFMR_DATLEN_Pos</a>)</td></tr>
<tr class="memdesc:aca434251b9cf5c95de7599b5ba446bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Data Length  <br /></td></tr>
<tr class="separator:aca434251b9cf5c95de7599b5ba446bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74953a4b34205131a5a48f376e08c68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a74953a4b34205131a5a48f376e08c68a">SSC_RFMR_DATLEN_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a74953a4b34205131a5a48f376e08c68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f74aff828737ac5a064b3c0519f2755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a7f74aff828737ac5a064b3c0519f2755">SSC_RFMR_DATNB</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a60d42f9379abbda72d81b4ff83b18db0">SSC_RFMR_DATNB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#af24d7981a1aa1e9eaf0ed5a02ee32b53">SSC_RFMR_DATNB_Pos</a>)))</td></tr>
<tr class="separator:a7f74aff828737ac5a064b3c0519f2755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d42f9379abbda72d81b4ff83b18db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a60d42f9379abbda72d81b4ff83b18db0">SSC_RFMR_DATNB_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#af24d7981a1aa1e9eaf0ed5a02ee32b53">SSC_RFMR_DATNB_Pos</a>)</td></tr>
<tr class="memdesc:a60d42f9379abbda72d81b4ff83b18db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Data Number per Frame  <br /></td></tr>
<tr class="separator:a60d42f9379abbda72d81b4ff83b18db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24d7981a1aa1e9eaf0ed5a02ee32b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af24d7981a1aa1e9eaf0ed5a02ee32b53">SSC_RFMR_DATNB_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af24d7981a1aa1e9eaf0ed5a02ee32b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbcbdd0b91ca49ab447e3eef096011ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#abbcbdd0b91ca49ab447e3eef096011ea">SSC_RFMR_FSEDGE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:abbcbdd0b91ca49ab447e3eef096011ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Frame Sync Edge Detection  <br /></td></tr>
<tr class="separator:abbcbdd0b91ca49ab447e3eef096011ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f398d082b3c84407ea304185059614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a8f398d082b3c84407ea304185059614f">SSC_RFMR_FSEDGE_NEGATIVE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a8f398d082b3c84407ea304185059614f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Negative Edge Detection  <br /></td></tr>
<tr class="separator:a8f398d082b3c84407ea304185059614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26cfd35fe040177701bc4013792a456c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a26cfd35fe040177701bc4013792a456c">SSC_RFMR_FSEDGE_POSITIVE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a26cfd35fe040177701bc4013792a456c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Positive Edge Detection  <br /></td></tr>
<tr class="separator:a26cfd35fe040177701bc4013792a456c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144fd0efa1c48e1b890fe9e1c890e48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a144fd0efa1c48e1b890fe9e1c890e48c">SSC_RFMR_FSLEN</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#aa95a0040d6a32aa485a1e33acb302226">SSC_RFMR_FSLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aecc243dd0ea4e2ac072608448f4ab38a">SSC_RFMR_FSLEN_Pos</a>)))</td></tr>
<tr class="separator:a144fd0efa1c48e1b890fe9e1c890e48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e95875d0c89275f910fc165a1521a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3e95875d0c89275f910fc165a1521a05">SSC_RFMR_FSLEN_EXT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a570b34d865acc703b40380921b776136">SSC_RFMR_FSLEN_EXT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ac650b0d5553ebc3d21f05230aca30fb1">SSC_RFMR_FSLEN_EXT_Pos</a>)))</td></tr>
<tr class="separator:a3e95875d0c89275f910fc165a1521a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570b34d865acc703b40380921b776136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a570b34d865acc703b40380921b776136">SSC_RFMR_FSLEN_EXT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ac650b0d5553ebc3d21f05230aca30fb1">SSC_RFMR_FSLEN_EXT_Pos</a>)</td></tr>
<tr class="memdesc:a570b34d865acc703b40380921b776136"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) FSLEN Field Extension  <br /></td></tr>
<tr class="separator:a570b34d865acc703b40380921b776136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac650b0d5553ebc3d21f05230aca30fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ac650b0d5553ebc3d21f05230aca30fb1">SSC_RFMR_FSLEN_EXT_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ac650b0d5553ebc3d21f05230aca30fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95a0040d6a32aa485a1e33acb302226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aa95a0040d6a32aa485a1e33acb302226">SSC_RFMR_FSLEN_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aecc243dd0ea4e2ac072608448f4ab38a">SSC_RFMR_FSLEN_Pos</a>)</td></tr>
<tr class="memdesc:aa95a0040d6a32aa485a1e33acb302226"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Receive Frame Sync Length  <br /></td></tr>
<tr class="separator:aa95a0040d6a32aa485a1e33acb302226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc243dd0ea4e2ac072608448f4ab38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aecc243dd0ea4e2ac072608448f4ab38a">SSC_RFMR_FSLEN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aecc243dd0ea4e2ac072608448f4ab38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcf28d7b04a3a9c5b7e1026ef253654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a7fcf28d7b04a3a9c5b7e1026ef253654">SSC_RFMR_FSOS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a9ff89e2c177a09e39b66ef0ebaab0910">SSC_RFMR_FSOS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a29fe8a2f08626e37f83913504009e0ea">SSC_RFMR_FSOS_Pos</a>)))</td></tr>
<tr class="separator:a7fcf28d7b04a3a9c5b7e1026ef253654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0159c546b9cee5796ec298b4d03518d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0159c546b9cee5796ec298b4d03518d3">SSC_RFMR_FSOS_HIGH</a>&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a0159c546b9cee5796ec298b4d03518d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Driven High during data transfer, RF pin is an output  <br /></td></tr>
<tr class="separator:a0159c546b9cee5796ec298b4d03518d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7402d73234db4c6a5b8d0563e9fdd08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a7402d73234db4c6a5b8d0563e9fdd08b">SSC_RFMR_FSOS_LOW</a>&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a7402d73234db4c6a5b8d0563e9fdd08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Driven Low during data transfer, RF pin is an output  <br /></td></tr>
<tr class="separator:a7402d73234db4c6a5b8d0563e9fdd08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff89e2c177a09e39b66ef0ebaab0910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9ff89e2c177a09e39b66ef0ebaab0910">SSC_RFMR_FSOS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a29fe8a2f08626e37f83913504009e0ea">SSC_RFMR_FSOS_Pos</a>)</td></tr>
<tr class="memdesc:a9ff89e2c177a09e39b66ef0ebaab0910"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Receive Frame Sync Output Selection  <br /></td></tr>
<tr class="separator:a9ff89e2c177a09e39b66ef0ebaab0910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1438db9598857f32f171d12c81a9ffe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a1438db9598857f32f171d12c81a9ffe7">SSC_RFMR_FSOS_NEGATIVE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a1438db9598857f32f171d12c81a9ffe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Negative Pulse, RF pin is an output  <br /></td></tr>
<tr class="separator:a1438db9598857f32f171d12c81a9ffe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec7c9fa9f9ec25f1d1b5c7543b7ae6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#acec7c9fa9f9ec25f1d1b5c7543b7ae6f">SSC_RFMR_FSOS_NONE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:acec7c9fa9f9ec25f1d1b5c7543b7ae6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) None, RF pin is an input  <br /></td></tr>
<tr class="separator:acec7c9fa9f9ec25f1d1b5c7543b7ae6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fe8a2f08626e37f83913504009e0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a29fe8a2f08626e37f83913504009e0ea">SSC_RFMR_FSOS_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a29fe8a2f08626e37f83913504009e0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bcd626cbbd3e14d7c7959c1db8a7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a59bcd626cbbd3e14d7c7959c1db8a7a0">SSC_RFMR_FSOS_POSITIVE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a59bcd626cbbd3e14d7c7959c1db8a7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Positive Pulse, RF pin is an output  <br /></td></tr>
<tr class="separator:a59bcd626cbbd3e14d7c7959c1db8a7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86615ceba54258c4af3b70f6fb4c9482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a86615ceba54258c4af3b70f6fb4c9482">SSC_RFMR_FSOS_TOGGLING</a>&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a86615ceba54258c4af3b70f6fb4c9482"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Toggling at each start of data transfer, RF pin is an output  <br /></td></tr>
<tr class="separator:a86615ceba54258c4af3b70f6fb4c9482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b89142343ee680b1037f62b463e956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a31b89142343ee680b1037f62b463e956">SSC_RFMR_LOOP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a31b89142343ee680b1037f62b463e956"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Loop Mode  <br /></td></tr>
<tr class="separator:a31b89142343ee680b1037f62b463e956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ac3810bff08514bdda4a6d1fdb4a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a05ac3810bff08514bdda4a6d1fdb4a88">SSC_RFMR_MSBF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a05ac3810bff08514bdda4a6d1fdb4a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RFMR) Most Significant Bit First  <br /></td></tr>
<tr class="separator:a05ac3810bff08514bdda4a6d1fdb4a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864ae9935bdca4a85399ff3049a7c37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a864ae9935bdca4a85399ff3049a7c37f">SSC_RHR_RDAT_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aaaa8844418fcfab22981bef56c91faef">SSC_RHR_RDAT_Pos</a>)</td></tr>
<tr class="memdesc:a864ae9935bdca4a85399ff3049a7c37f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RHR) Receive Data  <br /></td></tr>
<tr class="separator:a864ae9935bdca4a85399ff3049a7c37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa8844418fcfab22981bef56c91faef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aaaa8844418fcfab22981bef56c91faef">SSC_RHR_RDAT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaaa8844418fcfab22981bef56c91faef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4558ba00369529a19a522bd5c24dfdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ab4558ba00369529a19a522bd5c24dfdf">SSC_RSHR_RSDAT_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ae499ee5569b22839b3ca9ca21e3a2eab">SSC_RSHR_RSDAT_Pos</a>)</td></tr>
<tr class="memdesc:ab4558ba00369529a19a522bd5c24dfdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_RSHR) Receive Synchronization Data  <br /></td></tr>
<tr class="separator:ab4558ba00369529a19a522bd5c24dfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae499ee5569b22839b3ca9ca21e3a2eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ae499ee5569b22839b3ca9ca21e3a2eab">SSC_RSHR_RSDAT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae499ee5569b22839b3ca9ca21e3a2eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbd90c3dc6c1d19f563f5f40907d11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a5dbd90c3dc6c1d19f563f5f40907d11b">SSC_SR_CP0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a5dbd90c3dc6c1d19f563f5f40907d11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Compare 0  <br /></td></tr>
<tr class="separator:a5dbd90c3dc6c1d19f563f5f40907d11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480ed11e0f38842d931e8ae048dabbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a480ed11e0f38842d931e8ae048dabbda">SSC_SR_CP1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a480ed11e0f38842d931e8ae048dabbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Compare 1  <br /></td></tr>
<tr class="separator:a480ed11e0f38842d931e8ae048dabbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a15f406f24a01ccb3eac6a1181e57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a86a15f406f24a01ccb3eac6a1181e57a">SSC_SR_OVRUN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a86a15f406f24a01ccb3eac6a1181e57a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Receive Overrun  <br /></td></tr>
<tr class="separator:a86a15f406f24a01ccb3eac6a1181e57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc9dc326bc747260c8c8ea35fb2653c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#acdc9dc326bc747260c8c8ea35fb2653c">SSC_SR_RXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:acdc9dc326bc747260c8c8ea35fb2653c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Receive Enable  <br /></td></tr>
<tr class="separator:acdc9dc326bc747260c8c8ea35fb2653c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afbe5c8232b909f4f120eeab42e44b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a4afbe5c8232b909f4f120eeab42e44b0">SSC_SR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a4afbe5c8232b909f4f120eeab42e44b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Receive Ready  <br /></td></tr>
<tr class="separator:a4afbe5c8232b909f4f120eeab42e44b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aded90315eed01d0444ff6c4db20e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af4aded90315eed01d0444ff6c4db20e5">SSC_SR_RXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:af4aded90315eed01d0444ff6c4db20e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Receive Sync  <br /></td></tr>
<tr class="separator:af4aded90315eed01d0444ff6c4db20e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63eb031c1926ba0fd237b26ca3df6827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a63eb031c1926ba0fd237b26ca3df6827">SSC_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a63eb031c1926ba0fd237b26ca3df6827"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Transmit Empty  <br /></td></tr>
<tr class="separator:a63eb031c1926ba0fd237b26ca3df6827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01655b9556a9ca0d8ae74c1b92fc2883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a01655b9556a9ca0d8ae74c1b92fc2883">SSC_SR_TXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a01655b9556a9ca0d8ae74c1b92fc2883"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Transmit Enable  <br /></td></tr>
<tr class="separator:a01655b9556a9ca0d8ae74c1b92fc2883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794117122a72c63dbb8c60d46e661ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a794117122a72c63dbb8c60d46e661ecd">SSC_SR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a794117122a72c63dbb8c60d46e661ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Transmit Ready  <br /></td></tr>
<tr class="separator:a794117122a72c63dbb8c60d46e661ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3664f10ee97ffcec4ab5ba6ee3d1ee58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3664f10ee97ffcec4ab5ba6ee3d1ee58">SSC_SR_TXSYN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a3664f10ee97ffcec4ab5ba6ee3d1ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_SR) Transmit Sync  <br /></td></tr>
<tr class="separator:a3664f10ee97ffcec4ab5ba6ee3d1ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90df2e11ed2c29b7af9dd3eecc8a090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ac90df2e11ed2c29b7af9dd3eecc8a090">SSC_TCMR_CKG</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a264bf18e5a5c5aa262b5de484879d5a5">SSC_TCMR_CKG_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a773762e8d160a8d64abf9b022cf48222">SSC_TCMR_CKG_Pos</a>)))</td></tr>
<tr class="separator:ac90df2e11ed2c29b7af9dd3eecc8a090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40dee35fdbff46890c1127c8e0f34993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a40dee35fdbff46890c1127c8e0f34993">SSC_TCMR_CKG_CONTINUOUS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a40dee35fdbff46890c1127c8e0f34993"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) None  <br /></td></tr>
<tr class="separator:a40dee35fdbff46890c1127c8e0f34993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4f02577e7ea72ab6d0de512a8619a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aca4f02577e7ea72ab6d0de512a8619a9">SSC_TCMR_CKG_EN_TF_HIGH</a>&#160;&#160;&#160;(0x2u &lt;&lt; 6)</td></tr>
<tr class="memdesc:aca4f02577e7ea72ab6d0de512a8619a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Clock enabled only if TF High  <br /></td></tr>
<tr class="separator:aca4f02577e7ea72ab6d0de512a8619a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b1007300ee84d25f8e25ebc902f123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a40b1007300ee84d25f8e25ebc902f123">SSC_TCMR_CKG_EN_TF_LOW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a40b1007300ee84d25f8e25ebc902f123"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Clock enabled only if TF Low  <br /></td></tr>
<tr class="separator:a40b1007300ee84d25f8e25ebc902f123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264bf18e5a5c5aa262b5de484879d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a264bf18e5a5c5aa262b5de484879d5a5">SSC_TCMR_CKG_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a773762e8d160a8d64abf9b022cf48222">SSC_TCMR_CKG_Pos</a>)</td></tr>
<tr class="memdesc:a264bf18e5a5c5aa262b5de484879d5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Clock Gating Selection  <br /></td></tr>
<tr class="separator:a264bf18e5a5c5aa262b5de484879d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773762e8d160a8d64abf9b022cf48222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a773762e8d160a8d64abf9b022cf48222">SSC_TCMR_CKG_Pos</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a773762e8d160a8d64abf9b022cf48222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4679388624809de4234de3dd62b8314b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a4679388624809de4234de3dd62b8314b">SSC_TCMR_CKI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a4679388624809de4234de3dd62b8314b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Clock Inversion  <br /></td></tr>
<tr class="separator:a4679388624809de4234de3dd62b8314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385f54caa2bb610c140aebe0ad150600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a385f54caa2bb610c140aebe0ad150600">SSC_TCMR_CKO</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#af1db19aa9bbf6b92eefc4dc1a94332ef">SSC_TCMR_CKO_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#adc382f2afcd6c482f71be4875d476eca">SSC_TCMR_CKO_Pos</a>)))</td></tr>
<tr class="separator:a385f54caa2bb610c140aebe0ad150600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb9e67ed110c6508c752d1141cf0604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6fb9e67ed110c6508c752d1141cf0604">SSC_TCMR_CKO_CONTINUOUS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a6fb9e67ed110c6508c752d1141cf0604"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Continuous Transmit Clock, TK pin is an output  <br /></td></tr>
<tr class="separator:a6fb9e67ed110c6508c752d1141cf0604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1db19aa9bbf6b92eefc4dc1a94332ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af1db19aa9bbf6b92eefc4dc1a94332ef">SSC_TCMR_CKO_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#adc382f2afcd6c482f71be4875d476eca">SSC_TCMR_CKO_Pos</a>)</td></tr>
<tr class="memdesc:af1db19aa9bbf6b92eefc4dc1a94332ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Clock Output Mode Selection  <br /></td></tr>
<tr class="separator:af1db19aa9bbf6b92eefc4dc1a94332ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e50ef2ad6415badf2fa6092bacfc877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0e50ef2ad6415badf2fa6092bacfc877">SSC_TCMR_CKO_NONE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a0e50ef2ad6415badf2fa6092bacfc877"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) None, TK pin is an input  <br /></td></tr>
<tr class="separator:a0e50ef2ad6415badf2fa6092bacfc877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc382f2afcd6c482f71be4875d476eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#adc382f2afcd6c482f71be4875d476eca">SSC_TCMR_CKO_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:adc382f2afcd6c482f71be4875d476eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b3bc09db36b00f20543365c665189e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#af4b3bc09db36b00f20543365c665189e">SSC_TCMR_CKO_TRANSFER</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af4b3bc09db36b00f20543365c665189e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Clock only during data transfers, TK pin is an output  <br /></td></tr>
<tr class="separator:af4b3bc09db36b00f20543365c665189e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9409078cf0875bce7f8fd53b2fd74fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ac9409078cf0875bce7f8fd53b2fd74fe">SSC_TCMR_CKS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#ae089b90796e49eebab2e04ea3e38a7ac">SSC_TCMR_CKS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a94115d4f5bd6ecd14f57595072b15d3e">SSC_TCMR_CKS_Pos</a>)))</td></tr>
<tr class="separator:ac9409078cf0875bce7f8fd53b2fd74fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc4c9b6861d3a09197e40b9d9bed722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9fc4c9b6861d3a09197e40b9d9bed722">SSC_TCMR_CKS_MCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9fc4c9b6861d3a09197e40b9d9bed722"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Divided Clock  <br /></td></tr>
<tr class="separator:a9fc4c9b6861d3a09197e40b9d9bed722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae089b90796e49eebab2e04ea3e38a7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ae089b90796e49eebab2e04ea3e38a7ac">SSC_TCMR_CKS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a94115d4f5bd6ecd14f57595072b15d3e">SSC_TCMR_CKS_Pos</a>)</td></tr>
<tr class="memdesc:ae089b90796e49eebab2e04ea3e38a7ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Clock Selection  <br /></td></tr>
<tr class="separator:ae089b90796e49eebab2e04ea3e38a7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94115d4f5bd6ecd14f57595072b15d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a94115d4f5bd6ecd14f57595072b15d3e">SSC_TCMR_CKS_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a94115d4f5bd6ecd14f57595072b15d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591c367f8f47aafe313b9024687ee2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a591c367f8f47aafe313b9024687ee2bc">SSC_TCMR_CKS_RK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a591c367f8f47aafe313b9024687ee2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) RK Clock signal  <br /></td></tr>
<tr class="separator:a591c367f8f47aafe313b9024687ee2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabba655f85505e698732175260a509de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aabba655f85505e698732175260a509de">SSC_TCMR_CKS_TK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aabba655f85505e698732175260a509de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) TK pin  <br /></td></tr>
<tr class="separator:aabba655f85505e698732175260a509de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90938d7adcedb40808ad5cf8448deb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ad90938d7adcedb40808ad5cf8448deb5">SSC_TCMR_PERIOD</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a986b8749bbe20060ceabb9d29e2e0b58">SSC_TCMR_PERIOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a8d3daa7e87b601bc07cd2b852590bffe">SSC_TCMR_PERIOD_Pos</a>)))</td></tr>
<tr class="separator:ad90938d7adcedb40808ad5cf8448deb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986b8749bbe20060ceabb9d29e2e0b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a986b8749bbe20060ceabb9d29e2e0b58">SSC_TCMR_PERIOD_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a8d3daa7e87b601bc07cd2b852590bffe">SSC_TCMR_PERIOD_Pos</a>)</td></tr>
<tr class="memdesc:a986b8749bbe20060ceabb9d29e2e0b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Period Divider Selection  <br /></td></tr>
<tr class="separator:a986b8749bbe20060ceabb9d29e2e0b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3daa7e87b601bc07cd2b852590bffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a8d3daa7e87b601bc07cd2b852590bffe">SSC_TCMR_PERIOD_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a8d3daa7e87b601bc07cd2b852590bffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9791b37eb5440a882a7ded565e3fbe48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a9791b37eb5440a882a7ded565e3fbe48">SSC_TCMR_START</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a98e970b3c9086ca47652dff2c6617622">SSC_TCMR_START_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a62a1f5fd94f93f53ead0056ccef6c3ea">SSC_TCMR_START_Pos</a>)))</td></tr>
<tr class="separator:a9791b37eb5440a882a7ded565e3fbe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12d647f18d0f194c02984a30a82f254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ab12d647f18d0f194c02984a30a82f254">SSC_TCMR_START_CONTINUOUS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ab12d647f18d0f194c02984a30a82f254"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data  <br /></td></tr>
<tr class="separator:ab12d647f18d0f194c02984a30a82f254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e970b3c9086ca47652dff2c6617622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a98e970b3c9086ca47652dff2c6617622">SSC_TCMR_START_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a62a1f5fd94f93f53ead0056ccef6c3ea">SSC_TCMR_START_Pos</a>)</td></tr>
<tr class="memdesc:a98e970b3c9086ca47652dff2c6617622"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Start Selection  <br /></td></tr>
<tr class="separator:a98e970b3c9086ca47652dff2c6617622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a1f5fd94f93f53ead0056ccef6c3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a62a1f5fd94f93f53ead0056ccef6c3ea">SSC_TCMR_START_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a62a1f5fd94f93f53ead0056ccef6c3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac536853e5f98db75be32c91d8d7e1f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ac536853e5f98db75be32c91d8d7e1f6c">SSC_TCMR_START_RECEIVE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ac536853e5f98db75be32c91d8d7e1f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Receive start  <br /></td></tr>
<tr class="separator:ac536853e5f98db75be32c91d8d7e1f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc855fb659b2a084bf71f365c31db2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#adc855fb659b2a084bf71f365c31db2d9">SSC_TCMR_START_TF_EDGE</a>&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td></tr>
<tr class="memdesc:adc855fb659b2a084bf71f365c31db2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Detection of any edge on TF signal  <br /></td></tr>
<tr class="separator:adc855fb659b2a084bf71f365c31db2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570c751009dfe4050f43a0ef7782462b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a570c751009dfe4050f43a0ef7782462b">SSC_TCMR_START_TF_FALLING</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a570c751009dfe4050f43a0ef7782462b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Detection of a falling edge on TF signal  <br /></td></tr>
<tr class="separator:a570c751009dfe4050f43a0ef7782462b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b75f43a7410d9679d3d6719ac44cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a43b75f43a7410d9679d3d6719ac44cd2">SSC_TCMR_START_TF_HIGH</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a43b75f43a7410d9679d3d6719ac44cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Detection of a high level on TF signal  <br /></td></tr>
<tr class="separator:a43b75f43a7410d9679d3d6719ac44cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f405dcd7f2c76ed561d85bf9cbc2bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a5f405dcd7f2c76ed561d85bf9cbc2bee">SSC_TCMR_START_TF_LEVEL</a>&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a5f405dcd7f2c76ed561d85bf9cbc2bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Detection of any level change on TF signal  <br /></td></tr>
<tr class="separator:a5f405dcd7f2c76ed561d85bf9cbc2bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8a2de9793f7ce747149266e48ee7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6f8a2de9793f7ce747149266e48ee7af">SSC_TCMR_START_TF_LOW</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a6f8a2de9793f7ce747149266e48ee7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Detection of a low level on TF signal  <br /></td></tr>
<tr class="separator:a6f8a2de9793f7ce747149266e48ee7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3138df6fea35eda28afe5b4dc380ef28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3138df6fea35eda28afe5b4dc380ef28">SSC_TCMR_START_TF_RISING</a>&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a3138df6fea35eda28afe5b4dc380ef28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Detection of a rising edge on TF signal  <br /></td></tr>
<tr class="separator:a3138df6fea35eda28afe5b4dc380ef28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e8af004f346016e144d0c38091acee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a30e8af004f346016e144d0c38091acee">SSC_TCMR_STTDLY</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a386d8a3fd0fba70a103f9bf198a9a873">SSC_TCMR_STTDLY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a977e83009552c82bbb241397b37f5a5a">SSC_TCMR_STTDLY_Pos</a>)))</td></tr>
<tr class="separator:a30e8af004f346016e144d0c38091acee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386d8a3fd0fba70a103f9bf198a9a873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a386d8a3fd0fba70a103f9bf198a9a873">SSC_TCMR_STTDLY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a977e83009552c82bbb241397b37f5a5a">SSC_TCMR_STTDLY_Pos</a>)</td></tr>
<tr class="memdesc:a386d8a3fd0fba70a103f9bf198a9a873"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TCMR) Transmit Start Delay  <br /></td></tr>
<tr class="separator:a386d8a3fd0fba70a103f9bf198a9a873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977e83009552c82bbb241397b37f5a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a977e83009552c82bbb241397b37f5a5a">SSC_TCMR_STTDLY_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a977e83009552c82bbb241397b37f5a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2e5a43351537bdeff72b97a187764b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3b2e5a43351537bdeff72b97a187764b">SSC_TFMR_DATDEF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a3b2e5a43351537bdeff72b97a187764b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Data Default Value  <br /></td></tr>
<tr class="separator:a3b2e5a43351537bdeff72b97a187764b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f12676d1a8ddf51791b4e191732d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a89f12676d1a8ddf51791b4e191732d6f">SSC_TFMR_DATLEN</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a1bda5c854310d5ce9d2c6eccdd9f0a0d">SSC_TFMR_DATLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a073575abfa778655cba30e8d9babf39a">SSC_TFMR_DATLEN_Pos</a>)))</td></tr>
<tr class="separator:a89f12676d1a8ddf51791b4e191732d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bda5c854310d5ce9d2c6eccdd9f0a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a1bda5c854310d5ce9d2c6eccdd9f0a0d">SSC_TFMR_DATLEN_Msk</a>&#160;&#160;&#160;(0x1fu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a073575abfa778655cba30e8d9babf39a">SSC_TFMR_DATLEN_Pos</a>)</td></tr>
<tr class="memdesc:a1bda5c854310d5ce9d2c6eccdd9f0a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Data Length  <br /></td></tr>
<tr class="separator:a1bda5c854310d5ce9d2c6eccdd9f0a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073575abfa778655cba30e8d9babf39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a073575abfa778655cba30e8d9babf39a">SSC_TFMR_DATLEN_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a073575abfa778655cba30e8d9babf39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e871b80fcf5db86c08fa3fc3e67036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a79e871b80fcf5db86c08fa3fc3e67036">SSC_TFMR_DATNB</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a4c790138df7ce44ea5f2228cb8d73aa4">SSC_TFMR_DATNB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ada12620186d8a7388d073e8c6dcfe27c">SSC_TFMR_DATNB_Pos</a>)))</td></tr>
<tr class="separator:a79e871b80fcf5db86c08fa3fc3e67036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c790138df7ce44ea5f2228cb8d73aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a4c790138df7ce44ea5f2228cb8d73aa4">SSC_TFMR_DATNB_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ada12620186d8a7388d073e8c6dcfe27c">SSC_TFMR_DATNB_Pos</a>)</td></tr>
<tr class="memdesc:a4c790138df7ce44ea5f2228cb8d73aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Data Number per Frame  <br /></td></tr>
<tr class="separator:a4c790138df7ce44ea5f2228cb8d73aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada12620186d8a7388d073e8c6dcfe27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ada12620186d8a7388d073e8c6dcfe27c">SSC_TFMR_DATNB_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ada12620186d8a7388d073e8c6dcfe27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0ed6a4edcacf98e080e8a8550216ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3a0ed6a4edcacf98e080e8a8550216ed">SSC_TFMR_FSDEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a3a0ed6a4edcacf98e080e8a8550216ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Frame Sync Data Enable  <br /></td></tr>
<tr class="separator:a3a0ed6a4edcacf98e080e8a8550216ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac769e710998fa8eeb877643ec9afd551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ac769e710998fa8eeb877643ec9afd551">SSC_TFMR_FSEDGE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ac769e710998fa8eeb877643ec9afd551"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Frame Sync Edge Detection  <br /></td></tr>
<tr class="separator:ac769e710998fa8eeb877643ec9afd551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276008f5edffc356e8990a20272c3cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a276008f5edffc356e8990a20272c3cbc">SSC_TFMR_FSEDGE_NEGATIVE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a276008f5edffc356e8990a20272c3cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Negative Edge Detection  <br /></td></tr>
<tr class="separator:a276008f5edffc356e8990a20272c3cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f00f85f623b0a2791f8c79fa857078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a81f00f85f623b0a2791f8c79fa857078">SSC_TFMR_FSEDGE_POSITIVE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a81f00f85f623b0a2791f8c79fa857078"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Positive Edge Detection  <br /></td></tr>
<tr class="separator:a81f00f85f623b0a2791f8c79fa857078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807323258b3dcfa0def1421f07ca795d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a807323258b3dcfa0def1421f07ca795d">SSC_TFMR_FSLEN</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a2f1301642ac21f7002625a41bf8afd5e">SSC_TFMR_FSLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ae9a1d19f1b7c725309037ee8a91692dc">SSC_TFMR_FSLEN_Pos</a>)))</td></tr>
<tr class="separator:a807323258b3dcfa0def1421f07ca795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c88ffc21ad8f905ce78de7bbb85538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a57c88ffc21ad8f905ce78de7bbb85538">SSC_TFMR_FSLEN_EXT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a2466e43895155ced65596e40c86ea1fc">SSC_TFMR_FSLEN_EXT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a05bfa1f2279d7c38abd4fe729e753cdb">SSC_TFMR_FSLEN_EXT_Pos</a>)))</td></tr>
<tr class="separator:a57c88ffc21ad8f905ce78de7bbb85538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2466e43895155ced65596e40c86ea1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a2466e43895155ced65596e40c86ea1fc">SSC_TFMR_FSLEN_EXT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a05bfa1f2279d7c38abd4fe729e753cdb">SSC_TFMR_FSLEN_EXT_Pos</a>)</td></tr>
<tr class="memdesc:a2466e43895155ced65596e40c86ea1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) FSLEN Field Extension  <br /></td></tr>
<tr class="separator:a2466e43895155ced65596e40c86ea1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bfa1f2279d7c38abd4fe729e753cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a05bfa1f2279d7c38abd4fe729e753cdb">SSC_TFMR_FSLEN_EXT_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a05bfa1f2279d7c38abd4fe729e753cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1301642ac21f7002625a41bf8afd5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a2f1301642ac21f7002625a41bf8afd5e">SSC_TFMR_FSLEN_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ae9a1d19f1b7c725309037ee8a91692dc">SSC_TFMR_FSLEN_Pos</a>)</td></tr>
<tr class="memdesc:a2f1301642ac21f7002625a41bf8afd5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Transmit Frame Sync Length  <br /></td></tr>
<tr class="separator:a2f1301642ac21f7002625a41bf8afd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a1d19f1b7c725309037ee8a91692dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ae9a1d19f1b7c725309037ee8a91692dc">SSC_TFMR_FSLEN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ae9a1d19f1b7c725309037ee8a91692dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc4b3f786b9403fbdf309f32d7c9647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aefc4b3f786b9403fbdf309f32d7c9647">SSC_TFMR_FSOS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a006a6f6e3b4d58e7e09b7b0a40bb508b">SSC_TFMR_FSOS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a06ba2dd9581e5f97a4703097aff65ce3">SSC_TFMR_FSOS_Pos</a>)))</td></tr>
<tr class="separator:aefc4b3f786b9403fbdf309f32d7c9647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5606bcb77d8ee259746f2b7f30fcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a8f5606bcb77d8ee259746f2b7f30fcda">SSC_TFMR_FSOS_HIGH</a>&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a8f5606bcb77d8ee259746f2b7f30fcda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Driven High during data transfer  <br /></td></tr>
<tr class="separator:a8f5606bcb77d8ee259746f2b7f30fcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c9b6ae7c4622bac258807c3950ab66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a06c9b6ae7c4622bac258807c3950ab66">SSC_TFMR_FSOS_LOW</a>&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a06c9b6ae7c4622bac258807c3950ab66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Driven Low during data transfer  <br /></td></tr>
<tr class="separator:a06c9b6ae7c4622bac258807c3950ab66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006a6f6e3b4d58e7e09b7b0a40bb508b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a006a6f6e3b4d58e7e09b7b0a40bb508b">SSC_TFMR_FSOS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a06ba2dd9581e5f97a4703097aff65ce3">SSC_TFMR_FSOS_Pos</a>)</td></tr>
<tr class="memdesc:a006a6f6e3b4d58e7e09b7b0a40bb508b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Transmit Frame Sync Output Selection  <br /></td></tr>
<tr class="separator:a006a6f6e3b4d58e7e09b7b0a40bb508b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3272011e178adc13110c27f3c1aba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a2e3272011e178adc13110c27f3c1aba2">SSC_TFMR_FSOS_NEGATIVE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a2e3272011e178adc13110c27f3c1aba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Negative Pulse, TF pin is an output  <br /></td></tr>
<tr class="separator:a2e3272011e178adc13110c27f3c1aba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed68a856afde49933672c19a153af79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aed68a856afde49933672c19a153af79f">SSC_TFMR_FSOS_NONE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aed68a856afde49933672c19a153af79f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) None, TF pin is an input  <br /></td></tr>
<tr class="separator:aed68a856afde49933672c19a153af79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ba2dd9581e5f97a4703097aff65ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a06ba2dd9581e5f97a4703097aff65ce3">SSC_TFMR_FSOS_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a06ba2dd9581e5f97a4703097aff65ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29db224088bb339b20c9e2d0dc3de969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a29db224088bb339b20c9e2d0dc3de969">SSC_TFMR_FSOS_POSITIVE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a29db224088bb339b20c9e2d0dc3de969"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Positive Pulse, TF pin is an output  <br /></td></tr>
<tr class="separator:a29db224088bb339b20c9e2d0dc3de969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf74cf512f28da61731c3adbafcff26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aaf74cf512f28da61731c3adbafcff26f">SSC_TFMR_FSOS_TOGGLING</a>&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aaf74cf512f28da61731c3adbafcff26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Toggling at each start of data transfer  <br /></td></tr>
<tr class="separator:aaf74cf512f28da61731c3adbafcff26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3116a071a03980bd37c37b17638e7e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a3116a071a03980bd37c37b17638e7e39">SSC_TFMR_MSBF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a3116a071a03980bd37c37b17638e7e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TFMR) Most Significant Bit First  <br /></td></tr>
<tr class="separator:a3116a071a03980bd37c37b17638e7e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6ad095b9e6eb256b67be4d0e05f020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aca6ad095b9e6eb256b67be4d0e05f020">SSC_THR_TDAT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a8a8b999d53d8c64c5c07c4d358e50a72">SSC_THR_TDAT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aed10f8abd702bef62021152b82988b06">SSC_THR_TDAT_Pos</a>)))</td></tr>
<tr class="separator:aca6ad095b9e6eb256b67be4d0e05f020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8b999d53d8c64c5c07c4d358e50a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a8a8b999d53d8c64c5c07c4d358e50a72">SSC_THR_TDAT_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aed10f8abd702bef62021152b82988b06">SSC_THR_TDAT_Pos</a>)</td></tr>
<tr class="memdesc:a8a8b999d53d8c64c5c07c4d358e50a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_THR) Transmit Data  <br /></td></tr>
<tr class="separator:a8a8b999d53d8c64c5c07c4d358e50a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed10f8abd702bef62021152b82988b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aed10f8abd702bef62021152b82988b06">SSC_THR_TDAT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aed10f8abd702bef62021152b82988b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f10fe7a748542690ef47260fb33902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ac1f10fe7a748542690ef47260fb33902">SSC_TSHR_TSDAT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#aeb5dd76f4c46359c292c845739e597af">SSC_TSHR_TSDAT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab0b15e06f8705eb4dde007d63db671b1">SSC_TSHR_TSDAT_Pos</a>)))</td></tr>
<tr class="separator:ac1f10fe7a748542690ef47260fb33902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5dd76f4c46359c292c845739e597af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aeb5dd76f4c46359c292c845739e597af">SSC_TSHR_TSDAT_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab0b15e06f8705eb4dde007d63db671b1">SSC_TSHR_TSDAT_Pos</a>)</td></tr>
<tr class="memdesc:aeb5dd76f4c46359c292c845739e597af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_TSHR) Transmit Synchronization Data  <br /></td></tr>
<tr class="separator:aeb5dd76f4c46359c292c845739e597af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b15e06f8705eb4dde007d63db671b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#ab0b15e06f8705eb4dde007d63db671b1">SSC_TSHR_TSDAT_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab0b15e06f8705eb4dde007d63db671b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8d98c82d254f07c306ec4618901394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a2c8d98c82d254f07c306ec4618901394">SSC_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a6e3d40acea9c31e8aa6eae23eb020d1f">SSC_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:a2c8d98c82d254f07c306ec4618901394"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:a2c8d98c82d254f07c306ec4618901394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3d40acea9c31e8aa6eae23eb020d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6e3d40acea9c31e8aa6eae23eb020d1f">SSC_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a6e3d40acea9c31e8aa6eae23eb020d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da81f469a8d1223acfecccd671ebde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0da81f469a8d1223acfecccd671ebde7">SSC_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a0a626a46ed97942c9cb288c1ccd9c9bb">SSC_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:a0da81f469a8d1223acfecccd671ebde7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_VERSION) Version of the Hardware Module  <br /></td></tr>
<tr class="separator:a0da81f469a8d1223acfecccd671ebde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a626a46ed97942c9cb288c1ccd9c9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a0a626a46ed97942c9cb288c1ccd9c9bb">SSC_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0a626a46ed97942c9cb288c1ccd9c9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0e980d697f7407f79c73c9555a1a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a7e0e980d697f7407f79c73c9555a1a1a">SSC_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a7e0e980d697f7407f79c73c9555a1a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_WPMR) Write Protection Enable  <br /></td></tr>
<tr class="separator:a7e0e980d697f7407f79c73c9555a1a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128f625e6400b39d5fa4ec976da56666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a128f625e6400b39d5fa4ec976da56666">SSC_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a7be187a275ddfe23b8a1858da272aacc">SSC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aadc2a8570ee82a6d912defbd1c0d04d4">SSC_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:a128f625e6400b39d5fa4ec976da56666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be187a275ddfe23b8a1858da272aacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a7be187a275ddfe23b8a1858da272aacc">SSC_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aadc2a8570ee82a6d912defbd1c0d04d4">SSC_WPMR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:a7be187a275ddfe23b8a1858da272aacc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_WPMR) Write Protection Key  <br /></td></tr>
<tr class="separator:a7be187a275ddfe23b8a1858da272aacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bac2da515b27c22389630b3e99a9f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a4bac2da515b27c22389630b3e99a9f78">SSC_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x535343u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a4bac2da515b27c22389630b3e99a9f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0.  <br /></td></tr>
<tr class="separator:a4bac2da515b27c22389630b3e99a9f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc2a8570ee82a6d912defbd1c0d04d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#aadc2a8570ee82a6d912defbd1c0d04d4">SSC_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aadc2a8570ee82a6d912defbd1c0d04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842b1f6249a5c171786a2ae3881db56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a842b1f6249a5c171786a2ae3881db56c">SSC_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a842b1f6249a5c171786a2ae3881db56c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_WPSR) Write Protection Violation Status  <br /></td></tr>
<tr class="separator:a842b1f6249a5c171786a2ae3881db56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbf65973e943e7e2653cc10687ae629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a6dbf65973e943e7e2653cc10687ae629">SSC_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a1c4da89fbe8aa1d737f1f41bec925bdb">SSC_WPSR_WPVSRC_Pos</a>)</td></tr>
<tr class="memdesc:a6dbf65973e943e7e2653cc10687ae629"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SSC_WPSR) Write Protect Violation Source  <br /></td></tr>
<tr class="separator:a6dbf65973e943e7e2653cc10687ae629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4da89fbe8aa1d737f1f41bec925bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ssc_8h.html#a1c4da89fbe8aa1d737f1f41bec925bdb">SSC_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1c4da89fbe8aa1d737f1f41bec925bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ae2d3244231ee654599c3636908207c5c" name="ae2d3244231ee654599c3636908207c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d3244231ee654599c3636908207c5c">&#9670;&#160;</a></span>SSC_CMR_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR_DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a8f5ed60052bac141f2a1851fd8824347">SSC_CMR_DIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f701a9f0819a573dc4d048c47a45f94">SSC_CMR_DIV_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00081">81</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a8f5ed60052bac141f2a1851fd8824347" name="a8f5ed60052bac141f2a1851fd8824347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5ed60052bac141f2a1851fd8824347">&#9670;&#160;</a></span>SSC_CMR_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR_DIV_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f701a9f0819a573dc4d048c47a45f94">SSC_CMR_DIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_CMR) Clock Divider </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00080">80</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3f701a9f0819a573dc4d048c47a45f94" name="a3f701a9f0819a573dc4d048c47a45f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f701a9f0819a573dc4d048c47a45f94">&#9670;&#160;</a></span>SSC_CMR_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR_DIV_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00079">79</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9ec4d8d9af2fb7f26577a6ab092f0204" name="a9ec4d8d9af2fb7f26577a6ab092f0204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec4d8d9af2fb7f26577a6ab092f0204">&#9670;&#160;</a></span>SSC_CR_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR_RXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_CR) Receive Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00074">74</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a7595acb1cdb3449a180ce73a5cad6ae1" name="a7595acb1cdb3449a180ce73a5cad6ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7595acb1cdb3449a180ce73a5cad6ae1">&#9670;&#160;</a></span>SSC_CR_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR_RXEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_CR) Receive Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00073">73</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0d1132493efe8596cb3daa6ea549b7d5" name="a0d1132493efe8596cb3daa6ea549b7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1132493efe8596cb3daa6ea549b7d5">&#9670;&#160;</a></span>SSC_CR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR_SWRST&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_CR) Software Reset </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00077">77</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a05497659a49b097a3d51cfde04251256" name="a05497659a49b097a3d51cfde04251256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05497659a49b097a3d51cfde04251256">&#9670;&#160;</a></span>SSC_CR_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR_TXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_CR) Transmit Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00076">76</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6a7f20128838dd3df608890cc38606a4" name="a6a7f20128838dd3df608890cc38606a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f20128838dd3df608890cc38606a4">&#9670;&#160;</a></span>SSC_CR_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR_TXEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_CR) Transmit Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00075">75</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a812b0dafef18cd516155a29f119fbf16" name="a812b0dafef18cd516155a29f119fbf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812b0dafef18cd516155a29f119fbf16">&#9670;&#160;</a></span>SSC_IDR_CP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_CP0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Compare 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00260">260</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ae8d3514143d21b01497b70e82ff92910" name="ae8d3514143d21b01497b70e82ff92910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d3514143d21b01497b70e82ff92910">&#9670;&#160;</a></span>SSC_IDR_CP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_CP1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Compare 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00261">261</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0a37f2a51c3b766afc8b5e6e10e5bfcc" name="a0a37f2a51c3b766afc8b5e6e10e5bfcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a37f2a51c3b766afc8b5e6e10e5bfcc">&#9670;&#160;</a></span>SSC_IDR_OVRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_OVRUN&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Receive Overrun Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00259">259</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a299356039a863855c7ad6e021bed4dd7" name="a299356039a863855c7ad6e021bed4dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299356039a863855c7ad6e021bed4dd7">&#9670;&#160;</a></span>SSC_IDR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Receive Ready Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00258">258</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6f17f73d70f75d5c1fb5da7a514becd8" name="a6f17f73d70f75d5c1fb5da7a514becd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f17f73d70f75d5c1fb5da7a514becd8">&#9670;&#160;</a></span>SSC_IDR_RXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_RXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Rx Sync Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00263">263</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a5288b0edd0ca2738a040748643bb54c2" name="a5288b0edd0ca2738a040748643bb54c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5288b0edd0ca2738a040748643bb54c2">&#9670;&#160;</a></span>SSC_IDR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Transmit Empty Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00257">257</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9b76b95f6e3e699b1cf99e774ab8ac2a" name="a9b76b95f6e3e699b1cf99e774ab8ac2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b76b95f6e3e699b1cf99e774ab8ac2a">&#9670;&#160;</a></span>SSC_IDR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Transmit Ready Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00256">256</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af7f2c2b638652bc48c3bc6e27928c707" name="af7f2c2b638652bc48c3bc6e27928c707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f2c2b638652bc48c3bc6e27928c707">&#9670;&#160;</a></span>SSC_IDR_TXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_TXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IDR) Tx Sync Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00262">262</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a2cd1af90ccc4eba863a22e6d49fc59ea" name="a2cd1af90ccc4eba863a22e6d49fc59ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd1af90ccc4eba863a22e6d49fc59ea">&#9670;&#160;</a></span>SSC_IER_CP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_CP0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Compare 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00251">251</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a514cf159e3a3f4d869c39d025a64133c" name="a514cf159e3a3f4d869c39d025a64133c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514cf159e3a3f4d869c39d025a64133c">&#9670;&#160;</a></span>SSC_IER_CP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_CP1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Compare 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00252">252</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a597c0c2b920b8a7570140904336ad553" name="a597c0c2b920b8a7570140904336ad553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597c0c2b920b8a7570140904336ad553">&#9670;&#160;</a></span>SSC_IER_OVRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_OVRUN&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Receive Overrun Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00250">250</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a74605365152872946dd199bffcf36132" name="a74605365152872946dd199bffcf36132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74605365152872946dd199bffcf36132">&#9670;&#160;</a></span>SSC_IER_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Receive Ready Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00249">249</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ab4e404d443294ff6f5643c498658acf7" name="ab4e404d443294ff6f5643c498658acf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e404d443294ff6f5643c498658acf7">&#9670;&#160;</a></span>SSC_IER_RXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_RXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Rx Sync Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00254">254</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aeb7c8a6fb7ccd67620db9af5b60d4b61" name="aeb7c8a6fb7ccd67620db9af5b60d4b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7c8a6fb7ccd67620db9af5b60d4b61">&#9670;&#160;</a></span>SSC_IER_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Transmit Empty Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00248">248</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9ea2a67733fc84f756a99a37b44c9b4b" name="a9ea2a67733fc84f756a99a37b44c9b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea2a67733fc84f756a99a37b44c9b4b">&#9670;&#160;</a></span>SSC_IER_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Transmit Ready Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00247">247</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="adad56d3168fa39685836acfe1efcb455" name="adad56d3168fa39685836acfe1efcb455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad56d3168fa39685836acfe1efcb455">&#9670;&#160;</a></span>SSC_IER_TXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_TXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IER) Tx Sync Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00253">253</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af74d990edb2c956b987e236b5d1f0bf9" name="af74d990edb2c956b987e236b5d1f0bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74d990edb2c956b987e236b5d1f0bf9">&#9670;&#160;</a></span>SSC_IMR_CP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_CP0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Compare 0 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00269">269</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a82b039173ca9b44601e8eb45f6818184" name="a82b039173ca9b44601e8eb45f6818184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b039173ca9b44601e8eb45f6818184">&#9670;&#160;</a></span>SSC_IMR_CP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_CP1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Compare 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00270">270</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a14c42e0f5a65ab4e0978525e57379d0b" name="a14c42e0f5a65ab4e0978525e57379d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c42e0f5a65ab4e0978525e57379d0b">&#9670;&#160;</a></span>SSC_IMR_OVRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_OVRUN&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Receive Overrun Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00268">268</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="abcbf15a70b2dd93442fa113b1a7e972d" name="abcbf15a70b2dd93442fa113b1a7e972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcbf15a70b2dd93442fa113b1a7e972d">&#9670;&#160;</a></span>SSC_IMR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Receive Ready Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00267">267</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a758afe23a9b6e09d00cc2adb58cb68d3" name="a758afe23a9b6e09d00cc2adb58cb68d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758afe23a9b6e09d00cc2adb58cb68d3">&#9670;&#160;</a></span>SSC_IMR_RXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_RXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Rx Sync Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00272">272</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a5f579fa94af7339bf90e1041b1b257d2" name="a5f579fa94af7339bf90e1041b1b257d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f579fa94af7339bf90e1041b1b257d2">&#9670;&#160;</a></span>SSC_IMR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Transmit Empty Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00266">266</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9657890cef5ac456158d2164b089322e" name="a9657890cef5ac456158d2164b089322e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9657890cef5ac456158d2164b089322e">&#9670;&#160;</a></span>SSC_IMR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Transmit Ready Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00265">265</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="acd6813a6fc4437c251835addc5885a05" name="acd6813a6fc4437c251835addc5885a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6813a6fc4437c251835addc5885a05">&#9670;&#160;</a></span>SSC_IMR_TXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_TXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_IMR) Tx Sync Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00271">271</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="adf06bb787771a83bb7fd6db091ba2465" name="adf06bb787771a83bb7fd6db091ba2465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf06bb787771a83bb7fd6db091ba2465">&#9670;&#160;</a></span>SSC_RC0R_CP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC0R_CP0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a64aabafb8ac205832de9b681d0639e57">SSC_RC0R_CP0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad1e0baafa2488c0e454b897a582c40f2">SSC_RC0R_CP0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00230">230</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a64aabafb8ac205832de9b681d0639e57" name="a64aabafb8ac205832de9b681d0639e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64aabafb8ac205832de9b681d0639e57">&#9670;&#160;</a></span>SSC_RC0R_CP0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC0R_CP0_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad1e0baafa2488c0e454b897a582c40f2">SSC_RC0R_CP0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RC0R) Receive Compare Data 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00229">229</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ad1e0baafa2488c0e454b897a582c40f2" name="ad1e0baafa2488c0e454b897a582c40f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e0baafa2488c0e454b897a582c40f2">&#9670;&#160;</a></span>SSC_RC0R_CP0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC0R_CP0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00228">228</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a367977d6b152f419add981188e460fc3" name="a367977d6b152f419add981188e460fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367977d6b152f419add981188e460fc3">&#9670;&#160;</a></span>SSC_RC1R_CP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC1R_CP1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a519e1be06b4771463b6ec39a2bb34aa3">SSC_RC1R_CP1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#af6efcb9d1c46d0b38220b4d1ad1eec39">SSC_RC1R_CP1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00234">234</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a519e1be06b4771463b6ec39a2bb34aa3" name="a519e1be06b4771463b6ec39a2bb34aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519e1be06b4771463b6ec39a2bb34aa3">&#9670;&#160;</a></span>SSC_RC1R_CP1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC1R_CP1_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#af6efcb9d1c46d0b38220b4d1ad1eec39">SSC_RC1R_CP1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RC1R) Receive Compare Data 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00233">233</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af6efcb9d1c46d0b38220b4d1ad1eec39" name="af6efcb9d1c46d0b38220b4d1ad1eec39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6efcb9d1c46d0b38220b4d1ad1eec39">&#9670;&#160;</a></span>SSC_RC1R_CP1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC1R_CP1_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00232">232</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a464deae6bda3de02469e58c4cc8fee57" name="a464deae6bda3de02469e58c4cc8fee57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a464deae6bda3de02469e58c4cc8fee57">&#9670;&#160;</a></span>SSC_RCMR_CKG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a0eba5966f4847bb3e4f29c36e74ce36c">SSC_RCMR_CKG_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab616082db5c5e2d39d632ee1ae2468fe">SSC_RCMR_CKG_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00098">98</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3b2c52c765635833ac74c6d21363faf2" name="a3b2c52c765635833ac74c6d21363faf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b2c52c765635833ac74c6d21363faf2">&#9670;&#160;</a></span>SSC_RCMR_CKG_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKG_CONTINUOUS&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) None </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00099">99</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="abdc75a8b5214ca918f5bae593ac3d76c" name="abdc75a8b5214ca918f5bae593ac3d76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc75a8b5214ca918f5bae593ac3d76c">&#9670;&#160;</a></span>SSC_RCMR_CKG_EN_RF_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKG_EN_RF_HIGH&#160;&#160;&#160;(0x2u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Clock enabled only if RF High </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00101">101</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a5391f51385209dfd4e34902a317ea141" name="a5391f51385209dfd4e34902a317ea141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5391f51385209dfd4e34902a317ea141">&#9670;&#160;</a></span>SSC_RCMR_CKG_EN_RF_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKG_EN_RF_LOW&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Clock enabled only if RF Low </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00100">100</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0eba5966f4847bb3e4f29c36e74ce36c" name="a0eba5966f4847bb3e4f29c36e74ce36c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eba5966f4847bb3e4f29c36e74ce36c">&#9670;&#160;</a></span>SSC_RCMR_CKG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKG_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab616082db5c5e2d39d632ee1ae2468fe">SSC_RCMR_CKG_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Clock Gating Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00097">97</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ab616082db5c5e2d39d632ee1ae2468fe" name="ab616082db5c5e2d39d632ee1ae2468fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab616082db5c5e2d39d632ee1ae2468fe">&#9670;&#160;</a></span>SSC_RCMR_CKG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKG_Pos&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00096">96</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af195476c7a084158753562b8c7530c13" name="af195476c7a084158753562b8c7530c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af195476c7a084158753562b8c7530c13">&#9670;&#160;</a></span>SSC_RCMR_CKI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKI&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Clock Inversion </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00095">95</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9fe9dad9c7cc1fe8b0192d8dfe498727" name="a9fe9dad9c7cc1fe8b0192d8dfe498727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe9dad9c7cc1fe8b0192d8dfe498727">&#9670;&#160;</a></span>SSC_RCMR_CKO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a35f3467254bf5f94f0d32fe49ea1ecee">SSC_RCMR_CKO_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad598d8b37b64aae3f87368e62ce90851">SSC_RCMR_CKO_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00091">91</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aa3136fb5b9bcceacf6762c4bd96d7c17" name="aa3136fb5b9bcceacf6762c4bd96d7c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3136fb5b9bcceacf6762c4bd96d7c17">&#9670;&#160;</a></span>SSC_RCMR_CKO_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKO_CONTINUOUS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Continuous Receive Clock, RK pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00093">93</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a35f3467254bf5f94f0d32fe49ea1ecee" name="a35f3467254bf5f94f0d32fe49ea1ecee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f3467254bf5f94f0d32fe49ea1ecee">&#9670;&#160;</a></span>SSC_RCMR_CKO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKO_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad598d8b37b64aae3f87368e62ce90851">SSC_RCMR_CKO_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Clock Output Mode Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00090">90</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af1af78d764d64d5273c400c732626e6a" name="af1af78d764d64d5273c400c732626e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1af78d764d64d5273c400c732626e6a">&#9670;&#160;</a></span>SSC_RCMR_CKO_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKO_NONE&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) None, RK pin is an input </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00092">92</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ad598d8b37b64aae3f87368e62ce90851" name="ad598d8b37b64aae3f87368e62ce90851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad598d8b37b64aae3f87368e62ce90851">&#9670;&#160;</a></span>SSC_RCMR_CKO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKO_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00089">89</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a20dc6012a427587bd9f416252e8199bd" name="a20dc6012a427587bd9f416252e8199bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20dc6012a427587bd9f416252e8199bd">&#9670;&#160;</a></span>SSC_RCMR_CKO_TRANSFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKO_TRANSFER&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Clock only during data transfers, RK pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00094">94</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a5087122bdcd27cf7ff705fcf58f0875b" name="a5087122bdcd27cf7ff705fcf58f0875b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5087122bdcd27cf7ff705fcf58f0875b">&#9670;&#160;</a></span>SSC_RCMR_CKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a69d2e07e3536ac3c7135edbbdce044ee">SSC_RCMR_CKS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f5918dd169d1bbc1ee331ed9f569ac0">SSC_RCMR_CKS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00085">85</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ac8dcd77b8afc60511c8a0b93f949ce4b" name="ac8dcd77b8afc60511c8a0b93f949ce4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8dcd77b8afc60511c8a0b93f949ce4b">&#9670;&#160;</a></span>SSC_RCMR_CKS_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKS_MCK&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Divided Clock </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00086">86</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a69d2e07e3536ac3c7135edbbdce044ee" name="a69d2e07e3536ac3c7135edbbdce044ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d2e07e3536ac3c7135edbbdce044ee">&#9670;&#160;</a></span>SSC_RCMR_CKS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a3f5918dd169d1bbc1ee331ed9f569ac0">SSC_RCMR_CKS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Clock Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00084">84</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3f5918dd169d1bbc1ee331ed9f569ac0" name="a3f5918dd169d1bbc1ee331ed9f569ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5918dd169d1bbc1ee331ed9f569ac0">&#9670;&#160;</a></span>SSC_RCMR_CKS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKS_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00083">83</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6a6a03020179bb03b544e2d00f7fe791" name="a6a6a03020179bb03b544e2d00f7fe791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6a03020179bb03b544e2d00f7fe791">&#9670;&#160;</a></span>SSC_RCMR_CKS_RK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKS_RK&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) RK pin </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00088">88</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6a35bb440481e72a4cdb5f258e73f81a" name="a6a35bb440481e72a4cdb5f258e73f81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a35bb440481e72a4cdb5f258e73f81a">&#9670;&#160;</a></span>SSC_RCMR_CKS_TK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_CKS_TK&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) TK Clock signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00087">87</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0da871f61193233e98522eaa4024164a" name="a0da871f61193233e98522eaa4024164a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da871f61193233e98522eaa4024164a">&#9670;&#160;</a></span>SSC_RCMR_PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_PERIOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a4625d0dbb12b0c706acd0dcc46662775">SSC_RCMR_PERIOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#adb6af7dbe35e3d02585b3bda844675fb">SSC_RCMR_PERIOD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00120">120</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a4625d0dbb12b0c706acd0dcc46662775" name="a4625d0dbb12b0c706acd0dcc46662775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4625d0dbb12b0c706acd0dcc46662775">&#9670;&#160;</a></span>SSC_RCMR_PERIOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_PERIOD_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#adb6af7dbe35e3d02585b3bda844675fb">SSC_RCMR_PERIOD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Period Divider Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00119">119</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="adb6af7dbe35e3d02585b3bda844675fb" name="adb6af7dbe35e3d02585b3bda844675fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6af7dbe35e3d02585b3bda844675fb">&#9670;&#160;</a></span>SSC_RCMR_PERIOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_PERIOD_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00118">118</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a84f733caf0f35626a8e9fdafe86c86cd" name="a84f733caf0f35626a8e9fdafe86c86cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f733caf0f35626a8e9fdafe86c86cd">&#9670;&#160;</a></span>SSC_RCMR_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a83543244871dd9ab8b42ede8e4042da9">SSC_RCMR_START_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aabdf8ffc3006412877600ff7d335bf97">SSC_RCMR_START_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00104">104</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a77bdaf11b447e8b2b646087a6b882734" name="a77bdaf11b447e8b2b646087a6b882734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77bdaf11b447e8b2b646087a6b882734">&#9670;&#160;</a></span>SSC_RCMR_START_CMP_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_CMP_0&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Compare 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00113">113</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a024593dd8ba4a9a2356f024a8a40153d" name="a024593dd8ba4a9a2356f024a8a40153d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024593dd8ba4a9a2356f024a8a40153d">&#9670;&#160;</a></span>SSC_RCMR_START_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_CONTINUOUS&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00105">105</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a83543244871dd9ab8b42ede8e4042da9" name="a83543244871dd9ab8b42ede8e4042da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83543244871dd9ab8b42ede8e4042da9">&#9670;&#160;</a></span>SSC_RCMR_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aabdf8ffc3006412877600ff7d335bf97">SSC_RCMR_START_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Start Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00103">103</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aabdf8ffc3006412877600ff7d335bf97" name="aabdf8ffc3006412877600ff7d335bf97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabdf8ffc3006412877600ff7d335bf97">&#9670;&#160;</a></span>SSC_RCMR_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00102">102</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aa39c295e25b98a0d1d5fe116bf9d520b" name="aa39c295e25b98a0d1d5fe116bf9d520b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39c295e25b98a0d1d5fe116bf9d520b">&#9670;&#160;</a></span>SSC_RCMR_START_RF_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_RF_EDGE&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Detection of any edge on RF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00112">112</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a127822d8f0cea0ac4f11f5c2335ffe0d" name="a127822d8f0cea0ac4f11f5c2335ffe0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127822d8f0cea0ac4f11f5c2335ffe0d">&#9670;&#160;</a></span>SSC_RCMR_START_RF_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_RF_FALLING&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Detection of a falling edge on RF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00109">109</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a2197b595919575f3b3e6ca23a6c50619" name="a2197b595919575f3b3e6ca23a6c50619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2197b595919575f3b3e6ca23a6c50619">&#9670;&#160;</a></span>SSC_RCMR_START_RF_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_RF_HIGH&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Detection of a high level on RF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00108">108</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a16de2d677f3754151b9b5a7c2f38a4d2" name="a16de2d677f3754151b9b5a7c2f38a4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16de2d677f3754151b9b5a7c2f38a4d2">&#9670;&#160;</a></span>SSC_RCMR_START_RF_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_RF_LEVEL&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Detection of any level change on RF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00111">111</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a75df2e66841b6f684566c25ba0dcb79e" name="a75df2e66841b6f684566c25ba0dcb79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75df2e66841b6f684566c25ba0dcb79e">&#9670;&#160;</a></span>SSC_RCMR_START_RF_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_RF_LOW&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Detection of a low level on RF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00107">107</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a56ab9cb07f582301ac0ef5e5376b7c2a" name="a56ab9cb07f582301ac0ef5e5376b7c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ab9cb07f582301ac0ef5e5376b7c2a">&#9670;&#160;</a></span>SSC_RCMR_START_RF_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_RF_RISING&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Detection of a rising edge on RF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00110">110</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ae77138b37e3bada4e5964fba65b5b098" name="ae77138b37e3bada4e5964fba65b5b098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77138b37e3bada4e5964fba65b5b098">&#9670;&#160;</a></span>SSC_RCMR_START_TRANSMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_START_TRANSMIT&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Transmit start </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00106">106</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a587fbbb6211fb02a95b11cb8e0b3b9c8" name="a587fbbb6211fb02a95b11cb8e0b3b9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a587fbbb6211fb02a95b11cb8e0b3b9c8">&#9670;&#160;</a></span>SSC_RCMR_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_STOP&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Stop Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00114">114</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a55b0acc7cd2d3745df4562614d603f12" name="a55b0acc7cd2d3745df4562614d603f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b0acc7cd2d3745df4562614d603f12">&#9670;&#160;</a></span>SSC_RCMR_STTDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_STTDLY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#ae24b9f6b8fefe1a474d92d0a1f32f03e">SSC_RCMR_STTDLY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad8731c22e525a002dd8cce069c22d4ae">SSC_RCMR_STTDLY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00117">117</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ae24b9f6b8fefe1a474d92d0a1f32f03e" name="ae24b9f6b8fefe1a474d92d0a1f32f03e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24b9f6b8fefe1a474d92d0a1f32f03e">&#9670;&#160;</a></span>SSC_RCMR_STTDLY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_STTDLY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ad8731c22e525a002dd8cce069c22d4ae">SSC_RCMR_STTDLY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RCMR) Receive Start Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00116">116</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ad8731c22e525a002dd8cce069c22d4ae" name="ad8731c22e525a002dd8cce069c22d4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8731c22e525a002dd8cce069c22d4ae">&#9670;&#160;</a></span>SSC_RCMR_STTDLY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_STTDLY_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00115">115</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="adac7d50f3f63687b064a5ae6a9ec1976" name="adac7d50f3f63687b064a5ae6a9ec1976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac7d50f3f63687b064a5ae6a9ec1976">&#9670;&#160;</a></span>SSC_RFMR_DATLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_DATLEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#aca434251b9cf5c95de7599b5ba446bbe">SSC_RFMR_DATLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a74953a4b34205131a5a48f376e08c68a">SSC_RFMR_DATLEN_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00124">124</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aca434251b9cf5c95de7599b5ba446bbe" name="aca434251b9cf5c95de7599b5ba446bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca434251b9cf5c95de7599b5ba446bbe">&#9670;&#160;</a></span>SSC_RFMR_DATLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_DATLEN_Msk&#160;&#160;&#160;(0x1fu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a74953a4b34205131a5a48f376e08c68a">SSC_RFMR_DATLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Data Length </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00123">123</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a74953a4b34205131a5a48f376e08c68a" name="a74953a4b34205131a5a48f376e08c68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74953a4b34205131a5a48f376e08c68a">&#9670;&#160;</a></span>SSC_RFMR_DATLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_DATLEN_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00122">122</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a7f74aff828737ac5a064b3c0519f2755" name="a7f74aff828737ac5a064b3c0519f2755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f74aff828737ac5a064b3c0519f2755">&#9670;&#160;</a></span>SSC_RFMR_DATNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_DATNB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a60d42f9379abbda72d81b4ff83b18db0">SSC_RFMR_DATNB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#af24d7981a1aa1e9eaf0ed5a02ee32b53">SSC_RFMR_DATNB_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00129">129</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a60d42f9379abbda72d81b4ff83b18db0" name="a60d42f9379abbda72d81b4ff83b18db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d42f9379abbda72d81b4ff83b18db0">&#9670;&#160;</a></span>SSC_RFMR_DATNB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_DATNB_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#af24d7981a1aa1e9eaf0ed5a02ee32b53">SSC_RFMR_DATNB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Data Number per Frame </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00128">128</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af24d7981a1aa1e9eaf0ed5a02ee32b53" name="af24d7981a1aa1e9eaf0ed5a02ee32b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24d7981a1aa1e9eaf0ed5a02ee32b53">&#9670;&#160;</a></span>SSC_RFMR_DATNB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_DATNB_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00127">127</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="abbcbdd0b91ca49ab447e3eef096011ea" name="abbcbdd0b91ca49ab447e3eef096011ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbcbdd0b91ca49ab447e3eef096011ea">&#9670;&#160;</a></span>SSC_RFMR_FSEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSEDGE&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Frame Sync Edge Detection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00142">142</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a8f398d082b3c84407ea304185059614f" name="a8f398d082b3c84407ea304185059614f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f398d082b3c84407ea304185059614f">&#9670;&#160;</a></span>SSC_RFMR_FSEDGE_NEGATIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSEDGE_NEGATIVE&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Negative Edge Detection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00144">144</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a26cfd35fe040177701bc4013792a456c" name="a26cfd35fe040177701bc4013792a456c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26cfd35fe040177701bc4013792a456c">&#9670;&#160;</a></span>SSC_RFMR_FSEDGE_POSITIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSEDGE_POSITIVE&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Positive Edge Detection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00143">143</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a144fd0efa1c48e1b890fe9e1c890e48c" name="a144fd0efa1c48e1b890fe9e1c890e48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144fd0efa1c48e1b890fe9e1c890e48c">&#9670;&#160;</a></span>SSC_RFMR_FSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSLEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#aa95a0040d6a32aa485a1e33acb302226">SSC_RFMR_FSLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aecc243dd0ea4e2ac072608448f4ab38a">SSC_RFMR_FSLEN_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00132">132</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3e95875d0c89275f910fc165a1521a05" name="a3e95875d0c89275f910fc165a1521a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e95875d0c89275f910fc165a1521a05">&#9670;&#160;</a></span>SSC_RFMR_FSLEN_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSLEN_EXT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a570b34d865acc703b40380921b776136">SSC_RFMR_FSLEN_EXT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ac650b0d5553ebc3d21f05230aca30fb1">SSC_RFMR_FSLEN_EXT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00147">147</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a570b34d865acc703b40380921b776136" name="a570b34d865acc703b40380921b776136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570b34d865acc703b40380921b776136">&#9670;&#160;</a></span>SSC_RFMR_FSLEN_EXT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSLEN_EXT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ac650b0d5553ebc3d21f05230aca30fb1">SSC_RFMR_FSLEN_EXT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) FSLEN Field Extension </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00146">146</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ac650b0d5553ebc3d21f05230aca30fb1" name="ac650b0d5553ebc3d21f05230aca30fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac650b0d5553ebc3d21f05230aca30fb1">&#9670;&#160;</a></span>SSC_RFMR_FSLEN_EXT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSLEN_EXT_Pos&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00145">145</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aa95a0040d6a32aa485a1e33acb302226" name="aa95a0040d6a32aa485a1e33acb302226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95a0040d6a32aa485a1e33acb302226">&#9670;&#160;</a></span>SSC_RFMR_FSLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSLEN_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aecc243dd0ea4e2ac072608448f4ab38a">SSC_RFMR_FSLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Receive Frame Sync Length </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00131">131</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aecc243dd0ea4e2ac072608448f4ab38a" name="aecc243dd0ea4e2ac072608448f4ab38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecc243dd0ea4e2ac072608448f4ab38a">&#9670;&#160;</a></span>SSC_RFMR_FSLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSLEN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00130">130</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a7fcf28d7b04a3a9c5b7e1026ef253654" name="a7fcf28d7b04a3a9c5b7e1026ef253654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcf28d7b04a3a9c5b7e1026ef253654">&#9670;&#160;</a></span>SSC_RFMR_FSOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a9ff89e2c177a09e39b66ef0ebaab0910">SSC_RFMR_FSOS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a29fe8a2f08626e37f83913504009e0ea">SSC_RFMR_FSOS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00135">135</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0159c546b9cee5796ec298b4d03518d3" name="a0159c546b9cee5796ec298b4d03518d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0159c546b9cee5796ec298b4d03518d3">&#9670;&#160;</a></span>SSC_RFMR_FSOS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_HIGH&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Driven High during data transfer, RF pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00140">140</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a7402d73234db4c6a5b8d0563e9fdd08b" name="a7402d73234db4c6a5b8d0563e9fdd08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7402d73234db4c6a5b8d0563e9fdd08b">&#9670;&#160;</a></span>SSC_RFMR_FSOS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_LOW&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Driven Low during data transfer, RF pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00139">139</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9ff89e2c177a09e39b66ef0ebaab0910" name="a9ff89e2c177a09e39b66ef0ebaab0910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff89e2c177a09e39b66ef0ebaab0910">&#9670;&#160;</a></span>SSC_RFMR_FSOS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a29fe8a2f08626e37f83913504009e0ea">SSC_RFMR_FSOS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Receive Frame Sync Output Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00134">134</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a1438db9598857f32f171d12c81a9ffe7" name="a1438db9598857f32f171d12c81a9ffe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1438db9598857f32f171d12c81a9ffe7">&#9670;&#160;</a></span>SSC_RFMR_FSOS_NEGATIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_NEGATIVE&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Negative Pulse, RF pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00137">137</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="acec7c9fa9f9ec25f1d1b5c7543b7ae6f" name="acec7c9fa9f9ec25f1d1b5c7543b7ae6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec7c9fa9f9ec25f1d1b5c7543b7ae6f">&#9670;&#160;</a></span>SSC_RFMR_FSOS_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_NONE&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) None, RF pin is an input </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00136">136</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a29fe8a2f08626e37f83913504009e0ea" name="a29fe8a2f08626e37f83913504009e0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fe8a2f08626e37f83913504009e0ea">&#9670;&#160;</a></span>SSC_RFMR_FSOS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00133">133</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a59bcd626cbbd3e14d7c7959c1db8a7a0" name="a59bcd626cbbd3e14d7c7959c1db8a7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bcd626cbbd3e14d7c7959c1db8a7a0">&#9670;&#160;</a></span>SSC_RFMR_FSOS_POSITIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_POSITIVE&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Positive Pulse, RF pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00138">138</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a86615ceba54258c4af3b70f6fb4c9482" name="a86615ceba54258c4af3b70f6fb4c9482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86615ceba54258c4af3b70f6fb4c9482">&#9670;&#160;</a></span>SSC_RFMR_FSOS_TOGGLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_FSOS_TOGGLING&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Toggling at each start of data transfer, RF pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00141">141</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a31b89142343ee680b1037f62b463e956" name="a31b89142343ee680b1037f62b463e956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b89142343ee680b1037f62b463e956">&#9670;&#160;</a></span>SSC_RFMR_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_LOOP&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Loop Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00125">125</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a05ac3810bff08514bdda4a6d1fdb4a88" name="a05ac3810bff08514bdda4a6d1fdb4a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ac3810bff08514bdda4a6d1fdb4a88">&#9670;&#160;</a></span>SSC_RFMR_MSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_MSBF&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RFMR) Most Significant Bit First </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00126">126</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a864ae9935bdca4a85399ff3049a7c37f" name="a864ae9935bdca4a85399ff3049a7c37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864ae9935bdca4a85399ff3049a7c37f">&#9670;&#160;</a></span>SSC_RHR_RDAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RHR_RDAT_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aaaa8844418fcfab22981bef56c91faef">SSC_RHR_RDAT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RHR) Receive Data </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00215">215</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aaaa8844418fcfab22981bef56c91faef" name="aaaa8844418fcfab22981bef56c91faef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa8844418fcfab22981bef56c91faef">&#9670;&#160;</a></span>SSC_RHR_RDAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RHR_RDAT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00214">214</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ab4558ba00369529a19a522bd5c24dfdf" name="ab4558ba00369529a19a522bd5c24dfdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4558ba00369529a19a522bd5c24dfdf">&#9670;&#160;</a></span>SSC_RSHR_RSDAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RSHR_RSDAT_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ae499ee5569b22839b3ca9ca21e3a2eab">SSC_RSHR_RSDAT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_RSHR) Receive Synchronization Data </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00222">222</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ae499ee5569b22839b3ca9ca21e3a2eab" name="ae499ee5569b22839b3ca9ca21e3a2eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae499ee5569b22839b3ca9ca21e3a2eab">&#9670;&#160;</a></span>SSC_RSHR_RSDAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RSHR_RSDAT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00221">221</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a5dbd90c3dc6c1d19f563f5f40907d11b" name="a5dbd90c3dc6c1d19f563f5f40907d11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbd90c3dc6c1d19f563f5f40907d11b">&#9670;&#160;</a></span>SSC_SR_CP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_CP0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Compare 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00240">240</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a480ed11e0f38842d931e8ae048dabbda" name="a480ed11e0f38842d931e8ae048dabbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a480ed11e0f38842d931e8ae048dabbda">&#9670;&#160;</a></span>SSC_SR_CP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_CP1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Compare 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00241">241</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a86a15f406f24a01ccb3eac6a1181e57a" name="a86a15f406f24a01ccb3eac6a1181e57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a15f406f24a01ccb3eac6a1181e57a">&#9670;&#160;</a></span>SSC_SR_OVRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_OVRUN&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Receive Overrun </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00239">239</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="acdc9dc326bc747260c8c8ea35fb2653c" name="acdc9dc326bc747260c8c8ea35fb2653c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc9dc326bc747260c8c8ea35fb2653c">&#9670;&#160;</a></span>SSC_SR_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_RXEN&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Receive Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00245">245</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a4afbe5c8232b909f4f120eeab42e44b0" name="a4afbe5c8232b909f4f120eeab42e44b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4afbe5c8232b909f4f120eeab42e44b0">&#9670;&#160;</a></span>SSC_SR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Receive Ready </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00238">238</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af4aded90315eed01d0444ff6c4db20e5" name="af4aded90315eed01d0444ff6c4db20e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aded90315eed01d0444ff6c4db20e5">&#9670;&#160;</a></span>SSC_SR_RXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_RXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Receive Sync </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00243">243</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a63eb031c1926ba0fd237b26ca3df6827" name="a63eb031c1926ba0fd237b26ca3df6827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63eb031c1926ba0fd237b26ca3df6827">&#9670;&#160;</a></span>SSC_SR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Transmit Empty </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00237">237</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a01655b9556a9ca0d8ae74c1b92fc2883" name="a01655b9556a9ca0d8ae74c1b92fc2883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01655b9556a9ca0d8ae74c1b92fc2883">&#9670;&#160;</a></span>SSC_SR_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_TXEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Transmit Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00244">244</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a794117122a72c63dbb8c60d46e661ecd" name="a794117122a72c63dbb8c60d46e661ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794117122a72c63dbb8c60d46e661ecd">&#9670;&#160;</a></span>SSC_SR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Transmit Ready </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00236">236</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3664f10ee97ffcec4ab5ba6ee3d1ee58" name="a3664f10ee97ffcec4ab5ba6ee3d1ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3664f10ee97ffcec4ab5ba6ee3d1ee58">&#9670;&#160;</a></span>SSC_SR_TXSYN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_TXSYN&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_SR) Transmit Sync </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00242">242</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ac90df2e11ed2c29b7af9dd3eecc8a090" name="ac90df2e11ed2c29b7af9dd3eecc8a090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac90df2e11ed2c29b7af9dd3eecc8a090">&#9670;&#160;</a></span>SSC_TCMR_CKG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a264bf18e5a5c5aa262b5de484879d5a5">SSC_TCMR_CKG_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a773762e8d160a8d64abf9b022cf48222">SSC_TCMR_CKG_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00164">164</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a40dee35fdbff46890c1127c8e0f34993" name="a40dee35fdbff46890c1127c8e0f34993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40dee35fdbff46890c1127c8e0f34993">&#9670;&#160;</a></span>SSC_TCMR_CKG_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKG_CONTINUOUS&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) None </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00165">165</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aca4f02577e7ea72ab6d0de512a8619a9" name="aca4f02577e7ea72ab6d0de512a8619a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4f02577e7ea72ab6d0de512a8619a9">&#9670;&#160;</a></span>SSC_TCMR_CKG_EN_TF_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKG_EN_TF_HIGH&#160;&#160;&#160;(0x2u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Clock enabled only if TF High </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00167">167</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a40b1007300ee84d25f8e25ebc902f123" name="a40b1007300ee84d25f8e25ebc902f123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b1007300ee84d25f8e25ebc902f123">&#9670;&#160;</a></span>SSC_TCMR_CKG_EN_TF_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKG_EN_TF_LOW&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Clock enabled only if TF Low </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00166">166</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a264bf18e5a5c5aa262b5de484879d5a5" name="a264bf18e5a5c5aa262b5de484879d5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264bf18e5a5c5aa262b5de484879d5a5">&#9670;&#160;</a></span>SSC_TCMR_CKG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKG_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a773762e8d160a8d64abf9b022cf48222">SSC_TCMR_CKG_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Clock Gating Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00163">163</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a773762e8d160a8d64abf9b022cf48222" name="a773762e8d160a8d64abf9b022cf48222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773762e8d160a8d64abf9b022cf48222">&#9670;&#160;</a></span>SSC_TCMR_CKG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKG_Pos&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00162">162</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a4679388624809de4234de3dd62b8314b" name="a4679388624809de4234de3dd62b8314b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4679388624809de4234de3dd62b8314b">&#9670;&#160;</a></span>SSC_TCMR_CKI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKI&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Clock Inversion </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00161">161</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a385f54caa2bb610c140aebe0ad150600" name="a385f54caa2bb610c140aebe0ad150600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385f54caa2bb610c140aebe0ad150600">&#9670;&#160;</a></span>SSC_TCMR_CKO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#af1db19aa9bbf6b92eefc4dc1a94332ef">SSC_TCMR_CKO_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#adc382f2afcd6c482f71be4875d476eca">SSC_TCMR_CKO_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00157">157</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6fb9e67ed110c6508c752d1141cf0604" name="a6fb9e67ed110c6508c752d1141cf0604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb9e67ed110c6508c752d1141cf0604">&#9670;&#160;</a></span>SSC_TCMR_CKO_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKO_CONTINUOUS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Continuous Transmit Clock, TK pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00159">159</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af1db19aa9bbf6b92eefc4dc1a94332ef" name="af1db19aa9bbf6b92eefc4dc1a94332ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1db19aa9bbf6b92eefc4dc1a94332ef">&#9670;&#160;</a></span>SSC_TCMR_CKO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKO_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#adc382f2afcd6c482f71be4875d476eca">SSC_TCMR_CKO_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Clock Output Mode Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00156">156</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0e50ef2ad6415badf2fa6092bacfc877" name="a0e50ef2ad6415badf2fa6092bacfc877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e50ef2ad6415badf2fa6092bacfc877">&#9670;&#160;</a></span>SSC_TCMR_CKO_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKO_NONE&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) None, TK pin is an input </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00158">158</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="adc382f2afcd6c482f71be4875d476eca" name="adc382f2afcd6c482f71be4875d476eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc382f2afcd6c482f71be4875d476eca">&#9670;&#160;</a></span>SSC_TCMR_CKO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKO_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00155">155</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af4b3bc09db36b00f20543365c665189e" name="af4b3bc09db36b00f20543365c665189e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b3bc09db36b00f20543365c665189e">&#9670;&#160;</a></span>SSC_TCMR_CKO_TRANSFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKO_TRANSFER&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Clock only during data transfers, TK pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00160">160</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ac9409078cf0875bce7f8fd53b2fd74fe" name="ac9409078cf0875bce7f8fd53b2fd74fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9409078cf0875bce7f8fd53b2fd74fe">&#9670;&#160;</a></span>SSC_TCMR_CKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#ae089b90796e49eebab2e04ea3e38a7ac">SSC_TCMR_CKS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a94115d4f5bd6ecd14f57595072b15d3e">SSC_TCMR_CKS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00151">151</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9fc4c9b6861d3a09197e40b9d9bed722" name="a9fc4c9b6861d3a09197e40b9d9bed722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc4c9b6861d3a09197e40b9d9bed722">&#9670;&#160;</a></span>SSC_TCMR_CKS_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKS_MCK&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Divided Clock </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00152">152</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ae089b90796e49eebab2e04ea3e38a7ac" name="ae089b90796e49eebab2e04ea3e38a7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae089b90796e49eebab2e04ea3e38a7ac">&#9670;&#160;</a></span>SSC_TCMR_CKS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a94115d4f5bd6ecd14f57595072b15d3e">SSC_TCMR_CKS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Clock Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00150">150</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a94115d4f5bd6ecd14f57595072b15d3e" name="a94115d4f5bd6ecd14f57595072b15d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94115d4f5bd6ecd14f57595072b15d3e">&#9670;&#160;</a></span>SSC_TCMR_CKS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKS_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00149">149</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a591c367f8f47aafe313b9024687ee2bc" name="a591c367f8f47aafe313b9024687ee2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591c367f8f47aafe313b9024687ee2bc">&#9670;&#160;</a></span>SSC_TCMR_CKS_RK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKS_RK&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) RK Clock signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00153">153</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aabba655f85505e698732175260a509de" name="aabba655f85505e698732175260a509de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabba655f85505e698732175260a509de">&#9670;&#160;</a></span>SSC_TCMR_CKS_TK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_CKS_TK&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) TK pin </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00154">154</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ad90938d7adcedb40808ad5cf8448deb5" name="ad90938d7adcedb40808ad5cf8448deb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90938d7adcedb40808ad5cf8448deb5">&#9670;&#160;</a></span>SSC_TCMR_PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_PERIOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a986b8749bbe20060ceabb9d29e2e0b58">SSC_TCMR_PERIOD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a8d3daa7e87b601bc07cd2b852590bffe">SSC_TCMR_PERIOD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00184">184</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a986b8749bbe20060ceabb9d29e2e0b58" name="a986b8749bbe20060ceabb9d29e2e0b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986b8749bbe20060ceabb9d29e2e0b58">&#9670;&#160;</a></span>SSC_TCMR_PERIOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_PERIOD_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a8d3daa7e87b601bc07cd2b852590bffe">SSC_TCMR_PERIOD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Period Divider Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00183">183</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a8d3daa7e87b601bc07cd2b852590bffe" name="a8d3daa7e87b601bc07cd2b852590bffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3daa7e87b601bc07cd2b852590bffe">&#9670;&#160;</a></span>SSC_TCMR_PERIOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_PERIOD_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00182">182</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a9791b37eb5440a882a7ded565e3fbe48" name="a9791b37eb5440a882a7ded565e3fbe48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9791b37eb5440a882a7ded565e3fbe48">&#9670;&#160;</a></span>SSC_TCMR_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a98e970b3c9086ca47652dff2c6617622">SSC_TCMR_START_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a62a1f5fd94f93f53ead0056ccef6c3ea">SSC_TCMR_START_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00170">170</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ab12d647f18d0f194c02984a30a82f254" name="ab12d647f18d0f194c02984a30a82f254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12d647f18d0f194c02984a30a82f254">&#9670;&#160;</a></span>SSC_TCMR_START_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_CONTINUOUS&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Continuous, as soon as a word is written in the SSC_THR (if Transmit is enabled), and immediately after the end of transfer of the previous data </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00171">171</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a98e970b3c9086ca47652dff2c6617622" name="a98e970b3c9086ca47652dff2c6617622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e970b3c9086ca47652dff2c6617622">&#9670;&#160;</a></span>SSC_TCMR_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a62a1f5fd94f93f53ead0056ccef6c3ea">SSC_TCMR_START_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Start Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00169">169</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a62a1f5fd94f93f53ead0056ccef6c3ea" name="a62a1f5fd94f93f53ead0056ccef6c3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a1f5fd94f93f53ead0056ccef6c3ea">&#9670;&#160;</a></span>SSC_TCMR_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00168">168</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ac536853e5f98db75be32c91d8d7e1f6c" name="ac536853e5f98db75be32c91d8d7e1f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac536853e5f98db75be32c91d8d7e1f6c">&#9670;&#160;</a></span>SSC_TCMR_START_RECEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_RECEIVE&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Receive start </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00172">172</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="adc855fb659b2a084bf71f365c31db2d9" name="adc855fb659b2a084bf71f365c31db2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc855fb659b2a084bf71f365c31db2d9">&#9670;&#160;</a></span>SSC_TCMR_START_TF_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_TF_EDGE&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Detection of any edge on TF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00178">178</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a570c751009dfe4050f43a0ef7782462b" name="a570c751009dfe4050f43a0ef7782462b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570c751009dfe4050f43a0ef7782462b">&#9670;&#160;</a></span>SSC_TCMR_START_TF_FALLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_TF_FALLING&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Detection of a falling edge on TF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00175">175</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a43b75f43a7410d9679d3d6719ac44cd2" name="a43b75f43a7410d9679d3d6719ac44cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b75f43a7410d9679d3d6719ac44cd2">&#9670;&#160;</a></span>SSC_TCMR_START_TF_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_TF_HIGH&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Detection of a high level on TF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00174">174</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a5f405dcd7f2c76ed561d85bf9cbc2bee" name="a5f405dcd7f2c76ed561d85bf9cbc2bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f405dcd7f2c76ed561d85bf9cbc2bee">&#9670;&#160;</a></span>SSC_TCMR_START_TF_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_TF_LEVEL&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Detection of any level change on TF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00177">177</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6f8a2de9793f7ce747149266e48ee7af" name="a6f8a2de9793f7ce747149266e48ee7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8a2de9793f7ce747149266e48ee7af">&#9670;&#160;</a></span>SSC_TCMR_START_TF_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_TF_LOW&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Detection of a low level on TF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00173">173</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3138df6fea35eda28afe5b4dc380ef28" name="a3138df6fea35eda28afe5b4dc380ef28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3138df6fea35eda28afe5b4dc380ef28">&#9670;&#160;</a></span>SSC_TCMR_START_TF_RISING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_START_TF_RISING&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Detection of a rising edge on TF signal </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00176">176</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a30e8af004f346016e144d0c38091acee" name="a30e8af004f346016e144d0c38091acee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e8af004f346016e144d0c38091acee">&#9670;&#160;</a></span>SSC_TCMR_STTDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_STTDLY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a386d8a3fd0fba70a103f9bf198a9a873">SSC_TCMR_STTDLY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a977e83009552c82bbb241397b37f5a5a">SSC_TCMR_STTDLY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00181">181</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a386d8a3fd0fba70a103f9bf198a9a873" name="a386d8a3fd0fba70a103f9bf198a9a873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386d8a3fd0fba70a103f9bf198a9a873">&#9670;&#160;</a></span>SSC_TCMR_STTDLY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_STTDLY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a977e83009552c82bbb241397b37f5a5a">SSC_TCMR_STTDLY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TCMR) Transmit Start Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00180">180</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a977e83009552c82bbb241397b37f5a5a" name="a977e83009552c82bbb241397b37f5a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977e83009552c82bbb241397b37f5a5a">&#9670;&#160;</a></span>SSC_TCMR_STTDLY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_STTDLY_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00179">179</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3b2e5a43351537bdeff72b97a187764b" name="a3b2e5a43351537bdeff72b97a187764b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b2e5a43351537bdeff72b97a187764b">&#9670;&#160;</a></span>SSC_TFMR_DATDEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_DATDEF&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Data Default Value </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00189">189</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a89f12676d1a8ddf51791b4e191732d6f" name="a89f12676d1a8ddf51791b4e191732d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f12676d1a8ddf51791b4e191732d6f">&#9670;&#160;</a></span>SSC_TFMR_DATLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_DATLEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a1bda5c854310d5ce9d2c6eccdd9f0a0d">SSC_TFMR_DATLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a073575abfa778655cba30e8d9babf39a">SSC_TFMR_DATLEN_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00188">188</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a1bda5c854310d5ce9d2c6eccdd9f0a0d" name="a1bda5c854310d5ce9d2c6eccdd9f0a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bda5c854310d5ce9d2c6eccdd9f0a0d">&#9670;&#160;</a></span>SSC_TFMR_DATLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_DATLEN_Msk&#160;&#160;&#160;(0x1fu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a073575abfa778655cba30e8d9babf39a">SSC_TFMR_DATLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Data Length </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00187">187</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a073575abfa778655cba30e8d9babf39a" name="a073575abfa778655cba30e8d9babf39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073575abfa778655cba30e8d9babf39a">&#9670;&#160;</a></span>SSC_TFMR_DATLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_DATLEN_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00186">186</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a79e871b80fcf5db86c08fa3fc3e67036" name="a79e871b80fcf5db86c08fa3fc3e67036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e871b80fcf5db86c08fa3fc3e67036">&#9670;&#160;</a></span>SSC_TFMR_DATNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_DATNB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a4c790138df7ce44ea5f2228cb8d73aa4">SSC_TFMR_DATNB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ada12620186d8a7388d073e8c6dcfe27c">SSC_TFMR_DATNB_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00193">193</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a4c790138df7ce44ea5f2228cb8d73aa4" name="a4c790138df7ce44ea5f2228cb8d73aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c790138df7ce44ea5f2228cb8d73aa4">&#9670;&#160;</a></span>SSC_TFMR_DATNB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_DATNB_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ada12620186d8a7388d073e8c6dcfe27c">SSC_TFMR_DATNB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Data Number per Frame </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00192">192</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ada12620186d8a7388d073e8c6dcfe27c" name="ada12620186d8a7388d073e8c6dcfe27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada12620186d8a7388d073e8c6dcfe27c">&#9670;&#160;</a></span>SSC_TFMR_DATNB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_DATNB_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00191">191</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3a0ed6a4edcacf98e080e8a8550216ed" name="a3a0ed6a4edcacf98e080e8a8550216ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0ed6a4edcacf98e080e8a8550216ed">&#9670;&#160;</a></span>SSC_TFMR_FSDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSDEN&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Frame Sync Data Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00206">206</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ac769e710998fa8eeb877643ec9afd551" name="ac769e710998fa8eeb877643ec9afd551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac769e710998fa8eeb877643ec9afd551">&#9670;&#160;</a></span>SSC_TFMR_FSEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSEDGE&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Frame Sync Edge Detection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00207">207</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a276008f5edffc356e8990a20272c3cbc" name="a276008f5edffc356e8990a20272c3cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276008f5edffc356e8990a20272c3cbc">&#9670;&#160;</a></span>SSC_TFMR_FSEDGE_NEGATIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSEDGE_NEGATIVE&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Negative Edge Detection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00209">209</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a81f00f85f623b0a2791f8c79fa857078" name="a81f00f85f623b0a2791f8c79fa857078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f00f85f623b0a2791f8c79fa857078">&#9670;&#160;</a></span>SSC_TFMR_FSEDGE_POSITIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSEDGE_POSITIVE&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Positive Edge Detection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00208">208</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a807323258b3dcfa0def1421f07ca795d" name="a807323258b3dcfa0def1421f07ca795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807323258b3dcfa0def1421f07ca795d">&#9670;&#160;</a></span>SSC_TFMR_FSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSLEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a2f1301642ac21f7002625a41bf8afd5e">SSC_TFMR_FSLEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ae9a1d19f1b7c725309037ee8a91692dc">SSC_TFMR_FSLEN_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00196">196</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a57c88ffc21ad8f905ce78de7bbb85538" name="a57c88ffc21ad8f905ce78de7bbb85538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c88ffc21ad8f905ce78de7bbb85538">&#9670;&#160;</a></span>SSC_TFMR_FSLEN_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSLEN_EXT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a2466e43895155ced65596e40c86ea1fc">SSC_TFMR_FSLEN_EXT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a05bfa1f2279d7c38abd4fe729e753cdb">SSC_TFMR_FSLEN_EXT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00212">212</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a2466e43895155ced65596e40c86ea1fc" name="a2466e43895155ced65596e40c86ea1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2466e43895155ced65596e40c86ea1fc">&#9670;&#160;</a></span>SSC_TFMR_FSLEN_EXT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSLEN_EXT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a05bfa1f2279d7c38abd4fe729e753cdb">SSC_TFMR_FSLEN_EXT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) FSLEN Field Extension </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00211">211</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a05bfa1f2279d7c38abd4fe729e753cdb" name="a05bfa1f2279d7c38abd4fe729e753cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05bfa1f2279d7c38abd4fe729e753cdb">&#9670;&#160;</a></span>SSC_TFMR_FSLEN_EXT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSLEN_EXT_Pos&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00210">210</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a2f1301642ac21f7002625a41bf8afd5e" name="a2f1301642ac21f7002625a41bf8afd5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f1301642ac21f7002625a41bf8afd5e">&#9670;&#160;</a></span>SSC_TFMR_FSLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSLEN_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ae9a1d19f1b7c725309037ee8a91692dc">SSC_TFMR_FSLEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Transmit Frame Sync Length </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00195">195</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ae9a1d19f1b7c725309037ee8a91692dc" name="ae9a1d19f1b7c725309037ee8a91692dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a1d19f1b7c725309037ee8a91692dc">&#9670;&#160;</a></span>SSC_TFMR_FSLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSLEN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00194">194</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aefc4b3f786b9403fbdf309f32d7c9647" name="aefc4b3f786b9403fbdf309f32d7c9647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc4b3f786b9403fbdf309f32d7c9647">&#9670;&#160;</a></span>SSC_TFMR_FSOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a006a6f6e3b4d58e7e09b7b0a40bb508b">SSC_TFMR_FSOS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#a06ba2dd9581e5f97a4703097aff65ce3">SSC_TFMR_FSOS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00199">199</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a8f5606bcb77d8ee259746f2b7f30fcda" name="a8f5606bcb77d8ee259746f2b7f30fcda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5606bcb77d8ee259746f2b7f30fcda">&#9670;&#160;</a></span>SSC_TFMR_FSOS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_HIGH&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Driven High during data transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00204">204</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a06c9b6ae7c4622bac258807c3950ab66" name="a06c9b6ae7c4622bac258807c3950ab66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c9b6ae7c4622bac258807c3950ab66">&#9670;&#160;</a></span>SSC_TFMR_FSOS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_LOW&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Driven Low during data transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00203">203</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a006a6f6e3b4d58e7e09b7b0a40bb508b" name="a006a6f6e3b4d58e7e09b7b0a40bb508b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006a6f6e3b4d58e7e09b7b0a40bb508b">&#9670;&#160;</a></span>SSC_TFMR_FSOS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a06ba2dd9581e5f97a4703097aff65ce3">SSC_TFMR_FSOS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Transmit Frame Sync Output Selection </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00198">198</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a2e3272011e178adc13110c27f3c1aba2" name="a2e3272011e178adc13110c27f3c1aba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3272011e178adc13110c27f3c1aba2">&#9670;&#160;</a></span>SSC_TFMR_FSOS_NEGATIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_NEGATIVE&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Negative Pulse, TF pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00201">201</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aed68a856afde49933672c19a153af79f" name="aed68a856afde49933672c19a153af79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed68a856afde49933672c19a153af79f">&#9670;&#160;</a></span>SSC_TFMR_FSOS_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_NONE&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) None, TF pin is an input </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00200">200</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a06ba2dd9581e5f97a4703097aff65ce3" name="a06ba2dd9581e5f97a4703097aff65ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ba2dd9581e5f97a4703097aff65ce3">&#9670;&#160;</a></span>SSC_TFMR_FSOS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00197">197</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a29db224088bb339b20c9e2d0dc3de969" name="a29db224088bb339b20c9e2d0dc3de969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29db224088bb339b20c9e2d0dc3de969">&#9670;&#160;</a></span>SSC_TFMR_FSOS_POSITIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_POSITIVE&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Positive Pulse, TF pin is an output </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00202">202</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aaf74cf512f28da61731c3adbafcff26f" name="aaf74cf512f28da61731c3adbafcff26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf74cf512f28da61731c3adbafcff26f">&#9670;&#160;</a></span>SSC_TFMR_FSOS_TOGGLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_FSOS_TOGGLING&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Toggling at each start of data transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00205">205</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3116a071a03980bd37c37b17638e7e39" name="a3116a071a03980bd37c37b17638e7e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3116a071a03980bd37c37b17638e7e39">&#9670;&#160;</a></span>SSC_TFMR_MSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_MSBF&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TFMR) Most Significant Bit First </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00190">190</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aca6ad095b9e6eb256b67be4d0e05f020" name="aca6ad095b9e6eb256b67be4d0e05f020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6ad095b9e6eb256b67be4d0e05f020">&#9670;&#160;</a></span>SSC_THR_TDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR_TDAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a8a8b999d53d8c64c5c07c4d358e50a72">SSC_THR_TDAT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aed10f8abd702bef62021152b82988b06">SSC_THR_TDAT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00219">219</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a8a8b999d53d8c64c5c07c4d358e50a72" name="a8a8b999d53d8c64c5c07c4d358e50a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8b999d53d8c64c5c07c4d358e50a72">&#9670;&#160;</a></span>SSC_THR_TDAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR_TDAT_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aed10f8abd702bef62021152b82988b06">SSC_THR_TDAT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_THR) Transmit Data </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00218">218</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aed10f8abd702bef62021152b82988b06" name="aed10f8abd702bef62021152b82988b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed10f8abd702bef62021152b82988b06">&#9670;&#160;</a></span>SSC_THR_TDAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR_TDAT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00217">217</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ac1f10fe7a748542690ef47260fb33902" name="ac1f10fe7a748542690ef47260fb33902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f10fe7a748542690ef47260fb33902">&#9670;&#160;</a></span>SSC_TSHR_TSDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR_TSDAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#aeb5dd76f4c46359c292c845739e597af">SSC_TSHR_TSDAT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab0b15e06f8705eb4dde007d63db671b1">SSC_TSHR_TSDAT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00226">226</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aeb5dd76f4c46359c292c845739e597af" name="aeb5dd76f4c46359c292c845739e597af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb5dd76f4c46359c292c845739e597af">&#9670;&#160;</a></span>SSC_TSHR_TSDAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR_TSDAT_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#ab0b15e06f8705eb4dde007d63db671b1">SSC_TSHR_TSDAT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_TSHR) Transmit Synchronization Data </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00225">225</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ab0b15e06f8705eb4dde007d63db671b1" name="ab0b15e06f8705eb4dde007d63db671b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b15e06f8705eb4dde007d63db671b1">&#9670;&#160;</a></span>SSC_TSHR_TSDAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR_TSDAT_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00224">224</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a2c8d98c82d254f07c306ec4618901394" name="a2c8d98c82d254f07c306ec4618901394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8d98c82d254f07c306ec4618901394">&#9670;&#160;</a></span>SSC_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2ssc_8h.html#a6e3d40acea9c31e8aa6eae23eb020d1f">SSC_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00287">287</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6e3d40acea9c31e8aa6eae23eb020d1f" name="a6e3d40acea9c31e8aa6eae23eb020d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3d40acea9c31e8aa6eae23eb020d1f">&#9670;&#160;</a></span>SSC_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00286">286</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0da81f469a8d1223acfecccd671ebde7" name="a0da81f469a8d1223acfecccd671ebde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da81f469a8d1223acfecccd671ebde7">&#9670;&#160;</a></span>SSC_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_VERSION_VERSION_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a0a626a46ed97942c9cb288c1ccd9c9bb">SSC_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_VERSION) Version of the Hardware Module </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00285">285</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0a626a46ed97942c9cb288c1ccd9c9bb" name="a0a626a46ed97942c9cb288c1ccd9c9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a626a46ed97942c9cb288c1ccd9c9bb">&#9670;&#160;</a></span>SSC_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00284">284</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a7e0e980d697f7407f79c73c9555a1a1a" name="a7e0e980d697f7407f79c73c9555a1a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0e980d697f7407f79c73c9555a1a1a">&#9670;&#160;</a></span>SSC_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_WPMR) Write Protection Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00274">274</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a128f625e6400b39d5fa4ec976da56666" name="a128f625e6400b39d5fa4ec976da56666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128f625e6400b39d5fa4ec976da56666">&#9670;&#160;</a></span>SSC_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2ssc_8h.html#a7be187a275ddfe23b8a1858da272aacc">SSC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ssc_8h.html#aadc2a8570ee82a6d912defbd1c0d04d4">SSC_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00277">277</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a7be187a275ddfe23b8a1858da272aacc" name="a7be187a275ddfe23b8a1858da272aacc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be187a275ddfe23b8a1858da272aacc">&#9670;&#160;</a></span>SSC_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#aadc2a8570ee82a6d912defbd1c0d04d4">SSC_WPMR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_WPMR) Write Protection Key </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00276">276</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a4bac2da515b27c22389630b3e99a9f78" name="a4bac2da515b27c22389630b3e99a9f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bac2da515b27c22389630b3e99a9f78">&#9670;&#160;</a></span>SSC_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x535343u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00278">278</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aadc2a8570ee82a6d912defbd1c0d04d4" name="aadc2a8570ee82a6d912defbd1c0d04d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc2a8570ee82a6d912defbd1c0d04d4">&#9670;&#160;</a></span>SSC_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00275">275</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a842b1f6249a5c171786a2ae3881db56c" name="a842b1f6249a5c171786a2ae3881db56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842b1f6249a5c171786a2ae3881db56c">&#9670;&#160;</a></span>SSC_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_WPSR) Write Protection Violation Status </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00280">280</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a6dbf65973e943e7e2653cc10687ae629" name="a6dbf65973e943e7e2653cc10687ae629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbf65973e943e7e2653cc10687ae629">&#9670;&#160;</a></span>SSC_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2ssc_8h.html#a1c4da89fbe8aa1d737f1f41bec925bdb">SSC_WPSR_WPVSRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SSC_WPSR) Write Protect Violation Source </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00282">282</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a1c4da89fbe8aa1d737f1f41bec925bdb" name="a1c4da89fbe8aa1d737f1f41bec925bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4da89fbe8aa1d737f1f41bec925bdb">&#9670;&#160;</a></span>SSC_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00281">281</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
