

================================================================
== Vivado HLS Report for 'hls_real2xfft_Loop_real2xfft_output_proc'
================================================================
* Date:           Fri Jul  8 12:12:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.07|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |  511|  512|  512|  512| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- real2xfft_output  |  511|  511|         1|          1|          1|   512|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i1* %dout_V_last_V, i32* %dout_V_data, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i16* %windowed_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str138, [1 x i8]* @p_str139, [1 x i8]* @p_str140, [1 x i8]* @p_str141)

ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i16* %windowed_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137)

ST_1: stg_6 [1/1] 1.57ns
newFuncRoot:3  br label %0


 <State 2>: 2.07ns
ST_2: i1 [1/1] 0.00ns
:0  %i1 = phi i10 [ 0, %newFuncRoot ], [ %tmp, %0 ], [ 0, %.exitStub ]

ST_2: i21_cast [1/1] 0.00ns
:1  %i21_cast = zext i10 %i1 to i11

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_2: tmp_3 [1/1] 0.00ns
:4  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str3)

ST_2: stg_12 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp_data_M_real_V [1/1] 1.00ns
:6  %tmp_data_M_real_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %windowed_0)

ST_2: tmp_data_M_imag_V [1/1] 1.00ns
:7  %tmp_data_M_imag_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %windowed_1)

ST_2: tmp_last_V [1/1] 2.07ns
:8  %tmp_last_V = icmp eq i10 %i1, -2

ST_2: tmp_data [1/1] 0.00ns
:9  %tmp_data = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_data_M_imag_V, i16 %tmp_data_M_real_V)

ST_2: stg_17 [1/1] 0.00ns
:10  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dout_V_data, i1* %dout_V_last_V, i32 %tmp_data, i1 %tmp_last_V)

ST_2: empty_36 [1/1] 0.00ns
:11  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str3, i32 %tmp_3)

ST_2: i [1/1] 1.84ns
:12  %i = add i11 2, %i21_cast

ST_2: tmp [1/1] 0.00ns
:13  %tmp = trunc i11 %i to i10

ST_2: tmp_6 [1/1] 0.00ns
:14  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i, i32 10)

ST_2: stg_22 [1/1] 0.00ns
:15  br i1 %tmp_6, label %.exitStub, label %0

ST_2: stg_23 [1/1] 0.00ns
.exitStub:0  call void (...)* @_ssdm_op_Return()

ST_2: stg_24 [1/1] 0.00ns
.exitStub:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
