<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>Transciever_OneLane</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./Transciever_OneLane.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./Transciever_OneLane_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./Transciever_OneLane.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="COREFIFO_C12::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="COREFIFO_C13::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="PF_XCVR_ERM_C8::work" state="GOOD" type="1"/><module file="hdl\Synchronizer.vhd" module_class="HdlModule" name="Synchronizer" state="GOOD" type="2"/><module file="hdl\Transceiver_LaneStatus.vhd" module_class="HdlModule" name="Transceiver_LaneStatus" state="GOOD" type="2"/><module file="hdl/AlignmentLane_Fifo.vhd" id_library="Private" id_name="AlignmentLane_Fifo" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="AlignmentLane_Fifo" state="GOOD" type="4"/><module file="hdl/RxLaneControl.vhd" id_library="Private" id_name="RxLaneControl" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="RxLaneControl" state="GOOD" type="4"/><module file="hdl/TxLaneControl.vhd" id_library="Private" id_name="TxLaneControl" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="TxLaneControl" state="GOOD" type="4"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>CLKS_FROM_TXPLL_0</name><busType library="busdef.clock" name="PF_TXPLL_XCVR_CLK" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>CLKS_FROM_TXPLL_0_TX_PLL_LOCK_0</componentSignalName><busSignalName>LOCK</busSignalName></signal><signal><componentSignalName>CLKS_FROM_TXPLL_0_TX_BIT_CLK_0</componentSignalName><busSignalName>BIT_CLK</busSignalName></signal><signal><componentSignalName>CLKS_FROM_TXPLL_0_TX_PLL_REF_CLK_0</componentSignalName><busSignalName>REF_CLK_TO_LANE</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_IN</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_RXD_P</componentSignalName><busSignalName>LANE0_RXD_P</busSignalName></signal><signal><componentSignalName>LANE0_RXD_N</componentSignalName><busSignalName>LANE0_RXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_OUT</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_TXD_P</componentSignalName><busSignalName>LANE0_TXD_P</busSignalName></signal><signal><componentSignalName>LANE0_TXD_N</componentSignalName><busSignalName>LANE0_TXD_N</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>Input_MainData_Read</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Empty_For_NonAll</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Data_Go</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Clock</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_RST_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Synced</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_ILAS_Go</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_CLK</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Read_Enable</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Reser_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE0_RXD_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_RXD_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>SYNC_OK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Fault</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Fault_CLR</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE_CLK_REF</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLKS_FROM_TXPLL_0_TX_PLL_LOCK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLKS_FROM_TXPLL_0_TX_BIT_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLKS_FROM_TXPLL_0_TX_PLL_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>StatusVector</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE_RX_DATA</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE_RX_K</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_Data</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>