

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Fri Apr 28 22:20:34 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16777221|  16777221|  16777221|  16777221|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  16777219|  16777219|         5|          1|          1|  16777216|    yes   |
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     621|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    1092|
|Memory           |       54|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     387|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       54|      0|     387|    1956|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT |
    +-------------------------+----------------------+---------+-------+---+-----+
    |computeS4_1_mux_6g8j_U6  |computeS4_1_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_1_mux_6g8j_U7  |computeS4_1_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_1_mux_6g8j_U8  |computeS4_1_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_1_mux_6g8j_U9  |computeS4_1_mux_6g8j  |        0|      0|  0|  273|
    +-------------------------+----------------------+---------+-------+---+-----+
    |Total                    |                      |        0|      0|  0| 1092|
    +-------------------------+----------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights20_m_weights_3_U  |Conv1DMac_new_weicud  |       12|  0|   0|  32768|    6|     1|       196608|
    |weights20_m_weights_2_U  |Conv1DMac_new_weidEe  |       14|  0|   0|  32768|    7|     1|       229376|
    |weights20_m_weights_1_U  |Conv1DMac_new_weieOg  |       14|  0|   0|  32768|    7|     1|       229376|
    |weights20_m_weights_s_U  |Conv1DMac_new_weifYi  |       14|  0|   0|  32768|    7|     1|       229376|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       54|  0|   0| 131072|   27|     4|       884736|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_fu_722_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_4_fu_792_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_57_fu_652_p2             |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_fu_582_p2                |     *    |      0|  0|  41|           6|           8|
    |indvar_flatten_next2_fu_417_p2    |     +    |      0|  0|  32|           1|          25|
    |indvar_flatten_op_fu_549_p2       |     +    |      0|  0|  24|          17|           1|
    |macRegisters_0_V_fu_887_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_907_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_926_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_945_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_471_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_7_1_fu_1242_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_2_fu_1381_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_3_fu_1520_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_fu_1103_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_543_p2                    |     +    |      0|  0|  17|          10|           1|
    |tmp1_fu_881_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_901_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_920_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_939_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_6_fu_531_p2                   |     +    |      0|  0|  22|          15|          15|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_893_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_912_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_931_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_873_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_5_mid_fu_465_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten2_fu_411_p2       |   icmp   |      0|  0|  18|          25|          26|
    |exitcond_flatten_fu_423_p2        |   icmp   |      0|  0|  18|          17|          16|
    |tmp_14_fu_642_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_16_1_fu_712_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_16_2_fu_782_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_16_3_fu_852_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_40_fu_459_p2                  |   icmp   |      0|  0|  13|          10|          11|
    |tmp_9_fu_537_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_11_fu_618_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_688_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_21_fu_758_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_25_fu_828_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_8_fu_477_p2                   |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_555_p3     |  select  |      0|  0|  17|           1|           1|
    |nm_mid2_fu_519_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_429_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_511_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_445_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_483_p3                 |  select  |      0|  0|  10|           1|           1|
    |tmp_3_mid2_fu_503_p3              |  select  |      0|  0|  15|           1|          15|
    |tmp_3_mid_fu_437_p3               |  select  |      0|  0|  15|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_453_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 621|         279|         295|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten2_reg_335    |   9|          2|   25|         50|
    |indvar_flatten_reg_346     |   9|          2|   17|         34|
    |macRegisters_0_V_2_fu_254  |   9|          2|    8|         16|
    |macRegisters_1_V_2_fu_258  |   9|          2|    8|         16|
    |macRegisters_2_V_2_fu_262  |   9|          2|    8|         16|
    |macRegisters_3_V_2_fu_266  |   9|          2|    8|         16|
    |nm_reg_357                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_368                 |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   98|        198|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1563  |   1|   0|    1|          0|
    |indvar_flatten2_reg_335     |  25|   0|   25|          0|
    |indvar_flatten_reg_346      |  17|   0|   17|          0|
    |macRegisters_0_V_2_fu_254   |   8|   0|    8|          0|
    |macRegisters_1_V_2_fu_258   |   8|   0|    8|          0|
    |macRegisters_2_V_2_fu_262   |   8|   0|    8|          0|
    |macRegisters_3_V_2_fu_266   |   8|   0|    8|          0|
    |nm_reg_357                  |   7|   0|    7|          0|
    |nm_t_mid2_reg_1572          |   6|   0|    6|          0|
    |p_Val2_7_1_reg_1689         |   8|   0|    8|          0|
    |p_Val2_7_2_reg_1694         |   8|   0|    8|          0|
    |p_Val2_7_3_reg_1699         |   8|   0|    8|          0|
    |p_Val2_7_reg_1684           |   8|   0|    8|          0|
    |sf_reg_368                  |  10|   0|   10|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_14_reg_1634             |   1|   0|    1|          0|
    |tmp_16_1_reg_1649           |   1|   0|    1|          0|
    |tmp_16_2_reg_1664           |   1|   0|    1|          0|
    |tmp_16_3_reg_1679           |   1|   0|    1|          0|
    |tmp_28_reg_1624             |   7|   0|    7|          0|
    |tmp_31_reg_1639             |   8|   0|    8|          0|
    |tmp_33_reg_1654             |   8|   0|    8|          0|
    |tmp_35_reg_1669             |   8|   0|    8|          0|
    |tmp_48_reg_1629             |   1|   0|    1|          0|
    |tmp_51_reg_1644             |   1|   0|    1|          0|
    |tmp_54_reg_1659             |   1|   0|    1|          0|
    |tmp_57_reg_1674             |   1|   0|    1|          0|
    |tmp_6_reg_1585              |  15|   0|   15|          0|
    |tmp_9_reg_1590              |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1563  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1572          |  64|  32|    6|          0|
    |tmp_9_reg_1590              |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 387|  96|  203|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |     in_V_V    |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
+----------------+-----+-----+------------+---------------+--------------+

