##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for EMITE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. EMITE_IntClock:R)
		5.2::Critical Path Report for (EMITE_IntClock:R vs. EMITE_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK       | Frequency: 56.69 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: EMITE_IntClock  | Frequency: 48.92 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       EMITE_IntClock  41666.7          24028       N/A              N/A         N/A              N/A         N/A              N/A         
EMITE_IntClock  EMITE_IntClock  1.30417e+007     13021227    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  29131         EMITE_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.69 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24028p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14169
-------------------------------------   ----- 
End-of-path arrival time (ps)           14169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         1948   1948  24028  RISE       1
\EMITE:BUART:rx_postpoll\/main_1         macrocell6      5274   7222  24028  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10572  24028  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3597  14169  24028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for EMITE_IntClock
********************************************
Clock: EMITE_IntClock
Frequency: 48.92 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13021227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14429
-------------------------------------   ----- 
End-of-path arrival time (ps)           14429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q                macrocell17     1250   1250  13021227  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_4     macrocell5      6223   7473  13021227  RISE       1
\EMITE:BUART:rx_bitclk_enable\/q          macrocell5      3350  10823  13021227  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3607  14429  13021227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. EMITE_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24028p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14169
-------------------------------------   ----- 
End-of-path arrival time (ps)           14169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         1948   1948  24028  RISE       1
\EMITE:BUART:rx_postpoll\/main_1         macrocell6      5274   7222  24028  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10572  24028  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3597  14169  24028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (EMITE_IntClock:R vs. EMITE_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13021227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14429
-------------------------------------   ----- 
End-of-path arrival time (ps)           14429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q                macrocell17     1250   1250  13021227  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_4     macrocell5      6223   7473  13021227  RISE       1
\EMITE:BUART:rx_bitclk_enable\/q          macrocell5      3350  10823  13021227  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3607  14429  13021227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24028p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14169
-------------------------------------   ----- 
End-of-path arrival time (ps)           14169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         1948   1948  24028  RISE       1
\EMITE:BUART:rx_postpoll\/main_1         macrocell6      5274   7222  24028  RISE       1
\EMITE:BUART:rx_postpoll\/q              macrocell6      3350  10572  24028  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3597  14169  24028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_state_2\/main_10
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 24548p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13609
-------------------------------------   ----- 
End-of-path arrival time (ps)           13609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       1948   1948  24028  RISE       1
\EMITE:BUART:rx_state_2_split\/main_10  macrocell22   6014   7962  24548  RISE       1
\EMITE:BUART:rx_state_2_split\/q        macrocell22   3350  11312  24548  RISE       1
\EMITE:BUART:rx_state_2\/main_10        macrocell17   2297  13609  24548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_state_0\/main_10
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 29307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       1948   1948  24028  RISE       1
\EMITE:BUART:rx_state_0\/main_10  macrocell14   6902   8850  29307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:pollcount_1\/main_9
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       1948   1948  24028  RISE       1
\EMITE:BUART:pollcount_1\/main_9  macrocell20   6025   7973  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:pollcount_0\/main_8
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       1948   1948  24028  RISE       1
\EMITE:BUART:pollcount_0\/main_8  macrocell21   6025   7973  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_status_3\/main_6
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 30935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       1948   1948  24028  RISE       1
\EMITE:BUART:rx_status_3\/main_6  macrocell23   5274   7222  30935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \EMITE:BUART:rx_last\/main_0
Capture Clock  : \EMITE:BUART:rx_last\/clock_0
Path slack     : 30935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. EMITE_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell1       1948   1948  24028  RISE       1
\EMITE:BUART:rx_last\/main_0  macrocell24   5274   7222  30935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_last\/clock_0                              macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13021227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14429
-------------------------------------   ----- 
End-of-path arrival time (ps)           14429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q                macrocell17     1250   1250  13021227  RISE       1
\EMITE:BUART:rx_bitclk_enable\/main_4     macrocell5      6223   7473  13021227  RISE       1
\EMITE:BUART:rx_bitclk_enable\/q          macrocell5      3350  10823  13021227  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3607  14429  13021227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:txn\/main_7
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13022548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15609
-------------------------------------   ----- 
End-of-path arrival time (ps)           15609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q      macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:txn_split\/main_6  macrocell1    7368   8618  13022548  RISE       1
\EMITE:BUART:txn_split\/q       macrocell1    3350  11968  13022548  RISE       1
\EMITE:BUART:txn\/main_7        macrocell12   3641  15609  13022548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \EMITE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023361p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -5360
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q            macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_counter_load\/main_4  macrocell4    6027   7277  13023361  RISE       1
\EMITE:BUART:rx_counter_load\/q       macrocell4    3350  10627  13023361  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/load   count7cell    2318  12946  13023361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \EMITE:BUART:sRX:RxSts\/status_1
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13027499p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13667
-------------------------------------   ----- 
End-of-path arrival time (ps)           13667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  13027499  RISE       1
\EMITE:BUART:rx_status_1\/main_1                 macrocell8      4498   8078  13027499  RISE       1
\EMITE:BUART:rx_status_1\/q                      macrocell8      3350  11428  13027499  RISE       1
\EMITE:BUART:sRX:RxSts\/status_1                 statusicell1    2240  13667  13027499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \EMITE:BUART:sRX:RxSts\/status_0
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13027503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13664
-------------------------------------   ----- 
End-of-path arrival time (ps)           13664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  13027499  RISE       1
\EMITE:BUART:rx_status_0\/main_3                 macrocell7      4498   8078  13027503  RISE       1
\EMITE:BUART:rx_status_0\/q                      macrocell7      3350  11428  13027503  RISE       1
\EMITE:BUART:sRX:RxSts\/status_0                 statusicell1    2236  13664  13027503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \EMITE:BUART:sRX:RxSts\/status_4
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13028313p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12854
-------------------------------------   ----- 
End-of-path arrival time (ps)           12854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028313  RISE       1
\EMITE:BUART:rx_status_4\/main_1                 macrocell9      2319   5899  13028313  RISE       1
\EMITE:BUART:rx_status_4\/q                      macrocell9      3350   9249  13028313  RISE       1
\EMITE:BUART:sRX:RxSts\/status_4                 statusicell1    3604  12854  13028313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028871p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q                macrocell13     1250   1250  13023418  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5536   6786  13028871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:sRX:RxSts\/reset
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13029166p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Recovery time                                                     0
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:reset_sr\/main_0                macrocell2     5692   6902  13029166  RISE       1
\EMITE:BUART:reset_sr\/q                     macrocell2     3350  10252  13029166  RISE       1
\EMITE:BUART:sRX:RxSts\/reset                statusicell1   2248  12501  13029166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_3\/main_8
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13029271p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8886
-------------------------------------   ---- 
End-of-path arrival time (ps)           8886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13024183  RISE       1
\EMITE:BUART:rx_state_3\/main_8         macrocell16   6946   8886  13029271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_2\/main_8
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13029271p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8886
-------------------------------------   ---- 
End-of-path arrival time (ps)           8886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13024183  RISE       1
\EMITE:BUART:rx_state_2\/main_8         macrocell17   6946   8886  13029271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_3\/main_7
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13029314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024224  RISE       1
\EMITE:BUART:rx_state_3\/main_7         macrocell16   6902   8842  13029314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_2\/main_7
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13029314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024224  RISE       1
\EMITE:BUART:rx_state_2\/main_7         macrocell17   6902   8842  13029314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \EMITE:BUART:rx_state_1\/main_3
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13029547p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  13027499  RISE       1
\EMITE:BUART:rx_state_1\/main_3                  macrocell13     5029   8609  13029547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_load_fifo\/main_8
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13029831p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13024183  RISE       1
\EMITE:BUART:rx_load_fifo\/main_8       macrocell15   6386   8326  13029831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_load_fifo\/main_7
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13029871p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024224  RISE       1
\EMITE:BUART:rx_load_fifo\/main_7       macrocell15   6346   8286  13029871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_status_3\/main_1
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13030257p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q        macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_status_3\/main_1  macrocell23   6650   7900  13030257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_4
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13030380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q      macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_bitclk\/main_4  macrocell18   6526   7776  13030380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q               macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_3  macrocell19   6526   7776  13030380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_5
Path End       : \EMITE:BUART:rx_state_0\/main_7
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7772
-------------------------------------   ---- 
End-of-path arrival time (ps)           7772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13024224  RISE       1
\EMITE:BUART:rx_state_0\/main_7         macrocell14   5832   7772  13030385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:txn\/main_5
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q  macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:txn\/main_5    macrocell12   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_1\/main_5
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_state_1\/main_5  macrocell13   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_status_3\/main_3
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13030683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q        macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_status_3\/main_3  macrocell23   6224   7474  13030683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_0\/main_4
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030879p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_state_0\/main_4  macrocell14   6027   7277  13030879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_0\/main_1
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13030961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q       macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:rx_state_0\/main_1  macrocell14   5946   7196  13030961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_3\/main_2
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13031038p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_state_3\/main_2  macrocell16   5869   7119  13031038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_2\/main_2
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13031038p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_state_2\/main_2  macrocell17   5869   7119  13031038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:txn\/main_3
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13031150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q  macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:txn\/main_3    macrocell12   5757   7007  13031150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_1\/main_2
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13031150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_state_1\/main_2  macrocell13   5757   7007  13031150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q                macrocell14     1250   1250  13021325  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3249   4499  13031158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:HalfDuplexSend_last\/main_0
Capture Clock  : \EMITE:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 13031254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:HalfDuplexSend_last\/main_0     macrocell11    5692   6902  13031254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:HalfDuplexSend_last\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:txn\/main_0
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13031255p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:txn\/main_0                     macrocell12    5692   6902  13031255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_1\/main_0
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13031255p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:rx_state_1\/main_0              macrocell13    5692   6902  13031255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_bitclk\/main_0
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13031537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:rx_bitclk\/main_0               macrocell18    5410   6620  13031537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_2
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031610p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q         macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_load_fifo\/main_2  macrocell15   5297   6547  13031610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_load_fifo\/q
Path End       : \EMITE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \EMITE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3130
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_load_fifo\/q            macrocell15     1250   1250  13028946  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   5585   6835  13031702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_0
Path End       : \EMITE:BUART:pollcount_1\/main_7
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13031732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022387  RISE       1
\EMITE:BUART:pollcount_1\/main_7        macrocell20   4485   6425  13031732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_0
Path End       : \EMITE:BUART:pollcount_0\/main_7
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13031732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022387  RISE       1
\EMITE:BUART:pollcount_0\/main_7        macrocell21   4485   6425  13031732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : \EMITE:BUART:rx_bitclk\/main_6
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13031798p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13022421  RISE       1
\EMITE:BUART:rx_bitclk\/main_6          macrocell18   4419   6359  13031798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:pollcount_1\/main_4
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13031888p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q        macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:pollcount_1\/main_4  macrocell20   5019   6269  13031888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:pollcount_0\/main_4
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13031888p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q        macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:pollcount_0\/main_4  macrocell21   5019   6269  13031888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_3\/main_4
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13031889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_state_3\/main_4  macrocell16   5018   6268  13031889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_state_2\/main_4
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13031889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q       macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_state_2\/main_4  macrocell17   5018   6268  13031889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_2\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_4
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_2\/q         macrocell17   1250   1250  13021227  RISE       1
\EMITE:BUART:rx_load_fifo\/main_4  macrocell15   4998   6248  13031909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:pollcount_1\/main_2
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13032061p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q        macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:pollcount_1\/main_2  macrocell20   4846   6096  13032061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:pollcount_0\/main_2
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13032061p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q        macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:pollcount_0\/main_2  macrocell21   4846   6096  13032061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_load_fifo\/main_0
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032084p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:rx_load_fifo\/main_0            macrocell15    4863   6073  13032084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:txn\/main_4
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13032204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q  macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:txn\/main_4    macrocell12   4703   5953  13032204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_1\/main_4
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13032204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_state_1\/main_4  macrocell13   4703   5953  13032204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_status_3\/main_2
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13032215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q        macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_status_3\/main_2  macrocell23   4692   5942  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_load_fifo\/main_6
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032290p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026395  RISE       1
\EMITE:BUART:rx_load_fifo\/main_6       macrocell15   3927   5867  13032290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_3\/main_6
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13032300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026395  RISE       1
\EMITE:BUART:rx_state_3\/main_6         macrocell16   3916   5856  13032300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_2\/main_6
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13032300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026395  RISE       1
\EMITE:BUART:rx_state_2\/main_6         macrocell17   3916   5856  13032300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_0
Path End       : \EMITE:BUART:rx_bitclk\/main_7
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13032319p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13022387  RISE       1
\EMITE:BUART:rx_bitclk\/main_7          macrocell18   3898   5838  13032319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : \EMITE:BUART:pollcount_1\/main_6
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13032348p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13022421  RISE       1
\EMITE:BUART:pollcount_1\/main_6        macrocell20   3869   5809  13032348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_1
Path End       : \EMITE:BUART:pollcount_0\/main_6
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13032348p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13022421  RISE       1
\EMITE:BUART:pollcount_0\/main_6        macrocell21   3869   5809  13032348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_0\/main_3
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13032361p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_state_0\/main_3  macrocell14   4546   5796  13032361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_1
Path End       : \EMITE:BUART:rx_state_2\/main_0
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13032383p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  13026719  RISE       1
\EMITE:BUART:rx_state_2\/main_0              macrocell17    4564   5774  13032383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_3\/main_0
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13032531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:rx_state_3\/main_0              macrocell16    4415   5625  13032531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_2\/main_1
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13032531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:rx_state_2\/main_1              macrocell17    4415   5625  13032531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:pollcount_1\/main_0
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13032532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:pollcount_1\/main_0             macrocell20    4415   5625  13032532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:pollcount_0\/main_0
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13032532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:pollcount_0\/main_0             macrocell21    4415   5625  13032532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_3
Path End       : \EMITE:BUART:rx_state_2\/main_9
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13032641p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13026558  RISE       1
\EMITE:BUART:rx_state_2\/main_9         macrocell17   3575   5515  13032641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_4
Path End       : \EMITE:BUART:rx_state_0\/main_8
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13032665p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13024183  RISE       1
\EMITE:BUART:rx_state_0\/main_8         macrocell14   3551   5491  13032665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_2
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13032697p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q      macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_bitclk\/main_2  macrocell18   4210   5460  13032697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032697p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q               macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_1  macrocell19   4210   5460  13032697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:txn\/main_6
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13032717p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q  macrocell18   1250   1250  13023273  RISE       1
\EMITE:BUART:txn\/main_6   macrocell12   4190   5440  13032717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_1\/main_6
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13032717p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13023273  RISE       1
\EMITE:BUART:rx_state_1\/main_6  macrocell13   4190   5440  13032717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_status_3\/main_4
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13032726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q         macrocell18   1250   1250  13023273  RISE       1
\EMITE:BUART:rx_status_3\/main_4  macrocell23   4181   5431  13032726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_1
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q      macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:rx_bitclk\/main_1  macrocell18   4061   5311  13032846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q               macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_0  macrocell19   4061   5311  13032846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_1
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13032847p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q         macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:rx_load_fifo\/main_1  macrocell15   4060   5310  13032847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_0\/main_5
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13032889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13023273  RISE       1
\EMITE:BUART:rx_state_0\/main_5  macrocell14   4018   5268  13032889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : \EMITE:BUART:rx_bitclk\/main_5
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13032937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13022600  RISE       1
\EMITE:BUART:rx_bitclk\/main_5          macrocell18   3279   5219  13032937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : \EMITE:BUART:pollcount_1\/main_5
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13032954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13022600  RISE       1
\EMITE:BUART:pollcount_1\/main_5        macrocell20   3263   5203  13032954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_2
Path End       : \EMITE:BUART:pollcount_0\/main_5
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13032954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13022600  RISE       1
\EMITE:BUART:pollcount_0\/main_5        macrocell21   3263   5203  13032954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:pollcount_1\/main_1
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13032968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q        macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:pollcount_1\/main_1  macrocell20   3939   5189  13032968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:pollcount_0\/main_1
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13032968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q        macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:pollcount_0\/main_1  macrocell21   3939   5189  13032968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_3\/main_1
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13032968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q       macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:rx_state_3\/main_1  macrocell16   3938   5188  13032968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_3\/main_3
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_state_3\/main_3  macrocell16   3602   4852  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_2\/main_3
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q       macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_state_2\/main_3  macrocell17   3602   4852  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_3
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q         macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_load_fifo\/main_3  macrocell15   3601   4851  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sRX:RxBitCounter\/count_6
Path End       : \EMITE:BUART:rx_state_0\/main_6
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13026395  RISE       1
\EMITE:BUART:rx_state_0\/main_6         macrocell14   2802   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:pollcount_1\/main_3
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13033440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q        macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:pollcount_1\/main_3  macrocell20   3466   4716  13033440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:pollcount_0\/main_3
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13033440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q        macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:pollcount_0\/main_3  macrocell21   3466   4716  13033440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_bitclk\/main_3
Capture Clock  : \EMITE:BUART:rx_bitclk\/clock_0
Path slack     : 13033442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q      macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_bitclk\/main_3  macrocell18   3465   4715  13033442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_3\/q
Path End       : \EMITE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \EMITE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_3\/q               macrocell16   1250   1250  13022760  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/main_2  macrocell19   3465   4715  13033442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_stop1_reg\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_1\/q
Path End       : \EMITE:BUART:rx_state_0\/main_9
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033489p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_1\/q      macrocell20   1250   1250  13026619  RISE       1
\EMITE:BUART:rx_state_0\/main_9  macrocell14   3417   4667  13033489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:rx_state_0\/main_11
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q       macrocell21   1250   1250  13026635  RISE       1
\EMITE:BUART:rx_state_0\/main_11  macrocell14   3405   4655  13033502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_1\/q
Path End       : \EMITE:BUART:rx_status_3\/main_5
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13033526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_1\/q       macrocell20   1250   1250  13026619  RISE       1
\EMITE:BUART:rx_status_3\/main_5  macrocell23   3380   4630  13033526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:rx_status_3\/main_7
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13033542p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q       macrocell21   1250   1250  13026635  RISE       1
\EMITE:BUART:rx_status_3\/main_7  macrocell23   3365   4615  13033542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_0\/q
Path End       : \EMITE:BUART:rx_state_0\/main_2
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13033625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_0\/q       macrocell14   1250   1250  13021325  RISE       1
\EMITE:BUART:rx_state_0\/main_2  macrocell14   3282   4532  13033625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_3\/main_5
Capture Clock  : \EMITE:BUART:rx_state_3\/clock_0
Path slack     : 13033803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13023273  RISE       1
\EMITE:BUART:rx_state_3\/main_5  macrocell16   3104   4354  13033803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_state_2\/main_5
Capture Clock  : \EMITE:BUART:rx_state_2\/clock_0
Path slack     : 13033803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q        macrocell18   1250   1250  13023273  RISE       1
\EMITE:BUART:rx_state_2\/main_5  macrocell17   3104   4354  13033803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_2\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_bitclk\/q
Path End       : \EMITE:BUART:rx_load_fifo\/main_5
Capture Clock  : \EMITE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_bitclk\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_bitclk\/q          macrocell18   1250   1250  13023273  RISE       1
\EMITE:BUART:rx_load_fifo\/main_5  macrocell15   3089   4339  13033817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_load_fifo\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:txn\/main_2
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13033914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q  macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:txn\/main_2    macrocell12   2993   4243  13033914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_state_1\/main_1
Capture Clock  : \EMITE:BUART:rx_state_1\/clock_0
Path slack     : 13033914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q       macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:rx_state_1\/main_1  macrocell13   2993   4243  13033914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_state_1\/q
Path End       : \EMITE:BUART:rx_status_3\/main_0
Capture Clock  : \EMITE:BUART:rx_status_3\/clock_0
Path slack     : 13034049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_1\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_state_1\/q        macrocell13   1250   1250  13023418  RISE       1
\EMITE:BUART:rx_status_3\/main_0  macrocell23   2858   4108  13034049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_1\/q
Path End       : \EMITE:BUART:pollcount_1\/main_8
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13034262p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_1\/q       macrocell20   1250   1250  13026619  RISE       1
\EMITE:BUART:pollcount_1\/main_8  macrocell20   2645   3895  13034262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:pollcount_1\/main_10
Capture Clock  : \EMITE:BUART:pollcount_1\/clock_0
Path slack     : 13034300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q        macrocell21   1250   1250  13026635  RISE       1
\EMITE:BUART:pollcount_1\/main_10  macrocell20   2607   3857  13034300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:pollcount_0\/q
Path End       : \EMITE:BUART:pollcount_0\/main_9
Capture Clock  : \EMITE:BUART:pollcount_0\/clock_0
Path slack     : 13034300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:pollcount_0\/q       macrocell21   1250   1250  13026635  RISE       1
\EMITE:BUART:pollcount_0\/main_9  macrocell21   2607   3857  13034300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:pollcount_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \EMITE:BUART:rx_state_0\/main_0
Capture Clock  : \EMITE:BUART:rx_state_0\/clock_0
Path slack     : 13034325p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  13021812  RISE       1
\EMITE:BUART:rx_state_0\/main_0              macrocell14    2622   3832  13034325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_state_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:txn\/q
Path End       : \EMITE:BUART:txn\/main_1
Capture Clock  : \EMITE:BUART:txn\/clock_0
Path slack     : 13034657p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\EMITE:BUART:txn\/q       macrocell12   1250   1250  13034657  RISE       1
\EMITE:BUART:txn\/main_1  macrocell12   2250   3500  13034657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:txn\/clock_0                                  macrocell12         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EMITE:BUART:rx_status_3\/q
Path End       : \EMITE:BUART:sRX:RxSts\/status_3
Capture Clock  : \EMITE:BUART:sRX:RxSts\/clock
Path slack     : 13035906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (EMITE_IntClock:R#1 vs. EMITE_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\EMITE:BUART:rx_status_3\/q       macrocell23    1250   1250  13035906  RISE       1
\EMITE:BUART:sRX:RxSts\/status_3  statusicell1   4011   5261  13035906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EMITE:BUART:sRX:RxSts\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

