--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml sequenceTestSchema.twx sequenceTestSchema.ncd -o
sequenceTestSchema.twr sequenceTestSchema.pcf

Design file:              sequenceTestSchema.ncd
Physical constraint file: sequenceTestSchema.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6478 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.111ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_0 (SLICE_X1Y64.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_11 (FF)
  Destination:          XLXI_1/clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_11 to XLXI_1/clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y69.YQ       Tcko                  0.511   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_11
    SLICE_X0Y68.F1       net (fanout=9)        0.715   XLXI_1/clock_counter<11>
    SLICE_X0Y68.X        Tilo                  0.660   N73
                                                       XLXI_1/present_state_cmp_eq000021_SW1
    SLICE_X2Y69.G2       net (fanout=1)        1.020   N73
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y64.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y64.CLK      Tsrck                 0.794   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (3.897ns logic, 4.213ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_14 (FF)
  Destination:          XLXI_1/clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.092 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_14 to XLXI_1/clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.XQ       Tcko                  0.514   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    SLICE_X3Y68.G2       net (fanout=7)        1.082   XLXI_1/clock_counter<14>
    SLICE_X3Y68.Y        Tilo                  0.612   XLXI_1/present_state_cmp_eq0000
                                                       XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X2Y69.G1       net (fanout=3)        0.666   N51
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y64.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y64.CLK      Tsrck                 0.794   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.078ns (3.852ns logic, 4.226ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y68.XQ       Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X0Y68.F2       net (fanout=8)        0.696   XLXI_1/clock_counter<8>
    SLICE_X0Y68.X        Tilo                  0.660   N73
                                                       XLXI_1/present_state_cmp_eq000021_SW1
    SLICE_X2Y69.G2       net (fanout=1)        1.020   N73
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y64.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y64.CLK      Tsrck                 0.794   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (3.900ns logic, 4.194ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_1 (SLICE_X1Y64.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_11 (FF)
  Destination:          XLXI_1/clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_11 to XLXI_1/clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y69.YQ       Tcko                  0.511   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_11
    SLICE_X0Y68.F1       net (fanout=9)        0.715   XLXI_1/clock_counter<11>
    SLICE_X0Y68.X        Tilo                  0.660   N73
                                                       XLXI_1/present_state_cmp_eq000021_SW1
    SLICE_X2Y69.G2       net (fanout=1)        1.020   N73
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y64.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y64.CLK      Tsrck                 0.794   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (3.897ns logic, 4.213ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_14 (FF)
  Destination:          XLXI_1/clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.092 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_14 to XLXI_1/clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.XQ       Tcko                  0.514   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    SLICE_X3Y68.G2       net (fanout=7)        1.082   XLXI_1/clock_counter<14>
    SLICE_X3Y68.Y        Tilo                  0.612   XLXI_1/present_state_cmp_eq0000
                                                       XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X2Y69.G1       net (fanout=3)        0.666   N51
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y64.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y64.CLK      Tsrck                 0.794   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.078ns (3.852ns logic, 4.226ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y68.XQ       Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X0Y68.F2       net (fanout=8)        0.696   XLXI_1/clock_counter<8>
    SLICE_X0Y68.X        Tilo                  0.660   N73
                                                       XLXI_1/present_state_cmp_eq000021_SW1
    SLICE_X2Y69.G2       net (fanout=1)        1.020   N73
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y64.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y64.CLK      Tsrck                 0.794   XLXI_1/clock_counter<0>
                                                       XLXI_1/clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (3.900ns logic, 4.194ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/clock_counter_2 (SLICE_X1Y65.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_11 (FF)
  Destination:          XLXI_1/clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_11 to XLXI_1/clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y69.YQ       Tcko                  0.511   XLXI_1/clock_counter<10>
                                                       XLXI_1/clock_counter_11
    SLICE_X0Y68.F1       net (fanout=9)        0.715   XLXI_1/clock_counter<11>
    SLICE_X0Y68.X        Tilo                  0.660   N73
                                                       XLXI_1/present_state_cmp_eq000021_SW1
    SLICE_X2Y69.G2       net (fanout=1)        1.020   N73
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y65.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y65.CLK      Tsrck                 0.794   XLXI_1/clock_counter<2>
                                                       XLXI_1/clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (3.897ns logic, 4.213ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_14 (FF)
  Destination:          XLXI_1/clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.092 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_14 to XLXI_1/clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.XQ       Tcko                  0.514   XLXI_1/clock_counter<14>
                                                       XLXI_1/clock_counter_14
    SLICE_X3Y68.G2       net (fanout=7)        1.082   XLXI_1/clock_counter<14>
    SLICE_X3Y68.Y        Tilo                  0.612   XLXI_1/present_state_cmp_eq0000
                                                       XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X2Y69.G1       net (fanout=3)        0.666   N51
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y65.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y65.CLK      Tsrck                 0.794   XLXI_1/clock_counter<2>
                                                       XLXI_1/clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      8.078ns (3.852ns logic, 4.226ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/clock_counter_8 (FF)
  Destination:          XLXI_1/clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/clock_counter_8 to XLXI_1/clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y68.XQ       Tcko                  0.514   XLXI_1/clock_counter<8>
                                                       XLXI_1/clock_counter_8
    SLICE_X0Y68.F2       net (fanout=8)        0.696   XLXI_1/clock_counter<8>
    SLICE_X0Y68.X        Tilo                  0.660   N73
                                                       XLXI_1/present_state_cmp_eq000021_SW1
    SLICE_X2Y69.G2       net (fanout=1)        1.020   N73
    SLICE_X2Y69.Y        Tilo                  0.660   XLXI_1/present_state_FSM_Out2116
                                                       XLXI_1/present_state_cmp_eq00011
    SLICE_X12Y68.F3      net (fanout=5)        1.189   XLXI_1/present_state_cmp_eq0001
    SLICE_X12Y68.X       Tilo                  0.660   XLXI_1/present_state_FSM_Out259
                                                       XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.F1      net (fanout=1)        0.600   XLXI_1/present_state_FSM_Out259
    SLICE_X13Y71.X       Tilo                  0.612   XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/present_state_FSM_Out2141
    SLICE_X1Y65.SR       net (fanout=8)        0.689   XLXI_1/present_state_cmp_eq0009
    SLICE_X1Y65.CLK      Tsrck                 0.794   XLXI_1/clock_counter<2>
                                                       XLXI_1/clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (3.900ns logic, 4.194ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_24/present_state_FSM_FFd27 (SLICE_X35Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/present_state_FSM_FFd28 (FF)
  Destination:          XLXI_24/present_state_FSM_FFd27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/present_state_FSM_FFd28 to XLXI_24/present_state_FSM_FFd27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y72.YQ      Tcko                  0.409   XLXI_24/present_state_FSM_FFd28
                                                       XLXI_24/present_state_FSM_FFd28
    SLICE_X35Y73.BX      net (fanout=2)        0.342   XLXI_24/present_state_FSM_FFd28
    SLICE_X35Y73.CLK     Tckdi       (-Th)    -0.080   XLXI_24/present_state_FSM_FFd27
                                                       XLXI_24/present_state_FSM_FFd27
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.489ns logic, 0.342ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/present_state_FSM_FFd11 (SLICE_X35Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/present_state_FSM_FFd12 (FF)
  Destination:          XLXI_24/present_state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/present_state_FSM_FFd12 to XLXI_24/present_state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y76.XQ      Tcko                  0.411   XLXI_24/present_state_FSM_FFd12
                                                       XLXI_24/present_state_FSM_FFd12
    SLICE_X35Y77.BX      net (fanout=2)        0.363   XLXI_24/present_state_FSM_FFd12
    SLICE_X35Y77.CLK     Tckdi       (-Th)    -0.080   XLXI_24/present_state_FSM_FFd11
                                                       XLXI_24/present_state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.491ns logic, 0.363ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/tempData_11 (SLICE_X33Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/tempDataBuffor_11 (FF)
  Destination:          XLXI_24/tempData_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_24/tempDataBuffor_11 to XLXI_24/tempData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.XQ      Tcko                  0.412   XLXI_24/tempDataBuffor<11>
                                                       XLXI_24/tempDataBuffor_11
    SLICE_X33Y41.BX      net (fanout=2)        0.363   XLXI_24/tempDataBuffor<11>
    SLICE_X33Y41.CLK     Tckdi       (-Th)    -0.080   XLXI_24/tempData<11>
                                                       XLXI_24/tempData_11
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.492ns logic, 0.363ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_1/present_state_FSM_FFd1/CLK
  Logical resource: XLXI_1/present_state_FSM_FFd1/CK
  Location pin: SLICE_X14Y68.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_1/present_state_FSM_FFd1/CLK
  Logical resource: XLXI_1/present_state_FSM_FFd1/CK
  Location pin: SLICE_X14Y68.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_24/read_counter<3>/CLK
  Logical resource: XLXI_24/read_counter_3/CK
  Location pin: SLICE_X34Y50.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    8.111|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6478 paths, 0 nets, and 1781 connections

Design statistics:
   Minimum period:   8.111ns{1}   (Maximum frequency: 123.289MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 22 13:26:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 127 MB



