./sim_define.v

// LIBRARY
-v ../../../../PDK/FE/Verilog_Model/m18gm180s_verilog_081128/m18gm180s_neg.v
-v ../../../../PDK/FE/Verilog_Model/hgi1113tp1_040907/models/hgi1113tp1.v

//////// GATE ///////////////////
../../syn/output/pad_TOP.gate.v

../../testbench/testbench_pad.v
