set -tmpdir "D:/Documents/Code/Verilog/FPGA_in_class/10_4_2024/dff_async_reset/xst/projnav.tmp"
set -xsthdpdir "D:/Documents/Code/Verilog/FPGA_in_class/10_4_2024/dff_async_reset/xst"
elaborate
-ifn dff.prj
-ifmt mixed
