
---------- Begin Simulation Statistics ----------
simSeconds                                   0.037942                       # Number of seconds simulated (Second)
simTicks                                  37941507000                       # Number of ticks simulated (Tick)
finalTick                                 37941507000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    527.37                       # Real time elapsed on the host (Second)
hostTickRate                                 71945153                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                    189695501                       # Number of instructions simulated (Count)
simOps                                      214973782                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   359703                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     407636                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         75883015                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       215790708                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      431                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      215629239                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2055                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               817356                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            558274                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 141                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            75740072                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.846964                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.588502                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  27544220     36.37%     36.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3067266      4.05%     40.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1669397      2.20%     42.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  11236602     14.84%     57.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   8974913     11.85%     69.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  11410792     15.07%     84.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   3049720      4.03%     88.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   6035855      7.97%     96.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2751307      3.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              75740072                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   32210     39.96%     39.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     39.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1180      1.46%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     41.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     19      0.02%     41.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.02%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     41.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  32197     39.95%     81.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14980     18.59%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     12512685      5.80%      5.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     126745615     58.78%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7656      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2720      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     12511141      5.80%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     25023763     11.60%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     12511170      5.80%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     25659077     11.90%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       655285      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      215629239                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.841601                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               80600                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000374                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                331838300                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               128892876                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       127882196                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                175242905                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                87715715                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        87585627                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   128085705                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    75111449                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         215595185                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      25646593                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     34054                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 454                       # Number of nop insts executed (Count)
system.cpu.numRefs                           26300313                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       19359200                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       653720                       # Number of stores executed (Count)
system.cpu.numRate                           2.841152                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1492                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          142943                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   189695501                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     214973782                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.400025                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.400025                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.499841                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.499841                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  196349803                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  93160574                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  187679611                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    81925845                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   81932010                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 157343968                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      229                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       25600192                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        661174                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        10090                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17091                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                19511541                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          19433127                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             23104                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              7182760                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                15457                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 7179799                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999588                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17608                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 39                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6667                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1340                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5327                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          676                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          799699                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             290                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             22978                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     75619198                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.842848                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.409102                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        32288890     42.70%     42.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10478544     13.86%     56.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         5109281      6.76%     63.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3314475      4.38%     67.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2626446      3.47%     71.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          103616      0.14%     71.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           32687      0.04%     71.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          208689      0.28%     71.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        21456570     28.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     75619198                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            189695619                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              214973900                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    26079784                       # Number of memory references committed (Count)
system.cpu.commit.loads                      25456806                       # Number of loads committed (Count)
system.cpu.commit.amos                            114                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         122                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   19287547                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         87526151                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   145889113                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11042                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     12503433      5.82%      5.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    126367426     58.78%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7081      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2572      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     12503371      5.82%     70.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     25006743     11.63%     82.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     82.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     12503395      5.82%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     25456806     11.84%     99.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       622978      0.29%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    214973900                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      21456570                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       25451978                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          25451978                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      25451978                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         25451978                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       703222                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          703222                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       703222                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         703222                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  56350999591                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  56350999591                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  56350999591                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  56350999591                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     26155200                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      26155200                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     26155200                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     26155200                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.026887                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.026887                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.026887                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.026887                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 80132.589127                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 80132.589127                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 80132.589127                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 80132.589127                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       891521                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          481                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        16974                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      52.522741                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    60.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       426069                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            426069                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        62772                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         62772                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        62772                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        62772                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       640450                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       640450                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       640450                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       640450                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  51419855816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  51419855816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  51419855816                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  51419855816                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.024487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.024487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.024487                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.024487                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80287.072864                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 80287.072864                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80287.072864                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 80287.072864                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 639432                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     25258025                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        25258025                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       274297                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        274297                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  21677303000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  21677303000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     25532322                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     25532322                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010743                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010743                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 79028.582157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 79028.582157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        59310                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        59310                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       214987                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       214987                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  17376913500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  17376913500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008420                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008420                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 80827.740747                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 80827.740747                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          108                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             108                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       385000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       385000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          114                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          114                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.052632                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.052632                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 64166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 64166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       379000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       379000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.052632                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.052632                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 63166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 63166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       193953                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         193953                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       428794                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       428794                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  34669521683                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  34669521683                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       622747                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       622747                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.688552                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.688552                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 80853.560645                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 80853.560645                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3462                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3462                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       425332                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       425332                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  34038898408                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  34038898408                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.682993                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.682993                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80029.008887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80029.008887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.015176                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             26092542                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             640456                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              40.740569                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.015176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          596                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          324                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          105261712                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         105261712                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 15058578                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              29276034                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  30272934                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1108181                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  24345                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7148324                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   873                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              216018057                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2938                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           16907290                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      190883932                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    19511541                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7198747                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      58801812                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   50378                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  757                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4969                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  16854725                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8592                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           75740072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.855975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.559711                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 43590618     57.55%     57.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   327207      0.43%     57.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1707749      2.25%     60.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   134355      0.18%     60.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2913551      3.85%     64.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  4928803      6.51%     70.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   509947      0.67%     71.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   214658      0.28%     71.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 21413184     28.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             75740072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.257127                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.515503                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       16852041                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          16852041                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      16852041                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         16852041                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2684                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2684                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2684                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2684                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    180249999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    180249999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    180249999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    180249999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     16854725                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      16854725                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     16854725                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     16854725                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000159                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000159                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000159                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000159                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67157.227645                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67157.227645                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67157.227645                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67157.227645                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          602                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             43                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1841                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1841                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          586                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           586                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          586                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          586                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2098                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2098                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2098                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    141890500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    141890500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    141890500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    141890500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000124                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000124                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000124                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000124                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67631.315539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67631.315539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67631.315539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67631.315539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1841                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     16852041                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        16852041                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2684                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2684                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    180249999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    180249999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     16854725                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     16854725                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000159                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000159                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67157.227645                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67157.227645                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          586                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          586                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2098                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2098                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    141890500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    141890500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67631.315539                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67631.315539                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.896558                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             16854138                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2097                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            8037.261803                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.896558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999596                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999596                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           67420997                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          67420997                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     24345                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   25864870                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   441926                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              215791593                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                16273                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 25600192                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  661174                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   425                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    209899                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    35226                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7929                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        17545                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                25474                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                215479252                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               215467823                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 172295160                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 268676085                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.839474                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.641275                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       31937                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  143386                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  96                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  38196                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9284                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  14935                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           25456806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.339089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.208373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25175183     98.89%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 3959      0.02%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8118      0.03%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2202      0.01%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1723      0.01%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  857      0.00%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1018      0.00%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1084      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  994      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  798      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1209      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1985      0.01%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2371      0.01%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7668      0.03%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             189495      0.74%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2649      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3100      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              12451      0.05%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1480      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3604      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               8660      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1276      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                537      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                484      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1526      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                676      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1228      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1520      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1241      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                972      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            16738      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1959                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             25456806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  24345                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 15500085                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                27037986                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38967                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  30745834                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2392855                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              215944662                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                201636                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1568983                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102348                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 132272                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           282291122                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   532806422                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                196766197                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                100160383                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             281210524                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1080598                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     391                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 100                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8130993                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        269919405                       # The number of ROB reads (Count)
system.cpu.rob.writes                       431668930                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                189695501                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  214973782                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    55                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    416                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4604                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      5020                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   416                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4604                       # number of overall hits (Count)
system.l2.overallHits::total                     5020                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1682                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               635705                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  637387                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1682                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              635705                       # number of overall misses (Count)
system.l2.overallMisses::total                 637387                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       134228000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     50390393000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        50524621000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      134228000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    50390393000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       50524621000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2098                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             640309                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                642407                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2098                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            640309                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               642407                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.801716                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.992810                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.992186                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.801716                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.992810                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.992186                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79802.615933                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79266.944573                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79268.358156                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79802.615933                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79266.944573                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79268.358156                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               424377                       # number of writebacks (Count)
system.l2.writebacks::total                    424377                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1682                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           635705                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              637387                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1682                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          635705                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             637387                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    117418000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  44033343000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    44150761000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    117418000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  44033343000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   44150761000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.801716                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.992810                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.992186                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.801716                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.992810                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.992186                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69808.561237                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69266.944573                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69268.373845                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69808.561237                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69266.944573                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69268.373845                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         634018                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          430                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            430                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          146                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             146                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          147                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           147                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993197                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993197                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          146                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          146                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2767000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2767000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993197                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993197                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18952.054795                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18952.054795                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             416                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                416                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1682                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1682                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    134228000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    134228000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2098                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2098                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.801716                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.801716                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79802.615933                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79802.615933                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1682                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1682                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    117418000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    117418000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.801716                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.801716                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69808.561237                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69808.561237                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           424684                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              424684                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  33378110500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    33378110500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         425322                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            425322                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.998500                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.998500                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78595.168408                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78595.168408                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       424684                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          424684                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  29131270500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  29131270500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.998500                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.998500                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68595.168408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68595.168408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3966                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3966                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       211021                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          211021                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  17012282500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  17012282500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       214987                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        214987                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.981552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.981552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80618.907597                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80618.907597                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       211021                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       211021                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  14902072500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  14902072500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.981552                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.981552                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70618.907597                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70618.907597                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1840                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1840                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1840                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1840                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       426069                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           426069                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       426069                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       426069                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4085.418075                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1283249                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     638115                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.011000                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       3.755054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        12.480900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4069.182121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003047                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.993453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  225                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1512                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2359                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   10908723                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  10908723                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    424377.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1681.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    635687.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000152062750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        25440                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        25440                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1655433                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             399928                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      637386                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     424377                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    637386                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   424377                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                637386                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               424377                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  584845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   35678                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   13442                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   6240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   8064                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  13680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  27431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  26923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  27807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  29324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  26890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  26436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  26496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  25644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  26033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  25571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  25558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  25823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  25451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  25515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  25440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        25440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.053105                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.846483                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     25.538842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         25389     99.80%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           46      0.18%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         25440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        25440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.680660                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.650349                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.025821                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            17167     67.48%     67.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              716      2.81%     70.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             6138     24.13%     94.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1374      5.40%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               25      0.10%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               18      0.07%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         25440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                40792704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             27160128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1075147173.25276518                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              715842098.73371661                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   37941395000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      35734.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       107584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     40683968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     27158784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2835522.584804025013                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1072281288.141770482063                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 715806675.786494255066                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1681                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       635705                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       424377                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     48227250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  17974158000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 933654796750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28689.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28274.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2200059.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       107584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     40685120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       40792704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       107584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       107584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     27160128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     27160128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1681                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       635705                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          637386                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       424377                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         424377                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2835523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1072311651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1075147173                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2835523                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2835523                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    715842099                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        715842099                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    715842099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2835523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1072311651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1790989272                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               637368                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              424356                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        41287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        38120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        40856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        36776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        41250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        38276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        39706                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        39806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        36599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        43816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        36079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        45833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        38194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        41210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        39771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        39789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        26167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        27165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        25730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        27827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        26219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        27138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        26562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        26768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        27447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        24598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        27212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        24595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        27207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        26268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        26660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        26793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              6071735250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3186840000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        18022385250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9526.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28276.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              576085                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             377339                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       108286                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   627.486175                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   471.334404                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   361.761330                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         9283      8.57%      8.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        12993     12.00%     20.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        10811      9.98%     30.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         9740      8.99%     39.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8632      7.97%     47.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7047      6.51%     54.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6660      6.15%     60.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         7249      6.69%     66.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        35871     33.13%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       108286                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              40791552                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           27158784                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1075.116811                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              715.806676                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       386402520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       205347450                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2256789780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1114866720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2994526080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  14736279540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2160040320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   23854252410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   628.711253                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5463497750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1266720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31211289250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       386859480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       205597920                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2294017740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1100271600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2994526080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  14570854140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2299345920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   23851472880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   628.637995                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5827799000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1266720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30846988000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              212702                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        424377                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            208955                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             424684                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            424684                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         212702                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            146                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1908250                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1908250                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     67952832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 67952832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             637532                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   637532    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               637532                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3079886000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3361472000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1270864                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       633332                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             217084                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       850446                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1841                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           423004                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            425322                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           425322                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2098                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        214987                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           147                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          147                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6036                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1920344                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1926380                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       252032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     68248192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                68500224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          634018                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  27160128                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1276572                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000874                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.029554                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1275456     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1116      0.09%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1276572                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37941507000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1069823500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3146498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         960537000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1283827                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       641273                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1115                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
