

================================================================
== Synthesis Summary Report of 'edge_detect'
================================================================
+ General Information: 
    * Date:           Wed Nov 19 13:55:04 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        edge_project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------------+----------+-------------+-------------+-----+
    |                       Modules                       | Issue|      | Latency | Latency| Iteration|         | Trip |          |            |          |             |             |     |
    |                       & Loops                       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|    BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------------+----------+-------------+-------------+-----+
    |+ edge_detect                                        |     -|  0.00|        -|       -|         -|        -|     -|        no|  1267 (31%)|  32 (~0%)|  12307 (~0%)|  13009 (~0%)|    -|
    | + edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1   |     -|  0.00|        -|       -|         -|        -|     -|        no|           -|   4 (~0%)|   5314 (~0%)|   4725 (~0%)|    -|
    |  o gauss_loop_VITIS_LOOP_28_1                       |    II|  3.65|        -|       -|        36|        9|     -|       yes|           -|         -|            -|            -|    -|
    | + edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4   |     -|  0.01|        -|       -|         -|        -|     -|        no|           -|  24 (~0%)|   5297 (~0%)|   5397 (~0%)|    -|
    |  o sobel_loop_VITIS_LOOP_42_4                       |     -|  3.65|        -|       -|        38|        1|     -|       yes|           -|         -|            -|            -|    -|
    | + edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7  |     -|  0.00|        -|       -|         -|        -|     -|        no|           -|         -|    340 (~0%)|    758 (~0%)|    -|
    |  o thresh_loop_VITIS_LOOP_58_7                      |     -|  3.65|        -|       -|         9|        1|     -|       yes|           -|         -|            -|            -|    -|
    +-----------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 6             | 16     | 0        |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | rows        | 0x10   | 32    | W      | Data signal of rows              |                                                                      |
| s_axi_control   | cols        | 0x18   | 32    | W      | Data signal of cols              |                                                                      |
| s_axi_control   | low_thresh  | 0x20   | 32    | W      | Data signal of low_thresh        |                                                                      |
| s_axi_control   | high_thresh | 0x28   | 32    | W      | Data signal of high_thresh       |                                                                      |
| s_axi_control_r | in_img_1    | 0x10   | 32    | W      | Data signal of in_img            |                                                                      |
| s_axi_control_r | in_img_2    | 0x14   | 32    | W      | Data signal of in_img            |                                                                      |
| s_axi_control_r | out_img_1   | 0x1c   | 32    | W      | Data signal of out_img           |                                                                      |
| s_axi_control_r | out_img_2   | 0x20   | 32    | W      | Data signal of out_img           |                                                                      |
+-----------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------+
| Argument    | Direction | Datatype    |
+-------------+-----------+-------------+
| in_img      | inout     | ap_uint<8>* |
| out_img     | inout     | ap_uint<8>* |
| rows        | in        | int         |
| cols        | in        | int         |
| low_thresh  | in        | int         |
| high_thresh | in        | int         |
+-------------+-----------+-------------+

* SW-to-HW Mapping
+-------------+-----------------+-----------+----------+---------------------------------------+
| Argument    | HW Interface    | HW Type   | HW Usage | HW Info                               |
+-------------+-----------------+-----------+----------+---------------------------------------+
| in_img      | m_axi_gmem      | interface |          |                                       |
| in_img      | s_axi_control_r | register  | offset   | name=in_img_1 offset=0x10 range=32    |
| in_img      | s_axi_control_r | register  | offset   | name=in_img_2 offset=0x14 range=32    |
| out_img     | m_axi_gmem      | interface |          |                                       |
| out_img     | s_axi_control_r | register  | offset   | name=out_img_1 offset=0x1c range=32   |
| out_img     | s_axi_control_r | register  | offset   | name=out_img_2 offset=0x20 range=32   |
| rows        | s_axi_control   | register  |          | name=rows offset=0x10 range=32        |
| cols        | s_axi_control   | register  |          | name=cols offset=0x18 range=32        |
| low_thresh  | s_axi_control   | register  |          | name=low_thresh offset=0x20 range=32  |
| high_thresh | s_axi_control   | register  |          | name=high_thresh offset=0x28 range=32 |
+-------------+-----------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | read      | 3      | 8     |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location       | Direction | Burst Status | Length | Loop            | Loop Location         | Resolution | Problem                                                                                              |
+--------------+----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | in_img   | edge_detect.cpp:32:40 | read      | Widen Fail   |        | VITIS_LOOP_31_3 | edge_detect.cpp:31:34 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in_img   | edge_detect.cpp:32:40 | read      | Fail         |        | VITIS_LOOP_30_2 | edge_detect.cpp:30:30 | 214-230    | Stride is incompatible                                                                               |
| m_axi_gmem   | in_img   | edge_detect.cpp:32:40 | read      | Inferred     | 3      | VITIS_LOOP_31_3 | edge_detect.cpp:31:34 |            |                                                                                                      |
| m_axi_gmem   | out_img  | edge_detect.cpp:61:31 | write     | Fail         |        | VITIS_LOOP_58_7 | edge_detect.cpp:58:26 | 214-232    | Access store is in the conditional branch                                                            |
+--------------+----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + edge_detect                                       | 32  |        |             |     |        |         |
|   sub_fu_206_p2                                     |     |        | sub         | add | fabric | 0       |
|   add_ln27_fu_228_p2                                |     |        | add_ln27    | add | fabric | 0       |
|   add_ln27_3_fu_238_p2                              |     |        | add_ln27_3  | add | fabric | 0       |
|   add_ln27_4_fu_260_p2                              |     |        | add_ln27_4  | add | fabric | 0       |
|   mul_31ns_32ns_63_1_1_U66                          | 4   |        | mul_ln27    | mul | auto   | 0       |
|  + edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1  | 4   |        |             |     |        |         |
|    add_ln27_3_fu_375_p2                             |     |        | add_ln27_3  | add | fabric | 0       |
|    add_ln27_1_fu_390_p2                             |     |        | add_ln27_1  | add | fabric | 0       |
|    add_ln27_2_fu_396_p2                             |     |        | add_ln27_2  | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U1                          | 4   |        | mul_ln27_1  | mul | auto   | 0       |
|    mul_31ns_33ns_63_1_1_U1                          | 4   |        | mul_ln28    | mul | auto   | 0       |
|    empty_fu_460_p2                                  |     |        | empty       | sub | fabric | 0       |
|    tmp1_fu_487_p2                                   |     |        | tmp1        | add | fabric | 0       |
|    tmp2_fu_531_p2                                   |     |        | tmp2        | add | fabric | 0       |
|    empty_25_fu_541_p2                               |     |        | empty_25    | add | fabric | 0       |
|    tmp4_fu_552_p2                                   |     |        | tmp4        | add | fabric | 0       |
|    empty_27_fu_562_p2                               |     |        | empty_27    | add | fabric | 0       |
|    tmp8_fu_651_p2                                   |     |        | tmp8        | add | fabric | 0       |
|    tmp9_fu_670_p2                                   |     |        | tmp9        | add | fabric | 0       |
|    tmp41_fu_680_p2                                  |     |        | tmp41       | add | fabric | 0       |
|    add_ln32_fu_698_p2                               |     |        | add_ln32    | add | fabric | 0       |
|    add_ln32_2_fu_731_p2                             |     |        | add_ln32_2  | add | fabric | 0       |
|    add_ln32_3_fu_741_p2                             |     |        | add_ln32_3  | add | fabric | 0       |
|    add_ln28_fu_612_p2                               |     |        | add_ln28    | add | fabric | 0       |
|    add_ln28_1_fu_617_p2                             |     |        | add_ln28_1  | add | fabric | 0       |
|  + edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4  | 24  |        |             |     |        |         |
|    add_ln41_fu_1008_p2                              |     |        | add_ln41    | add | fabric | 0       |
|    add_ln41_1_fu_1025_p2                            |     |        | add_ln41_1  | add | fabric | 0       |
|    add_ln41_2_fu_1031_p2                            |     |        | add_ln41_2  | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U20                         | 4   |        | mul_ln41    | mul | auto   | 0       |
|    add_ln46_1_fu_1216_p2                            |     |        | add_ln46_1  | add | fabric | 0       |
|    add_ln42_fu_1091_p2                              |     |        | add_ln42    | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U21                         | 4   |        | mul_ln42    | mul | auto   | 0       |
|    empty_fu_1192_p2                                 |     |        | empty       | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U22                         | 4   |        | mul_ln46    | mul | auto   | 0       |
|    add_ln46_2_fu_1310_p2                            |     |        | add_ln46_2  | add | fabric | 0       |
|    add_ln46_3_fu_1316_p2                            |     |        | add_ln46_3  | add | fabric | 0       |
|    add_ln46_fu_1197_p2                              |     |        | add_ln46    | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U23                         | 4   |        | mul_ln46_1  | mul | auto   | 0       |
|    add_ln46_4_fu_1334_p2                            |     |        | add_ln46_4  | add | fabric | 0       |
|    add_ln46_5_fu_1352_p2                            |     |        | add_ln46_5  | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U24                         | 4   |        | mul_ln46_2  | mul | auto   | 0       |
|    add_ln46_6_fu_1369_p2                            |     |        | add_ln46_6  | add | fabric | 0       |
|    add_ln46_7_fu_1387_p2                            |     |        | add_ln46_7  | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U19                         | 4   |        | mul_ln43    | mul | auto   | 0       |
|    add_ln46_8_fu_1162_p2                            |     |        | add_ln46_8  | add | fabric | 0       |
|    add_ln46_9_fu_1404_p2                            |     |        | add_ln46_9  | add | fabric | 0       |
|    add_ln46_10_fu_1421_p2                           |     |        | add_ln46_10 | add | fabric | 0       |
|    add_ln46_11_fu_1438_p2                           |     |        | add_ln46_11 | add | fabric | 0       |
|    sub_ln47_fu_1631_p2                              |     |        | sub_ln47    | sub | fabric | 0       |
|    tmp65_fu_1637_p2                                 |     |        | tmp65       | sub | fabric | 0       |
|    add_ln47_fu_1655_p2                              |     |        | add_ln47    | add | fabric | 0       |
|    sub_ln48_fu_1673_p2                              |     |        | sub_ln48    | sub | fabric | 0       |
|    sub_ln48_1_fu_1695_p2                            |     |        | sub_ln48_1  | sub | fabric | 0       |
|    add_ln48_fu_1701_p2                              |     |        | add_ln48    | add | fabric | 0       |
|    sub_ln161_fu_1750_p2                             |     |        | sub_ln161   | sub | fabric | 0       |
|    sub_ln161_1_fu_1786_p2                           |     |        | sub_ln161_1 | sub | fabric | 0       |
|    grad_mag_d0                                      |     |        | add_ln51    | add | fabric | 0       |
|  + edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 | 0   |        |             |     |        |         |
|    add_ln57_1_fu_216_p2                             |     |        | add_ln57_1  | add | fabric | 0       |
|    add_ln57_fu_225_p2                               |     |        | add_ln57    | add | fabric | 0       |
|    sub_ln59_fu_320_p2                               |     |        | sub_ln59    | sub | fabric | 0       |
|    add_ln58_fu_341_p2                               |     |        | add_ln58    | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+---------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage        | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |              |           |      |      |        |          |      |         | Banks            |
+---------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| + edge_detect       |              |           | 1267 | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface    | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface    | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface    | m_axi     | 2    |      |        |          |      |         |                  |
|   blur_U            | ram_1p array |           | 28   |      |        | blur     | auto | 1       | 8, 57600, 1      |
|   blur_1_U          | ram_1p array |           | 28   |      |        | blur_1   | auto | 1       | 8, 57600, 1      |
|   blur_2_U          | ram_1p array |           | 28   |      |        | blur_2   | auto | 1       | 8, 57600, 1      |
|   blur_3_U          | ram_1p array |           | 28   |      |        | blur_3   | auto | 1       | 8, 57600, 1      |
|   blur_4_U          | ram_1p array |           | 28   |      |        | blur_4   | auto | 1       | 8, 57600, 1      |
|   blur_5_U          | ram_1p array |           | 28   |      |        | blur_5   | auto | 1       | 8, 57600, 1      |
|   blur_6_U          | ram_1p array |           | 28   |      |        | blur_6   | auto | 1       | 8, 57600, 1      |
|   blur_7_U          | ram_1p array |           | 28   |      |        | blur_7   | auto | 1       | 8, 57600, 1      |
|   blur_8_U          | ram_1p array |           | 28   |      |        | blur_8   | auto | 1       | 8, 57600, 1      |
|   grad_mag_U        | ram_1p array |           | 1013 |      |        | grad_mag | auto | 1       | 32, 518400, 1    |
+---------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+------------------------------------------------+
| Type      | Options                                     | Location                                       |
+-----------+---------------------------------------------+------------------------------------------------+
| interface | m_axi port=in_img offset=slave bundle=gmem  | edge_detect.cpp:13 in edge_detect, in_img      |
| interface | m_axi port=out_img offset=slave bundle=gmem | edge_detect.cpp:14 in edge_detect, out_img     |
| interface | s_axilite port=rows bundle=control          | edge_detect.cpp:15 in edge_detect, rows        |
| interface | s_axilite port=cols bundle=control          | edge_detect.cpp:16 in edge_detect, cols        |
| interface | s_axilite port=low_thresh bundle=control    | edge_detect.cpp:17 in edge_detect, low_thresh  |
| interface | s_axilite port=high_thresh bundle=control   | edge_detect.cpp:18 in edge_detect, high_thresh |
| interface | s_axilite port=return bundle=control        | edge_detect.cpp:19 in edge_detect, return      |
+-----------+---------------------------------------------+------------------------------------------------+


