Qflow placement logfile created on Mo 8. Jun 17:33:53 CEST 2020
Running vlog2Cel to generate input files for graywolf
vlog2Cel  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef -u 100 -o /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/layout/instruction_decoder.cel /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis/instruction_decoder.rtlnopwr.v
No instruction_decoder.cel1 file found for project. . . no partial blockages to apply to layout.
No instruction_decoder.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement
graywolf  instruction_decoder

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :114
Total cell width   :9.02e+04
Total cell height  :2.28e+05
Total cell area    :1.80e+08
Total core area    :1.80e+08
Average cell height:2.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Splitting instruction_decoder.cel into instruction_decoder.scel and instruction_decoder.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   35
 tracks =  33 at attempts =  1000
 tracks =  33 at attempts =  2000
 tracks =  33 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   35
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 tracks =  35 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   35
 tracks =  33 at attempts =  1000
 tracks =  33 at attempts =  2000
 tracks =  33 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   33
 tracks =  33 at attempts =  1000
 tracks =  33 at attempts =  2000
 tracks =  33 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   36
 tracks =  33 at attempts =  1000
 tracks =  33 at attempts =  2000
 tracks =  33 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  33 at attempts =  1000
 tracks =  33 at attempts =  2000
 tracks =  33 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   37
 tracks =  35 at attempts =  1000
 tracks =  35 at attempts =  2000
 tracks =  35 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 16320
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:2   Its length is:15200
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   34
 tracks =  32 at attempts =  1000
 tracks =  32 at attempts =  2000
 tracks =  32 at attempts =  3000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 32
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getantennacell to determine cell to use for antenna anchors.
getantennacell.tcl instruction_decoder  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef 
Running getfillcell to determine cell to use for fill.
getfillcell.tcl instruction_decoder  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl instruction_decoder FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -750.0 ybot = -530.0 xtop = 15310.0 ytop = 12330.0
Core values: 80 100 15280 12100
Offsets: 80 100
4 routing layers
65 horizontal tracks from -400.0 to 12600.0 step 200 (M1, M3, ...)
102 vertical tracks from -480.0 to 15840.0 step 160 (M2, M4, ...)
Summary: Total components = 114
  Fill cells  = 0
  Other cells = 114
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers -stripe 5.0 150.0 PG -p vdd -g gnd -f FILL -O  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef -o instruction_decoder_filled.def instruction_decoder
Stripe pitch requested = 150, stripe pitch used = 150.4
Stripe width requested = 5, stripe width used = 6.4
Initial core layout: (80 100) to (15280 12100) (scale um * 100)
Stripe pitch reduced from 150 to 76.8 to fit in layout
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  instruction_decoder
Reading info file instruction_decoder.info. . .
Reading DEF file instruction_decoder.def. . .
Recalculating pin positions
Writing DEF file instruction_decoder_mod.def. . .
Done with arrangepins.tcl
DEF2Verilog -v /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis/instruction_decoder.rtlnopwr.v -o /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis/instruction_decoder_anno.v
-p vdd -g gnd  -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef instruction_decoder.def

Generating RTL verilog and SPICE netlist file in directory
   /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis
Files:
   Verilog: /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis/instruction_decoder.rtl.v
   Verilog: /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis/instruction_decoder.rtlnopwr.v
   Verilog: /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis/instruction_decoder.rtlbb.v
   Spice:   /home/akash/Documents/DigitalLab/verilog_tasks/task_2/instruction_decoder/synthesis/instruction_decoder.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd -o instruction_decoder.rtl.v instruction_decoder_anno.v
vlog2Verilog -c -p -v vdd -g gnd -o instruction_decoder.rtlnopwr.v instruction_decoder_anno.v
vlog2Verilog -c -b -p -n -v vdd -g gnd -o instruction_decoder.rtlbb.v instruction_decoder_anno.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/osu035/osu035_stdcells.sp -o instruction_decoder.spc instruction_decoder.rtl.v
Placement script ended on Mo 8. Jun 17:34:01 CEST 2020
