m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/programs/fpga/C200/C200/C200_FPGA/sim/tb_tdc_process
vcal_process
Z1 !s110 1734861953
!i10b 1
!s100 LeR6Ki3TBhmgTU4Tj>YLZ2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I?6?^D:TjUn[SQiWYGR28@1
R0
Z3 w1715327096
8D:/programs/fpga/C200/C200/C200_FPGA/cal_process.v
FD:/programs/fpga/C200/C200/C200_FPGA/cal_process.v
!i122 173
L0 1 156
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OT;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1734861953.000000
!s107 D:/programs/fpga/C200/C200/C200_FPGA/cal_process.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/cal_process.v|
!s101 -O0
!i113 1
Z7 o-work work -O0
Z8 tCvgOpt 0
vdist_filter
Z9 !s110 1734861952
!i10b 1
!s100 RT>IdjZJMKEdR>E]@j_cd1
R2
I;QEaEJ46AiQP=0Fb[n``^3
R0
w1719803580
8D:/programs/fpga/C200/C200/C200_FPGA/dist/dist_filter.v
FD:/programs/fpga/C200/C200/C200_FPGA/dist/dist_filter.v
!i122 171
L0 1 234
R4
R5
r1
!s85 0
31
Z10 !s108 1734861952.000000
!s107 D:/programs/fpga/C200/C200/C200_FPGA/dist/dist_filter.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/dist/dist_filter.v|
!s101 -O0
!i113 1
R7
R8
vdist_packet
R9
!i10b 1
!s100 3fn`JG13[AaIcmRM=amIG1
R2
I9bR1idS[?3ke@gXjOc<oK3
R0
w1734760268
8D:/programs/fpga/C200/C200/C200_FPGA/dist/dist_packet.v
FD:/programs/fpga/C200/C200/C200_FPGA/dist/dist_packet.v
!i122 170
L0 1 363
R4
R5
r1
!s85 0
31
R10
!s107 D:/programs/fpga/C200/C200/C200_FPGA/dist/dist_packet.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/dist/dist_packet.v|
!s101 -O0
!i113 1
R7
R8
vdiv_rill
R1
!i10b 1
!s100 TX9zdLX_c0<;jgCHEiQDT2
R2
I4Q=X[f3LVHcA]Fo<4F[:c3
R0
R3
8D:/programs/fpga/C200/C200/C200_FPGA/div_rill.v
FD:/programs/fpga/C200/C200/C200_FPGA/div_rill.v
!i122 174
L0 1 113
R4
R5
r1
!s85 0
31
R6
!s107 D:/programs/fpga/C200/C200/C200_FPGA/div_rill.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/div_rill.v|
!s101 -O0
!i113 1
R7
R8
vmultiplier
R9
!i10b 1
!s100 _fKMFGbj<YgEhh@Z???I:3
R2
IVgWob]3JZo8A><HLhX^RN1
R0
w1626058459
8D:/programs/fpga/C200/C200/C200_FPGA/C200_FPGA/multiplier/multiplier.v
FD:/programs/fpga/C200/C200/C200_FPGA/C200_FPGA/multiplier/multiplier.v
!i122 172
L0 8 556
R4
R5
r1
!s85 0
31
R10
!s107 D:/programs/fpga/C200/C200/C200_FPGA/C200_FPGA/multiplier/multiplier.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/C200_FPGA/multiplier/multiplier.v|
!s101 -O0
!i113 1
R7
R8
vtb_tdc_process
R1
!i10b 1
!s100 <o;Y;_U6_zE==zE`jiXVz1
R2
IZBI9O;Z[L]D;HZa215``72
R0
w1734859049
8D:/programs/fpga/C200/C200/C200_FPGA/tb_tdc_process.v
FD:/programs/fpga/C200/C200/C200_FPGA/tb_tdc_process.v
!i122 177
L0 3 187
R4
R5
r1
!s85 0
31
R6
!s107 D:/programs/fpga/C200/C200/C200_FPGA/tb_tdc_process.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/tb_tdc_process.v|
!s101 -O0
!i113 1
R7
R8
vtdc_data
R9
!i10b 1
!s100 dV>DF@IJh5OJOGTAlO6l<0
R2
I[jDn_ci3CVo<ZN_O0@97I1
R0
R3
8D:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data.v
FD:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data.v
!i122 169
L0 11 23
R4
R5
r1
!s85 0
31
R10
!s107 D:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data.v|
!s101 -O0
!i113 1
R7
R8
vtdc_data_ram
R9
!i10b 1
!s100 D4RX5iWKKLP3;>_>[Vmge1
R2
I5<752eLGJzQGZ5XT2I0_;1
R0
w1638076834
8D:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v
FD:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v
!i122 168
L0 8 240
R4
R5
r1
!s85 0
31
R10
!s107 D:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/tdc_data/tdc_data_ram/tdc_data_ram.v|
!s101 -O0
!i113 1
R7
R8
vtdc_para
R1
!i10b 1
!s100 NHA^cl0BIB5c8K1XjU]YZ1
R2
Ib_OWHGJ^O9db2<mMh^Vkf0
R0
R3
8D:/programs/fpga/C200/C200/C200_FPGA/tdc_para.v
FD:/programs/fpga/C200/C200/C200_FPGA/tdc_para.v
!i122 175
L0 1 170
R4
R5
r1
!s85 0
31
R6
!s107 D:/programs/fpga/C200/C200/C200_FPGA/tdc_para.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/tdc_para.v|
!s101 -O0
!i113 1
R7
R8
vtdc_process
R1
!i10b 1
!s100 ;GJ<LbcSd[=zf8LEU2gnN2
R2
IhPA`YiU7G;=G5djLciN;^1
R0
w1734861918
8D:/programs/fpga/C200/C200/C200_FPGA/tdc_process.v
FD:/programs/fpga/C200/C200/C200_FPGA/tdc_process.v
!i122 176
L0 1 603
R4
R5
r1
!s85 0
31
R6
!s107 D:/programs/fpga/C200/C200/C200_FPGA/tdc_process.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/programs/fpga/C200/C200/C200_FPGA/tdc_process.v|
!s101 -O0
!i113 1
R7
R8
