Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC.qsys --block-symbol-file --output-directory=D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 15.0]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.0]
Progress: Parameterizing module KEY
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding TESTLED [altera_avalon_pio 15.0]
Progress: Parameterizing module TESTLED
Progress: Adding TIMER [altera_avalon_timer 15.0]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.CPU: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: MTL_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC.qsys --synthesis=VERILOG --output-directory=D:\ELEC\2103-Project\Electronique\IMPORTANT\de0_nano\MTL_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 15.0]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.0]
Progress: Parameterizing module KEY
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding TESTLED [altera_avalon_pio 15.0]
Progress: Parameterizing module TESTLED
Progress: Adding TIMER [altera_avalon_timer 15.0]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.CPU: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: MTL_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MTL_SOPC: Generating MTL_SOPC "MTL_SOPC" for QUARTUS_SYNTH
Info: CPU: Starting RTL generation for module 'MTL_SOPC_CPU'
Info: CPU:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MTL_SOPC_CPU --dir=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0001_CPU_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0001_CPU_gen//MTL_SOPC_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2016.03.11 00:02:59 (*) Starting Nios II generation
Info: CPU: # 2016.03.11 00:02:59 (*)   Checking for plaintext license.
Info: CPU: # 2016.03.11 00:03:01 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: CPU: # 2016.03.11 00:03:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2016.03.11 00:03:01 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2016.03.11 00:03:01 (*)   Plaintext license not found.
Info: CPU: # 2016.03.11 00:03:01 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2016.03.11 00:03:03 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: CPU: # 2016.03.11 00:03:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2016.03.11 00:03:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2016.03.11 00:03:03 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2016.03.11 00:03:03 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.03.11 00:03:03 (*)   Creating all objects for CPU
Info: CPU: # 2016.03.11 00:03:03 (*)     Testbench
Info: CPU: # 2016.03.11 00:03:03 (*)     Instruction decoding
Info: CPU: # 2016.03.11 00:03:03 (*)       Instruction fields
Info: CPU: # 2016.03.11 00:03:03 (*)       Instruction decodes
Info: CPU: # 2016.03.11 00:03:04 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2016.03.11 00:03:04 (*)       Instruction controls
Info: CPU: # 2016.03.11 00:03:04 (*)     Pipeline frontend
Info: CPU: # 2016.03.11 00:03:04 (*)     Pipeline backend
Info: CPU: # 2016.03.11 00:03:07 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.03.11 00:03:11 (*)   Creating encrypted RTL
Info: CPU: # 2016.03.11 00:03:12 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'MTL_SOPC_CPU'
Info: CPU: "MTL_SOPC" instantiated altera_nios2_qsys "CPU"
Info: JTAG_UART: Starting RTL generation for module 'MTL_SOPC_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MTL_SOPC_JTAG_UART --dir=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0002_JTAG_UART_gen//MTL_SOPC_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'MTL_SOPC_JTAG_UART'
Info: JTAG_UART: "MTL_SOPC" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: KEY: Starting RTL generation for module 'MTL_SOPC_KEY'
Info: KEY:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_KEY --dir=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0003_KEY_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0003_KEY_gen//MTL_SOPC_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'MTL_SOPC_KEY'
Info: KEY: "MTL_SOPC" instantiated altera_avalon_pio "KEY"
Info: SDRAM: Starting RTL generation for module 'MTL_SOPC_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=MTL_SOPC_SDRAM --dir=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0004_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0004_SDRAM_gen//MTL_SOPC_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'MTL_SOPC_SDRAM'
Info: SDRAM: "MTL_SOPC" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: TESTLED: Starting RTL generation for module 'MTL_SOPC_TESTLED'
Info: TESTLED:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_TESTLED --dir=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0005_TESTLED_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0005_TESTLED_gen//MTL_SOPC_TESTLED_component_configuration.pl  --do_build_sim=0  ]
Info: TESTLED: Done RTL generation for module 'MTL_SOPC_TESTLED'
Info: TESTLED: "MTL_SOPC" instantiated altera_avalon_pio "TESTLED"
Info: TIMER: Starting RTL generation for module 'MTL_SOPC_TIMER'
Info: TIMER:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MTL_SOPC_TIMER --dir=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0006_TIMER_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Prinz/AppData/Local/Temp/alt6870_4392530304889965530.dir/0006_TIMER_gen//MTL_SOPC_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'MTL_SOPC_TIMER'
Info: TIMER: "MTL_SOPC" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MTL_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "MTL_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "MTL_SOPC" instantiated altera_reset_controller "rst_controller"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: MTL_SOPC: Done "MTL_SOPC" with 35 modules, 63 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
