
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001231                       # Number of seconds simulated
sim_ticks                                  1231036959                       # Number of ticks simulated
final_tick                               398814760104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180800                       # Simulator instruction rate (inst/s)
host_op_rate                                   232955                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37545                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377712                       # Number of bytes of host memory used
host_seconds                                 32788.23                       # Real time elapsed on the host
sim_insts                                  5928104569                       # Number of instructions simulated
sim_ops                                    7638165022                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        43008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        43136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        12160                       # Number of bytes read from this memory
system.physmem.bytes_read::total               294400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       124416                       # Number of bytes written to this memory
system.physmem.bytes_written::total            124416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          336                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          337                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           95                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2300                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             972                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  972                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55523922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2703412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20275589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2183525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6134666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2183525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6134666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     55523922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     34936400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1559661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     35040378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2911367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9877851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               239147978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2703412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2183525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2183525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1559661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2911367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15700585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         101066015                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              101066015                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         101066015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55523922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2703412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20275589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2183525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6134666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2183525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6134666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     55523922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     34936400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1559661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     35040378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2911367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9877851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              340213994                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83228                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78736                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2003024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1222091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          68228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121664                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124954                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2170389     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13173      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20970      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31902      1.32%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13060      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15434      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16155      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11449      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128542      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.069941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.413970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       148483                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248961                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1388                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         45372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1481847                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         45372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1982021                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          51266                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80441                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        16646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1478862                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          798                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2585                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         8164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2061                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2023978                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6892640                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6892640                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          354980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1474137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1376702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       224281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       518077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.255243                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1834444     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       238192      9.84%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131566      5.43%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86079      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78722      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24260      1.00%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17735      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6065      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4011      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            393     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1391     41.41%     53.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1575     46.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1133559     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25342      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136485      9.91%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81163      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1376702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.466342                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3359                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5180128                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1698813                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1380061                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31538                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         45372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          38725                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1474460                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25300                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1356424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              210025                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183853                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.459473                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351327                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2028705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.457747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394248                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       256184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22147                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.513250                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1881456     79.20%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235314      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97835      4.12%     93.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50019      2.11%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37196      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21427      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13090      0.55%     98.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11090      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28275      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3822941                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2996424                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 531054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.952122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.952122                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.338739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.338739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6156900                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1847043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1403873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          218638                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       193797                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19458                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       142925                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          136075                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           13485                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          614                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2274590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1241984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             218638                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       149560                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               274980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63725                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51516                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           139445                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2645234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.529510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.783342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2370254     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           40457      1.53%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21857      0.83%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           39851      1.51%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13146      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36871      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6061      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10246      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          106491      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2645234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074061                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.420708                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2257082                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        69886                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           274207                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          333                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         43723                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        21444                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1395525                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1733                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         43723                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2259489                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          42636                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        20395                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           271888                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7100                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1392372                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1235                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5054                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1832854                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6321362                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6321362                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1448288                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          384546                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            18961                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       245595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        41929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          259                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9309                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1382493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1281057                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1321                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       273455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       581620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2645234                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.484289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.103614                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2086650     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       177696      6.72%     85.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       182924      6.92%     92.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       106721      4.03%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        57922      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        15381      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17163      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          437      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          340      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2645234                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2343     58.46%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           924     23.05%     81.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          741     18.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1007868     78.67%     78.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        10292      0.80%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       221585     17.30%     96.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        41220      3.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1281057                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433944                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               4008                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003129                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5212677                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1656162                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1245269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1285065                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1073                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        54720                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1700                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         43723                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          35731                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          915                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1382694                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       245595                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        41929                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11844                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20600                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1262250                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       217786                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18807                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              258976                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          190613                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             41190                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427573                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1245911                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1245269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           752438                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1666220                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.421821                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.451584                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       978437                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1106186                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       276548                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        19138                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2601511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.425209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.288642                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2186658     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       164790      6.33%     90.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       103727      3.99%     94.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        33388      1.28%     95.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        53986      2.08%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        11111      0.43%     98.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7077      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6375      0.25%     98.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        34399      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2601511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       978437                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1106186                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                231099                       # Number of memory references committed
system.switch_cpus1.commit.loads               190870                       # Number of loads committed
system.switch_cpus1.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            169251                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           968207                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14300                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        34399                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3949833                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2809241                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 306894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             978437                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1106186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       978437                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      3.017188                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.017188                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.331434                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.331434                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5855877                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1630013                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1468508                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          266772                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       222062                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25647                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       102137                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           95241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           28368                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1175                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2311971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1463000                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             266772                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123609                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               304004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          72147                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         92606                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           144884                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2754839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.653031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2450835     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           18398      0.67%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           23274      0.84%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37131      1.35%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           15183      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20047      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           23572      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10935      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          155464      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2754839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090366                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.495575                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2298506                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       107587                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           302545                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          155                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         46042                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        40482                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1787400                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         46042                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2301265                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6282                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        94451                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           299924                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6871                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1775716                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           876                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2481235                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8253473                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8253473                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      2048652                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          432560                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25267                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       167405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        86150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1037                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        19402                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1732212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1653316                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2017                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       226593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       472787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2754839                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.600150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.322965                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2055720     74.62%     74.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       317760     11.53%     86.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       130795      4.75%     90.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        73016      2.65%     93.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        99086      3.60%     97.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        30871      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        30215      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        16079      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1297      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2754839                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11543     79.10%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1574     10.79%     89.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1476     10.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1392728     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22439      1.36%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          202      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       152164      9.20%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        85783      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1653316                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560042                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14593                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      6078081                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1959249                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1608061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1667909                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1206                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        34288                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1670                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         46042                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4753                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          566                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1732636                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       167405                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        86150                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        29261                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1623059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       149083                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        30257                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              234839                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          229096                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             85756                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549793                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1608103                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1608061                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           963362                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2588180                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544712                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372216                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1191800                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1468464                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       264157                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25659                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2708797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.542109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.361426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2086549     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       315843     11.66%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       114355      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        57041      2.11%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        51978      1.92%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21988      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21577      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10254      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29212      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2708797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1191800                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1468464                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                217589                       # Number of memory references committed
system.switch_cpus2.commit.loads               133115                       # Number of loads committed
system.switch_cpus2.commit.membars                204                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            212938                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1321988                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        30309                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29212                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4412193                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3511315                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 197289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1191800                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1468464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1191800                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.477033                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.477033                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403709                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403709                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7300315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2249155                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1651705                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          266365                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       221743                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        25608                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       101983                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           95095                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           28318                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1172                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2308151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1460834                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             266365                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       123413                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               303546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          72032                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         97300                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           144648                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2755179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.651973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.028250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2451633     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           18378      0.67%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           23241      0.84%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37064      1.35%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           15161      0.55%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20009      0.73%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           23536      0.85%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10912      0.40%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          155245      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2755179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090228                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.494841                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2294717                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       112247                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           302092                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          153                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45966                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        40411                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1784725                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45966                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2297470                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           6247                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        99168                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           299475                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6849                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1773049                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           865                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4819                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2477579                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      8241190                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      8241190                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      2045717                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          431837                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            25183                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       167148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        86017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1035                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        19363                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1729625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1650876                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2015                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       226249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       472046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2755179                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.599190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.322143                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2057088     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       317308     11.52%     86.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       130595      4.74%     90.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        72908      2.65%     93.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        98929      3.59%     97.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        30820      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        30178      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        16054      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2755179                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11530     79.10%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1571     10.78%     89.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1475     10.12%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1390693     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22399      1.36%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          202      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       151930      9.20%     94.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        85652      5.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1650876                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559216                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              14576                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008829                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      6073521                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1956318                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1605686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1665452                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1202                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        34235                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1659                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45966                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4729                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          563                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1730049                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       167148                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        86017                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        14424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        29219                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1620669                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       148855                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        30206                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              234480                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          228747                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             85625                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548983                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1605728                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1605686                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           961982                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2584684                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.543908                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372186                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1190100                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1466328                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       263717                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        25620                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2709213                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541238                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.360524                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2087872     77.07%     77.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       315381     11.64%     88.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       114201      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        56949      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        51903      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21948      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21545      0.80%     98.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10236      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        29178      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2709213                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1190100                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1466328                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                217268                       # Number of memory references committed
system.switch_cpus3.commit.loads               132910                       # Number of loads committed
system.switch_cpus3.commit.membars                204                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            212619                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1320042                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        30250                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        29178                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4410067                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3506076                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 196949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1190100                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1466328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1190100                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.480571                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.480571                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.403133                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.403133                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7289538                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2245920                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1649234                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           408                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          206697                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       168645                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21860                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        83835                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           79118                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20572                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          918                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2003976                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1221691                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             206697                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        99690                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               250843                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          68106                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        125656                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           125118                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2425942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.971542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2175099     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           13147      0.54%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           21162      0.87%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           31792      1.31%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13139      0.54%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           15506      0.64%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           16445      0.68%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           11504      0.47%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          128148      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2425942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.070016                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.413834                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1978102                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       152207                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           249050                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1444                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         45138                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        33483                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1481443                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         45138                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1983106                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          57213                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        79259                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           245609                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        15605                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1478557                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          758                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2810                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         8037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         1070                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      2022614                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6890814                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6890814                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1671297                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          351317                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          325                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            45142                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       149558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        82827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         4095                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15925                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1473687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          324                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1377043                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2238                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       221998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       513571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2425942                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567632                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.254381                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1839260     75.82%     75.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       238130      9.82%     85.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       131366      5.42%     91.05% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        86581      3.57%     94.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        78517      3.24%     97.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        24306      1.00%     98.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17626      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6164      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3992      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2425942                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            396     11.98%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1356     41.03%     53.01% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1553     46.99%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1134103     82.36%     82.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        25305      1.84%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       136342      9.90%     94.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        81140      5.89%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1377043                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.466458                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3305                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002400                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5185571                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1696079                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1351955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1380348                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         6418                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31291                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         5431                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1095                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         45138                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          44513                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1692                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1474011                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           47                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       149558                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        82827                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25338                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1356960                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       129018                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20083                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              210009                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          184119                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             80991                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.459655                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1352053                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1351955                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           799924                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2029503                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.457959                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394148                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1001335                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1220992                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       254180                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22261                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2380804                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.512849                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.362383                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1886472     79.24%     79.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       235220      9.88%     89.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97609      4.10%     93.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50154      2.11%     95.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        37302      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        21420      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13070      0.55%     98.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        11092      0.47%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28465      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2380804                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1001335                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1220992                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                195663                       # Number of memory references committed
system.switch_cpus4.commit.loads               118267                       # Number of loads committed
system.switch_cpus4.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            169593                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1103843                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23802                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28465                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3827511                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2995496                       # The number of ROB writes
system.switch_cpus4.timesIdled                  35635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 526186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1001335                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1220992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1001335                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.948192                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.948192                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.339191                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.339191                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6158668                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1847673                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1403500                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          219753                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       197899                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        13336                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        85832                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           76235                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11964                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          610                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2308835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1379672                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             219753                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        88199                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               271850                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          42564                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        149816                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           134277                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        13181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2759429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.587072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.910307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2487579     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9593      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19739      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            8049      0.29%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           44459      1.61%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           40101      1.45%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7312      0.26%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16223      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          126374      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2759429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074439                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467348                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2293409                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       165663                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           270715                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          919                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         28720                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19449                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1616793                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         28720                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2296590                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         139524                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        17294                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           268644                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8654                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1614875                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3254                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3301                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          226                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1903688                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7599957                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7599957                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1648376                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          255304                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            23166                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       378153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       189909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1766                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9335                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1609792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1535022                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1204                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       147919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       360618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2759429                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.556282                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.351652                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2212080     80.16%     80.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       164577      5.96%     86.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       135413      4.91%     91.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        57975      2.10%     93.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        73839      2.68%     95.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        70213      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        40012      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3359      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2759429                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3865     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         29737     86.22%     97.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          888      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       966261     62.95%     62.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        13380      0.87%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           91      0.01%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       366156     23.85%     87.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       189134     12.32%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1535022                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.519971                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              34490                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022469                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5865167                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1757954                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1519829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1569512                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2667                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        18629                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1888                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         28720                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         134624                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2317                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1609988                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       378153                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       189909                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1566                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        15370                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1522824                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       364824                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        12198                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              553917                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          199133                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            189093                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.515839                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1519950                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1519829                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           822388                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1625000                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514825                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506085                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1224068                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1438332                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       171784                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          184                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        13394                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2730709                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.526725                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.347036                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2207848     80.85%     80.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       191491      7.01%     87.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        89591      3.28%     91.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        88522      3.24%     94.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        24013      0.88%     95.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       102153      3.74%     99.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7929      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5594      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        13568      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2730709                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1224068                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1438332                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                547545                       # Number of memory references committed
system.switch_cpus5.commit.loads               359524                       # Number of loads committed
system.switch_cpus5.commit.membars                 92                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            189792                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1279097                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13907                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        13568                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4327257                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3248966                       # The number of ROB writes
system.switch_cpus5.timesIdled                  51682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 192699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1224068                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1438332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1224068                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.411735                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.411735                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.414639                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.414639                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7521333                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1770158                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1916876                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           184                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          217936                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       196440                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        13227                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        81275                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           75745                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           11793                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          593                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2291366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1368169                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             217936                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        87538                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               269526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          42027                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        172339                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           133192                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        13071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2761743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.581705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.902163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2492217     90.24%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9366      0.34%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19551      0.71%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7944      0.29%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           44226      1.60%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           39710      1.44%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7518      0.27%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           16031      0.58%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          125180      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2761743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073823                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463452                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2276138                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       188012                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           268381                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          904                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         28305                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        19107                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1603282                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         28305                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2279288                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         159820                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        19680                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           266331                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8316                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1601466                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3225                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1886495                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7537519                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7537519                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1635185                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          251289                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22786                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       376002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       188679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1745                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         9083                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1596128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1521663                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1164                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       145595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       358700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2761743                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.550979                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.346828                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2219452     80.36%     80.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       163354      5.91%     86.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       133524      4.83%     91.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        57612      2.09%     93.20% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        72712      2.63%     95.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        70062      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        39831      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3287      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1909      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2761743                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3780     11.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         29723     86.48%     97.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          867      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       956305     62.85%     62.85% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        13209      0.87%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           90      0.01%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       364072     23.93%     87.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       187987     12.35%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1521663                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515446                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              34370                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022587                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5840602                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1741958                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1506684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1556033                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2565                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        18400                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1723                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         28305                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         155004                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2386                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1596317                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       376002                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       188679                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           99                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1641                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        15225                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1509601                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       362730                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        12061                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              550673                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          197457                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            187943                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.511360                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1506802                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1506684                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           814936                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1608246                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.510372                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506723                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1215229                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1427839                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       168668                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        13275                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2733438                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.522360                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342478                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2214711     81.02%     81.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       189761      6.94%     87.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        88884      3.25%     91.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        87797      3.21%     94.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        23704      0.87%     95.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       101806      3.72%     99.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7798      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5531      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        13446      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2733438                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1215229                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1427839                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                544549                       # Number of memory references committed
system.switch_cpus6.commit.loads               357598                       # Number of loads committed
system.switch_cpus6.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            188407                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1269709                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13776                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        13446                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4316499                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3221344                       # The number of ROB writes
system.switch_cpus6.timesIdled                  51382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 190385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1215229                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1427839                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1215229                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.429277                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.429277                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411645                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411645                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7459027                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1753248                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1902347                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           180                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          239819                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       196187                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25121                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        98139                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           92188                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24344                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1158                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2300974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1341376                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             239819                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       116532                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               278519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          69449                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         65068                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           142349                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2688602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2410083     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12962      0.48%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20069      0.75%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27107      1.01%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           28619      1.06%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           24151      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13248      0.49%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20600      0.77%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          131763      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2688602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081236                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454376                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2277322                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        89215                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           277811                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          443                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         43806                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        39301                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1643983                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         43806                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2283985                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          19349                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        55112                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           271627                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14718                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1642490                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2031                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2292683                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7636248                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7636248                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1956871                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          335812                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          396                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            45810                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       154451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        82454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1003                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        34363                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1639396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1546847                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          353                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       198941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       482148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2688602                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575335                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261484                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2023549     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       281982     10.49%     85.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       140481      5.23%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        98601      3.67%     94.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        78570      2.92%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        32423      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        20815      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        10633      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1548      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2688602                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            351     12.89%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           970     35.64%     48.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1401     51.47%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1301751     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22972      1.49%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       139867      9.04%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82064      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1546847                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.523977                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2722                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001760                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5785371                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1838749                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1521763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1549569                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3307                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27260                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1558                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         43806                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          15728                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1530                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1639801                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       154451                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        82454                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          203                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28480                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1524078                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131647                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        22769                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              213690                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          216159                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82043                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516264                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1521830                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1521763                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           874647                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2356903                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515480                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371100                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1140681                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1403625                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       236176                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          389                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25210                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2644796                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.530712                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.363347                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2059165     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       295144     11.16%     89.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       106831      4.04%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51083      1.93%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        49275      1.86%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        25269      0.96%     97.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18125      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9857      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30047      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2644796                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1140681                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1403625                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                208087                       # Number of memory references committed
system.switch_cpus7.commit.loads               127191                       # Number of loads committed
system.switch_cpus7.commit.membars                194                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            202437                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1264634                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        28903                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30047                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4254537                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3323415                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 263526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1140681                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1403625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1140681                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.588040                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.588040                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386393                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386393                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6856925                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2121500                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1523416                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           388                       # number of misc regfile writes
system.l20.replacements                           549                       # number of replacements
system.l20.tagsinuse                      4090.789200                       # Cycle average of tags in use
system.l20.total_refs                          317526                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4641                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.417582                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          287.161906                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.763089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   234.476396                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3556.387809                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.070108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.057245                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.868259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998728                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             546                       # number of Writeback hits
system.l20.Writeback_hits::total                  546                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          555                       # number of demand (read+write) hits
system.l20.demand_hits::total                     555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          555                       # number of overall hits
system.l20.overall_hits::total                    555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  490                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 57                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          534                       # number of demand (read+write) misses
system.l20.demand_misses::total                   547                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          534                       # number of overall misses
system.l20.overall_misses::total                  547                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7218262                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    258371342                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      265589604                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data     25935091                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total     25935091                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7218262                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    284306433                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       291524695                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7218262                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    284306433                       # number of overall miss cycles
system.l20.overall_miss_latency::total      291524695                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         1032                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               1045                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          546                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              546                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               57                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         1089                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                1102                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         1089                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               1102                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.462209                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.468900                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490358                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.496370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490358                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.496370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 541658.997904                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 542019.600000                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 455001.596491                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 455001.596491                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 532409.050562                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 532951.910420                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 532409.050562                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 532951.910420                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             490                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            57                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          534                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              547                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          534                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             547                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    224110558                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    230394806                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data     21842116                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total     21842116                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    245952674                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252236922                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    245952674                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252236922                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.462209                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.468900                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.496370                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.496370                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 469833.454927                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 470193.481633                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 383195.017544                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 383195.017544                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 460585.531835                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 461127.828154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 460585.531835                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 461127.828154                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           221                       # number of replacements
system.l21.tagsinuse                      4095.326077                       # Cycle average of tags in use
system.l21.total_refs                           73913                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l21.avg_refs                         17.121381                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.243110                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    24.731488                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   105.253605                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3887.097874                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019102                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006038                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.025697                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.948999                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999835                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          430                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    431                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l21.Writeback_hits::total                   73                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          433                       # number of demand (read+write) hits
system.l21.demand_hits::total                     434                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          433                       # number of overall hits
system.l21.overall_hits::total                    434                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          195                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          195                       # number of demand (read+write) misses
system.l21.demand_misses::total                   221                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          195                       # number of overall misses
system.l21.overall_misses::total                  221                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17429867                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     92732870                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      110162737                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17429867                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     92732870                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       110162737                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17429867                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     92732870                       # number of overall miss cycles
system.l21.overall_miss_latency::total      110162737                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           27                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          625                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                652                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           27                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          628                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 655                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           27                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          628                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                655                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.312000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.338957                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.310510                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.337405                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.310510                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.337405                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 670379.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 475553.179487                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 498473.923077                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 670379.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 475553.179487                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 498473.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 670379.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 475553.179487                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 498473.923077                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  31                       # number of writebacks
system.l21.writebacks::total                       31                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          195                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          195                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          195                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     15555567                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     78631103                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     94186670                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     15555567                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     78631103                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     94186670                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     15555567                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     78631103                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     94186670                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.312000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.338957                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.310510                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.337405                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.310510                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.337405                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 598291.038462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 403236.425641                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 426184.027149                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 598291.038462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 403236.425641                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 426184.027149                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 598291.038462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 403236.425641                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 426184.027149                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            80                       # number of replacements
system.l22.tagsinuse                      4095.180438                       # Cycle average of tags in use
system.l22.total_refs                          180613                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4173                       # Sample count of references to valid blocks.
system.l22.avg_refs                         43.281332                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          136.180438                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.722777                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    27.135926                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3919.141297                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033247                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003106                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.006625                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.956822                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          325                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    327                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             103                       # number of Writeback hits
system.l22.Writeback_hits::total                  103                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          328                       # number of demand (read+write) hits
system.l22.demand_hits::total                     330                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          328                       # number of overall hits
system.l22.overall_hits::total                    330                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           59                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   80                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           59                       # number of demand (read+write) misses
system.l22.demand_misses::total                    80                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           59                       # number of overall misses
system.l22.overall_misses::total                   80                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27557249                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     26840526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       54397775                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27557249                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     26840526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        54397775                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27557249                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     26840526                       # number of overall miss cycles
system.l22.overall_miss_latency::total       54397775                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          384                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                407                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          103                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              103                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          387                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 410                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          387                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                410                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.153646                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.196560                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152455                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.195122                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152455                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.195122                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454924.169492                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 679972.187500                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454924.169492                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 679972.187500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454924.169492                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 679972.187500                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  45                       # number of writebacks
system.l22.writebacks::total                       45                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           59                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              80                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           59                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               80                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           59                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              80                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     22604326                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     48653775                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     22604326                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     48653775                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     22604326                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     48653775                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153646                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.196560                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152455                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.195122                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152455                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.195122                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 608172.187500                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 608172.187500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 608172.187500                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            80                       # number of replacements
system.l23.tagsinuse                      4095.186002                       # Cycle average of tags in use
system.l23.total_refs                          180612                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4173                       # Sample count of references to valid blocks.
system.l23.avg_refs                         43.281093                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          136.186002                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.704188                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    27.072961                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3919.222851                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.033249                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003102                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.006610                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.956842                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          324                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    326                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             103                       # number of Writeback hits
system.l23.Writeback_hits::total                  103                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          327                       # number of demand (read+write) hits
system.l23.demand_hits::total                     329                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          327                       # number of overall hits
system.l23.overall_hits::total                    329                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           59                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   80                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           59                       # number of demand (read+write) misses
system.l23.demand_misses::total                    80                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           59                       # number of overall misses
system.l23.overall_misses::total                   80                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     25295139                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     27890196                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       53185335                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     25295139                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     27890196                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        53185335                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     25295139                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     27890196                       # number of overall miss cycles
system.l23.overall_miss_latency::total       53185335                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           23                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          383                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                406                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          103                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              103                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           23                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          386                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 409                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           23                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          386                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                409                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.913043                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.154047                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.197044                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.913043                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.152850                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.195599                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.913043                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.152850                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.195599                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1204530.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 472715.186441                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 664816.687500                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1204530.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 472715.186441                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 664816.687500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1204530.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 472715.186441                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 664816.687500                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  45                       # number of writebacks
system.l23.writebacks::total                       45                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           59                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              80                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           59                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               80                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           59                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              80                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     23785640                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     23651442                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     47437082                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     23785640                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     23651442                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     47437082                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     23785640                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     23651442                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     47437082                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.154047                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.197044                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.913043                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.152850                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.195599                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.913043                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.152850                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.195599                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1132649.523810                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 400871.898305                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 592963.525000                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1132649.523810                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 400871.898305                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 592963.525000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1132649.523810                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 400871.898305                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 592963.525000                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           549                       # number of replacements
system.l24.tagsinuse                      4090.967735                       # Cycle average of tags in use
system.l24.total_refs                          317527                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4639                       # Sample count of references to valid blocks.
system.l24.avg_refs                         68.447295                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          289.670887                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.764112                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   233.081195                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3555.451541                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.070720                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003116                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.056905                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.868030                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.998771                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          556                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    556                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             547                       # number of Writeback hits
system.l24.Writeback_hits::total                  547                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          556                       # number of demand (read+write) hits
system.l24.demand_hits::total                     556                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          556                       # number of overall hits
system.l24.overall_hits::total                    556                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          474                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  487                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data           60                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                 60                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          534                       # number of demand (read+write) misses
system.l24.demand_misses::total                   547                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          534                       # number of overall misses
system.l24.overall_misses::total                  547                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      5171418                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    249774600                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      254946018                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data     26711964                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total     26711964                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      5171418                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    276486564                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       281657982                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      5171418                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    276486564                       # number of overall miss cycles
system.l24.overall_miss_latency::total      281657982                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         1030                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               1043                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          547                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              547                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           60                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               60                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         1090                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                1103                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         1090                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               1103                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.460194                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.466922                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.489908                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.495920                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.489908                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.495920                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 397801.384615                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 526950.632911                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 523503.117043                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 445199.400000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 445199.400000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 397801.384615                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 517765.101124                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 514914.043876                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 397801.384615                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 517765.101124                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 514914.043876                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 312                       # number of writebacks
system.l24.writebacks::total                      312                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          474                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             487                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data           60                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total            60                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          534                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              547                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          534                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             547                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      4237285                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    215733621                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    219970906                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data     22402806                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total     22402806                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      4237285                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    238136427                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    242373712                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      4237285                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    238136427                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    242373712                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.460194                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.466922                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.489908                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.495920                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.489908                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.495920                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       325945                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 455134.221519                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 451685.638604                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 373380.100000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 373380.100000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst       325945                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 445948.365169                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 443096.365631                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst       325945                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 445948.365169                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 443096.365631                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           350                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          223855                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4446                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.349753                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.605385                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   167.842668                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3903.551947                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003322                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.040977                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.953016                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          554                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    554                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             233                       # number of Writeback hits
system.l25.Writeback_hits::total                  233                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          554                       # number of demand (read+write) hits
system.l25.demand_hits::total                     554                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          554                       # number of overall hits
system.l25.overall_hits::total                    554                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          336                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  350                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          336                       # number of demand (read+write) misses
system.l25.demand_misses::total                   350                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          336                       # number of overall misses
system.l25.overall_misses::total                  350                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7429351                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    165735951                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      173165302                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7429351                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    165735951                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       173165302                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7429351                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    165735951                       # number of overall miss cycles
system.l25.overall_miss_latency::total      173165302                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          890                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                904                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          233                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              233                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          890                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 904                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          890                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                904                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.377528                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.387168                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.377528                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.387168                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.377528                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.387168                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 530667.928571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 493261.758929                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 494758.005714                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 530667.928571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 493261.758929                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 494758.005714                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 530667.928571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 493261.758929                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 494758.005714                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  75                       # number of writebacks
system.l25.writebacks::total                       75                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          336                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             350                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          336                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              350                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          336                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             350                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6423717                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    141606447                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    148030164                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6423717                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    141606447                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    148030164                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6423717                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    141606447                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    148030164                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.377528                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.387168                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.377528                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.387168                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.377528                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.387168                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 458836.928571                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 421447.758929                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 422943.325714                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 458836.928571                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 421447.758929                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 422943.325714                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 458836.928571                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 421447.758929                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 422943.325714                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           352                       # number of replacements
system.l26.tagsinuse                             4096                       # Cycle average of tags in use
system.l26.total_refs                          223845                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4448                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.324865                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    14.534004                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   165.631123                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3904.834873                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003548                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.040437                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.953329                       # Average percentage of cache occupancy
system.l26.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          545                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    545                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             232                       # number of Writeback hits
system.l26.Writeback_hits::total                  232                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          545                       # number of demand (read+write) hits
system.l26.demand_hits::total                     545                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          545                       # number of overall hits
system.l26.overall_hits::total                    545                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          337                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  352                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          337                       # number of demand (read+write) misses
system.l26.demand_misses::total                   352                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          337                       # number of overall misses
system.l26.overall_misses::total                  352                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      8779129                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    178314079                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      187093208                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      8779129                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    178314079                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       187093208                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      8779129                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    178314079                       # number of overall miss cycles
system.l26.overall_miss_latency::total      187093208                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          882                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                897                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          232                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              232                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          882                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 897                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          882                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                897                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.382086                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.392419                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.382086                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.392419                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.382086                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.392419                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 585275.266667                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529121.896142                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 531514.795455                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 585275.266667                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 529121.896142                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 531514.795455                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 585275.266667                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 529121.896142                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 531514.795455                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  77                       # number of writebacks
system.l26.writebacks::total                       77                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          337                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             352                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          337                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              352                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          337                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             352                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      7701397                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    154105258                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    161806655                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      7701397                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    154105258                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    161806655                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      7701397                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    154105258                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    161806655                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.382086                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.392419                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.382086                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.392419                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.382086                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.392419                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 513426.466667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457285.632047                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 459677.997159                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 513426.466667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457285.632047                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 459677.997159                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 513426.466667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457285.632047                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 459677.997159                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           123                       # number of replacements
system.l27.tagsinuse                      4094.811524                       # Cycle average of tags in use
system.l27.total_refs                          192868                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4219                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.714150                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           91.086057                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    23.949332                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    52.597100                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3927.179036                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.022238                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005847                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.012841                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.958784                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999710                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          396                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    397                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             120                       # number of Writeback hits
system.l27.Writeback_hits::total                  120                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          399                       # number of demand (read+write) hits
system.l27.demand_hits::total                     400                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          399                       # number of overall hits
system.l27.overall_hits::total                    400                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           95                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  123                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           95                       # number of demand (read+write) misses
system.l27.demand_misses::total                   123                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           95                       # number of overall misses
system.l27.overall_misses::total                  123                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25851135                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     45323236                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       71174371                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25851135                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     45323236                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        71174371                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25851135                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     45323236                       # number of overall miss cycles
system.l27.overall_miss_latency::total       71174371                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          491                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                520                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          120                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              120                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          494                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 523                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          494                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                523                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.193483                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.236538                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.192308                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.235182                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.192308                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.235182                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 923254.821429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 477086.694737                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 578653.422764                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 923254.821429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 477086.694737                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 578653.422764                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 923254.821429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 477086.694737                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 578653.422764                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  73                       # number of writebacks
system.l27.writebacks::total                       73                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           95                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             123                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           95                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              123                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           95                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             123                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23839190                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     38496920                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     62336110                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23839190                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     38496920                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     62336110                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23839190                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     38496920                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     62336110                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.193483                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.236538                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.192308                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.235182                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.192308                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.235182                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 851399.642857                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 405230.736842                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 506797.642276                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 851399.642857                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 405230.736842                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 506797.642276                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 851399.642857                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 405230.736842                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 506797.642276                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.762330                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.577689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.762330                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020452                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804106                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124936                       # number of overall hits
system.cpu0.icache.overall_hits::total         124936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9071776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9071776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124954                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1089                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1345                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92963.750186                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.055830                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.944170                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94901                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76403                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          494                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2999                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    794486684                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    794486684                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    226196228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    226196228                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1020682912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1020682912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1020682912                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1020682912                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 317160.352894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 317160.352894                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 457887.101215                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 457887.101215                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 340341.084361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 340341.084361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 340341.084361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 340341.084361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    299509744                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    299509744                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     26408191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26408191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    325917935                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    325917935                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    325917935                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    325917935                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 290222.620155                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 290222.620155                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 463301.596491                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 463301.596491                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 299281.850321                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 299281.850321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 299281.850321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 299281.850321                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.774346                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643079630                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1162892.640145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    25.682770                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.091576                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.041158                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841493                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882651                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139408                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139408                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139408                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139408                       # number of overall hits
system.cpu1.icache.overall_hits::total         139408                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     22443961                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22443961                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     22443961                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22443961                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     22443961                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22443961                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139445                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 606593.540541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 606593.540541                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 606593.540541                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 606593.540541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 606593.540541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 606593.540541                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     17741402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17741402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     17741402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17741402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     17741402                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17741402                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 657088.962963                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 657088.962963                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   628                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150623036                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   884                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              170388.049774                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.791716                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.208284                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.620280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.379720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       197872                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         197872                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        40017                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         40017                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           95                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           94                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       237889                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          237889                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       237889                       # number of overall hits
system.cpu1.dcache.overall_hits::total         237889                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2154                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2169                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2169                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2169                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2169                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    534971630                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    534971630                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1282874                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1282874                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    536254504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    536254504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    536254504                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    536254504                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       200026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       200026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       240058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       240058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       240058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       240058                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010769                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000375                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009035                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 248361.945218                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 248361.945218                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85524.933333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85524.933333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 247235.824804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 247235.824804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 247235.824804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 247235.824804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu1.dcache.writebacks::total               73                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1529                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1541                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1541                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          625                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          628                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122456872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122456872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122649172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122649172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122649172                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122649172                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002616                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002616                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002616                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002616                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 195930.995200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 195930.995200                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               468.265979                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749871328                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568768.468619                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.265979                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021260                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.750426                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       144853                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         144853                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       144853                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          144853                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       144853                       # number of overall hits
system.cpu2.icache.overall_hits::total         144853                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.cpu2.icache.overall_misses::total           31                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44825739                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44825739                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44825739                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44825739                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44825739                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44825739                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       144884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       144884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       144884                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       144884                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       144884                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       144884                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1445991.580645                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1445991.580645                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1445991.580645                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     27861447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     27861447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     27861447                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1211367.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   387                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108881887                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   643                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              169334.194401                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   125.112768                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   130.887232                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.488722                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.511278                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       114464                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         114464                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        84047                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         84047                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198511                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198511                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198511                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198511                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1002                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    124410439                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    124410439                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1078403                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1078403                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    125488842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    125488842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    125488842                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    125488842                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       115454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       115454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        84059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        84059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199513                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199513                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199513                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199513                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008575                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008575                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000143                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005022                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005022                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005022                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005022                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 125667.110101                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 125667.110101                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89866.916667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89866.916667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 125238.365269                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125238.365269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 125238.365269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125238.365269                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu2.dcache.writebacks::total              103                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          615                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          615                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          384                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          387                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     48471466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     48471466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     48679903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     48679903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     48679903                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     48679903                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001940                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001940                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001940                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001940                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 126227.776042                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 126227.776042                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        69479                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        69479                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               468.243669                       # Cycle average of tags in use
system.cpu3.icache.total_refs               749871092                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1568767.974895                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.243669                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021224                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.750390                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       144617                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         144617                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       144617                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          144617                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       144617                       # number of overall hits
system.cpu3.icache.overall_hits::total         144617                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.cpu3.icache.overall_misses::total           31                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41063205                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41063205                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41063205                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41063205                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41063205                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41063205                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       144648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       144648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       144648                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       144648                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       144648                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       144648                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000214                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000214                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1324619.516129                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1324619.516129                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1324619.516129                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1324619.516129                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1324619.516129                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1324619.516129                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           23                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           23                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           23                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     25613462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     25613462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     25613462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     25613462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     25613462                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     25613462                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1113628.782609                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1113628.782609                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1113628.782609                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1113628.782609                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1113628.782609                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1113628.782609                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   386                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               108881590                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   642                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              169597.492212                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   124.987803                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   131.012197                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.488234                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.511766                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       114283                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         114283                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        83931                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         83931                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          210                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          204                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       198214                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          198214                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       198214                       # number of overall hits
system.cpu3.dcache.overall_hits::total         198214                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          986                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          986                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           12                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          998                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           998                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          998                       # number of overall misses
system.cpu3.dcache.overall_misses::total          998                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    126497740                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    126497740                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1077503                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1077503                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    127575243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    127575243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    127575243                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    127575243                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       115269                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       115269                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        83943                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        83943                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       199212                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       199212                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       199212                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       199212                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008554                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008554                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000143                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005010                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005010                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005010                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005010                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128293.853955                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128293.853955                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 89791.916667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89791.916667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 127830.904810                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127830.904810                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 127830.904810                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127830.904810                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu3.dcache.writebacks::total              103                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          603                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          612                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          612                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          612                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          612                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          386                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          386                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     49451026                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     49451026                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       208362                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       208362                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     49659388                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     49659388                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     49659388                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     49659388                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 129114.950392                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 129114.950392                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        69454                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        69454                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 128651.264249                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128651.264249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 128651.264249                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 128651.264249                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.763354                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750133030                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1494288.904382                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.763354                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020454                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.804108                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       125100                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         125100                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       125100                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          125100                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       125100                       # number of overall hits
system.cpu4.icache.overall_hits::total         125100                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6080547                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6080547                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6080547                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6080547                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6080547                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6080547                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       125118                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       125118                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       125118                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       125118                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       125118                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       125118                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000144                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000144                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 337808.166667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 337808.166667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 337808.166667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 337808.166667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 337808.166667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 337808.166667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5280199                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5280199                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5280199                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5280199                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5280199                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5280199                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 406169.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 406169.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 406169.153846                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 406169.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 406169.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 406169.153846                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  1090                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125036233                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1346                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              92894.675334                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   189.893131                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    66.106869                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.741770                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.258230                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        94805                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          94805                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        76486                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         76486                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          158                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          152                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       171291                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          171291                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       171291                       # number of overall hits
system.cpu4.dcache.overall_hits::total         171291                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2494                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2494                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          502                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2996                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2996                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2996                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2996                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    772723575                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    772723575                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    227421129                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    227421129                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1000144704                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1000144704                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1000144704                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1000144704                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97299                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97299                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        76988                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        76988                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       174287                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       174287                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       174287                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       174287                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.025632                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025632                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.006520                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006520                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017190                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017190                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017190                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017190                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 309833.029270                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 309833.029270                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 453030.137450                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 453030.137450                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 333826.670227                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 333826.670227                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 333826.670227                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 333826.670227                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          547                       # number of writebacks
system.cpu4.dcache.writebacks::total              547                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1464                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          442                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          442                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1906                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1906                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1906                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1906                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         1030                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1030                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           60                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         1090                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1090                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         1090                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1090                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    291026760                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    291026760                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     27209964                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     27209964                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    318236724                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    318236724                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    318236724                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    318236724                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010586                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010586                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000779                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000779                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006254                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006254                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006254                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006254                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 282550.252427                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 282550.252427                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 453499.400000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 453499.400000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 291960.297248                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 291960.297248                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 291960.297248                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 291960.297248                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.604568                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765415158                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374174.430880                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.604568                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021802                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891995                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       134260                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         134260                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       134260                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          134260                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       134260                       # number of overall hits
system.cpu5.icache.overall_hits::total         134260                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8377538                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8377538                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8377538                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8377538                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8377538                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8377538                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       134277                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       134277                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       134277                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       134277                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       134277                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       134277                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 492796.352941                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 492796.352941                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 492796.352941                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 492796.352941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 492796.352941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 492796.352941                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7546414                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7546414                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7546414                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7546414                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7546414                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7546414                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 539029.571429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 539029.571429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 539029.571429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   890                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287924986                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1146                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              251243.443281                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.693750                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.306250                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.401147                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.598853                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       344427                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         344427                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       187837                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        187837                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           93                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           92                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       532264                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          532264                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       532264                       # number of overall hits
system.cpu5.dcache.overall_hits::total         532264                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         3199                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3199                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3199                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3199                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3199                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3199                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    810617827                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    810617827                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    810617827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    810617827                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    810617827                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    810617827                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       347626                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       347626                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       187837                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       187837                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       535463                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       535463                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       535463                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       535463                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009202                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005974                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005974                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005974                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005974                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 253397.257580                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 253397.257580                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 253397.257580                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 253397.257580                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 253397.257580                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 253397.257580                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu5.dcache.writebacks::total              233                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2309                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2309                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2309                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2309                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2309                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2309                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          890                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          890                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          890                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          890                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          890                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          890                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    206375802                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    206375802                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    206375802                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    206375802                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    206375802                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    206375802                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001662                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001662                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 231882.923596                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 231882.923596                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 231882.923596                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               557.533129                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765414068                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1371709.799283                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.533129                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023290                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893483                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       133170                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         133170                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       133170                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          133170                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       133170                       # number of overall hits
system.cpu6.icache.overall_hits::total         133170                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           22                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           22                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           22                       # number of overall misses
system.cpu6.icache.overall_misses::total           22                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     11900133                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     11900133                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     11900133                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     11900133                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     11900133                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     11900133                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       133192                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       133192                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       133192                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       133192                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       133192                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       133192                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 540915.136364                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 540915.136364                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 540915.136364                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 540915.136364                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 540915.136364                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 540915.136364                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      8911027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8911027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      8911027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8911027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      8911027                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8911027                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 594068.466667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 594068.466667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 594068.466667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 594068.466667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 594068.466667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 594068.466667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   882                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287922105                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1138                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              253007.122144                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   102.031192                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   153.968808                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.398559                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.601441                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       342615                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         342615                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       186770                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        186770                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           93                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           90                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           90                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       529385                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          529385                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       529385                       # number of overall hits
system.cpu6.dcache.overall_hits::total         529385                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         3174                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3174                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3174                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3174                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3174                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3174                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    865992335                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    865992335                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    865992335                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    865992335                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    865992335                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    865992335                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       345789                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       345789                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       186770                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       186770                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       532559                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       532559                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       532559                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       532559                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009179                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009179                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005960                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005960                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005960                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005960                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 272839.425016                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 272839.425016                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 272839.425016                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 272839.425016                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 272839.425016                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 272839.425016                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          232                       # number of writebacks
system.cpu6.dcache.writebacks::total              232                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2292                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2292                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2292                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2292                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2292                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2292                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          882                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          882                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          882                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    218304230                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    218304230                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    218304230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    218304230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    218304230                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    218304230                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001656                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001656                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 247510.464853                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 247510.464853                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 247510.464853                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 247510.464853                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 247510.464853                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 247510.464853                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               499.680595                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746421985                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1480996.001984                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.680595                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039552                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.800770                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       142309                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         142309                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       142309                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          142309                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       142309                       # number of overall hits
system.cpu7.icache.overall_hits::total         142309                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     32040870                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     32040870                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     32040870                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     32040870                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     32040870                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     32040870                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       142349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       142349                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       142349                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       142349                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       142349                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       142349                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000281                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000281                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000281                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000281                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 801021.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 801021.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 801021.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 801021.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 801021.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 801021.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26188703                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26188703                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26188703                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26188703                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26188703                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26188703                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 903058.724138                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 903058.724138                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 903058.724138                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   494                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112778642                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   750                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              150371.522667                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   163.707380                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    92.292620                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.639482                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.360518                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96191                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96191                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        80501                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         80501                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          195                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          194                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       176692                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          176692                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       176692                       # number of overall hits
system.cpu7.dcache.overall_hits::total         176692                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1585                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1585                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1599                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1599                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1599                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1599                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    291544698                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    291544698                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1156395                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1156395                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    292701093                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    292701093                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    292701093                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    292701093                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97776                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        80515                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        80515                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       178291                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       178291                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       178291                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       178291                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016211                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016211                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000174                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008968                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008968                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008968                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008968                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183939.872555                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183939.872555                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82599.642857                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82599.642857                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183052.590994                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183052.590994                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183052.590994                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183052.590994                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu7.dcache.writebacks::total              120                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1094                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1094                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1105                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1105                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1105                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1105                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          494                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     71837796                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     71837796                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     72030096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     72030096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     72030096                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     72030096                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005022                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002771                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002771                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002771                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002771                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146309.156823                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146309.156823                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145809.910931                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145809.910931                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145809.910931                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145809.910931                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
