// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0_HH_
#define _dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0 : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<33> > data_0_V_read;
    sc_in< sc_lv<33> > data_1_V_read;
    sc_in< sc_lv<33> > data_2_V_read;
    sc_in< sc_lv<33> > data_3_V_read;
    sc_out< sc_lv<33> > ap_return_0;
    sc_out< sc_lv<33> > ap_return_1;
    sc_out< sc_lv<33> > ap_return_2;
    sc_out< sc_lv<33> > ap_return_3;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0);

    ~dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<33> > data_1_V_read_3_reg_1306;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<33> > data_0_V_read_3_reg_1311;
    sc_signal< sc_lv<16> > trunc_ln708_3202_reg_1316;
    sc_signal< sc_lv<16> > add_ln703_1519_fu_1084_p2;
    sc_signal< sc_lv<16> > add_ln703_1519_reg_1321;
    sc_signal< sc_lv<16> > add_ln703_1522_fu_1090_p2;
    sc_signal< sc_lv<16> > add_ln703_1522_reg_1326;
    sc_signal< sc_lv<16> > add_ln703_1525_fu_1096_p2;
    sc_signal< sc_lv<16> > add_ln703_1525_reg_1331;
    sc_signal< sc_lv<16> > add_ln703_1528_fu_1102_p2;
    sc_signal< sc_lv<16> > add_ln703_1528_reg_1336;
    sc_signal< sc_lv<33> > mul_ln1118_4016_fu_104_p1;
    sc_signal< sc_lv<36> > sext_ln1116_cast_fu_1108_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<33> > mul_ln1118_4022_fu_105_p1;
    sc_signal< sc_lv<36> > sext_ln1116_1718_cast_fu_959_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4023_fu_106_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4018_fu_107_p1;
    sc_signal< sc_lv<36> > sext_ln1116_1717_cast_fu_1144_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4019_fu_108_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4024_fu_109_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4017_fu_111_p1;
    sc_signal< sc_lv<33> > mul_ln1118_fu_112_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4027_fu_113_p1;
    sc_signal< sc_lv<36> > sext_ln1116_1719_cast_fu_1036_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4020_fu_115_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4025_fu_116_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4021_fu_117_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4028_fu_118_p1;
    sc_signal< sc_lv<33> > mul_ln1118_4026_fu_119_p1;
    sc_signal< sc_lv<33> > trunc_ln1118_fu_919_p0;
    sc_signal< sc_lv<27> > trunc_ln1118_fu_919_p1;
    sc_signal< sc_lv<33> > trunc_ln1118_1_fu_931_p0;
    sc_signal< sc_lv<31> > trunc_ln1118_1_fu_931_p1;
    sc_signal< sc_lv<36> > shl_ln1118_1_fu_935_p3;
    sc_signal< sc_lv<36> > shl_ln_fu_923_p3;
    sc_signal< sc_lv<36> > sub_ln1118_fu_943_p2;
    sc_signal< sc_lv<33> > sext_ln1116_1718_cast_fu_959_p0;
    sc_signal< sc_lv<36> > mul_ln1118_4022_fu_105_p2;
    sc_signal< sc_lv<33> > trunc_ln1118_2_fu_976_p0;
    sc_signal< sc_lv<28> > trunc_ln1118_2_fu_976_p1;
    sc_signal< sc_lv<33> > trunc_ln1118_3_fu_988_p0;
    sc_signal< sc_lv<32> > trunc_ln1118_3_fu_988_p1;
    sc_signal< sc_lv<36> > shl_ln1118_2_fu_980_p3;
    sc_signal< sc_lv<36> > shl_ln1118_3_fu_992_p3;
    sc_signal< sc_lv<36> > sub_ln1118_1_fu_1000_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4023_fu_106_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4024_fu_109_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4025_fu_116_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4026_fu_119_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4027_fu_113_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4028_fu_118_p2;
    sc_signal< sc_lv<16> > trunc_ln708_3207_fu_966_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3211_fu_1044_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3208_fu_1006_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3212_fu_1054_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3209_fu_1016_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3213_fu_1064_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3210_fu_1026_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3214_fu_1074_p4;
    sc_signal< sc_lv<36> > mul_ln1118_fu_112_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4016_fu_104_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4017_fu_111_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4018_fu_107_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4019_fu_108_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4020_fu_115_p2;
    sc_signal< sc_lv<36> > mul_ln1118_4021_fu_117_p2;
    sc_signal< sc_lv<16> > trunc_ln708_3203_fu_1151_p4;
    sc_signal< sc_lv<16> > trunc_ln_fu_1114_p4;
    sc_signal< sc_lv<16> > add_ln703_fu_1191_p2;
    sc_signal< sc_lv<16> > trunc_ln708_3204_fu_1161_p4;
    sc_signal< sc_lv<16> > trunc_ln708_s_fu_1124_p4;
    sc_signal< sc_lv<16> > add_ln703_1521_fu_1202_p2;
    sc_signal< sc_lv<16> > trunc_ln708_3205_fu_1171_p4;
    sc_signal< sc_lv<16> > trunc_ln708_3201_fu_1134_p4;
    sc_signal< sc_lv<16> > add_ln703_1524_fu_1213_p2;
    sc_signal< sc_lv<16> > trunc_ln708_3206_fu_1181_p4;
    sc_signal< sc_lv<16> > add_ln703_1527_fu_1224_p2;
    sc_signal< sc_lv<16> > p_Val2_s_fu_1197_p2;
    sc_signal< sc_lv<26> > res_0_V_write_assign_fu_1234_p3;
    sc_signal< sc_lv<16> > acc_1_V_fu_1208_p2;
    sc_signal< sc_lv<26> > res_1_V_write_assign_fu_1246_p3;
    sc_signal< sc_lv<16> > acc_2_V_fu_1219_p2;
    sc_signal< sc_lv<26> > res_2_V_write_assign_fu_1258_p3;
    sc_signal< sc_lv<16> > acc_3_V_fu_1229_p2;
    sc_signal< sc_lv<26> > res_3_V_write_assign_fu_1270_p3;
    sc_signal< sc_lv<33> > sext_ln728_fu_1242_p1;
    sc_signal< sc_lv<33> > sext_ln728_1_fu_1254_p1;
    sc_signal< sc_lv<33> > sext_ln728_2_fu_1266_p1;
    sc_signal< sc_lv<33> > sext_ln728_3_fu_1278_p1;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<33> > ap_return_0_int_reg;
    sc_signal< sc_lv<33> > ap_return_1_int_reg;
    sc_signal< sc_lv<33> > ap_return_2_int_reg;
    sc_signal< sc_lv<33> > ap_return_3_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<36> ap_const_lv36_2B7;
    static const sc_lv<36> ap_const_lv36_FFFFFFDD9;
    static const sc_lv<36> ap_const_lv36_138;
    static const sc_lv<36> ap_const_lv36_226;
    static const sc_lv<36> ap_const_lv36_FFFFFFD55;
    static const sc_lv<36> ap_const_lv36_FFFFFFDA6;
    static const sc_lv<36> ap_const_lv36_FFFFFFE74;
    static const sc_lv<36> ap_const_lv36_1E7;
    static const sc_lv<36> ap_const_lv36_1F2;
    static const sc_lv<36> ap_const_lv36_6D;
    static const sc_lv<36> ap_const_lv36_FFFFFFDE4;
    static const sc_lv<36> ap_const_lv36_2AB;
    static const sc_lv<36> ap_const_lv36_FFFFFFDEC;
    static const sc_lv<36> ap_const_lv36_259;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<10> ap_const_lv10_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_fu_1208_p2();
    void thread_acc_2_V_fu_1219_p2();
    void thread_acc_3_V_fu_1229_p2();
    void thread_add_ln703_1519_fu_1084_p2();
    void thread_add_ln703_1521_fu_1202_p2();
    void thread_add_ln703_1522_fu_1090_p2();
    void thread_add_ln703_1524_fu_1213_p2();
    void thread_add_ln703_1525_fu_1096_p2();
    void thread_add_ln703_1527_fu_1224_p2();
    void thread_add_ln703_1528_fu_1102_p2();
    void thread_add_ln703_fu_1191_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_mul_ln1118_4016_fu_104_p1();
    void thread_mul_ln1118_4016_fu_104_p2();
    void thread_mul_ln1118_4017_fu_111_p1();
    void thread_mul_ln1118_4017_fu_111_p2();
    void thread_mul_ln1118_4018_fu_107_p1();
    void thread_mul_ln1118_4018_fu_107_p2();
    void thread_mul_ln1118_4019_fu_108_p1();
    void thread_mul_ln1118_4019_fu_108_p2();
    void thread_mul_ln1118_4020_fu_115_p1();
    void thread_mul_ln1118_4020_fu_115_p2();
    void thread_mul_ln1118_4021_fu_117_p1();
    void thread_mul_ln1118_4021_fu_117_p2();
    void thread_mul_ln1118_4022_fu_105_p1();
    void thread_mul_ln1118_4022_fu_105_p2();
    void thread_mul_ln1118_4023_fu_106_p1();
    void thread_mul_ln1118_4023_fu_106_p2();
    void thread_mul_ln1118_4024_fu_109_p1();
    void thread_mul_ln1118_4024_fu_109_p2();
    void thread_mul_ln1118_4025_fu_116_p1();
    void thread_mul_ln1118_4025_fu_116_p2();
    void thread_mul_ln1118_4026_fu_119_p1();
    void thread_mul_ln1118_4026_fu_119_p2();
    void thread_mul_ln1118_4027_fu_113_p1();
    void thread_mul_ln1118_4027_fu_113_p2();
    void thread_mul_ln1118_4028_fu_118_p1();
    void thread_mul_ln1118_4028_fu_118_p2();
    void thread_mul_ln1118_fu_112_p1();
    void thread_mul_ln1118_fu_112_p2();
    void thread_p_Val2_s_fu_1197_p2();
    void thread_res_0_V_write_assign_fu_1234_p3();
    void thread_res_1_V_write_assign_fu_1246_p3();
    void thread_res_2_V_write_assign_fu_1258_p3();
    void thread_res_3_V_write_assign_fu_1270_p3();
    void thread_sext_ln1116_1717_cast_fu_1144_p1();
    void thread_sext_ln1116_1718_cast_fu_959_p0();
    void thread_sext_ln1116_1718_cast_fu_959_p1();
    void thread_sext_ln1116_1719_cast_fu_1036_p1();
    void thread_sext_ln1116_cast_fu_1108_p1();
    void thread_sext_ln728_1_fu_1254_p1();
    void thread_sext_ln728_2_fu_1266_p1();
    void thread_sext_ln728_3_fu_1278_p1();
    void thread_sext_ln728_fu_1242_p1();
    void thread_shl_ln1118_1_fu_935_p3();
    void thread_shl_ln1118_2_fu_980_p3();
    void thread_shl_ln1118_3_fu_992_p3();
    void thread_shl_ln_fu_923_p3();
    void thread_sub_ln1118_1_fu_1000_p2();
    void thread_sub_ln1118_fu_943_p2();
    void thread_trunc_ln1118_1_fu_931_p0();
    void thread_trunc_ln1118_1_fu_931_p1();
    void thread_trunc_ln1118_2_fu_976_p0();
    void thread_trunc_ln1118_2_fu_976_p1();
    void thread_trunc_ln1118_3_fu_988_p0();
    void thread_trunc_ln1118_3_fu_988_p1();
    void thread_trunc_ln1118_fu_919_p0();
    void thread_trunc_ln1118_fu_919_p1();
    void thread_trunc_ln708_3201_fu_1134_p4();
    void thread_trunc_ln708_3203_fu_1151_p4();
    void thread_trunc_ln708_3204_fu_1161_p4();
    void thread_trunc_ln708_3205_fu_1171_p4();
    void thread_trunc_ln708_3206_fu_1181_p4();
    void thread_trunc_ln708_3207_fu_966_p4();
    void thread_trunc_ln708_3208_fu_1006_p4();
    void thread_trunc_ln708_3209_fu_1016_p4();
    void thread_trunc_ln708_3210_fu_1026_p4();
    void thread_trunc_ln708_3211_fu_1044_p4();
    void thread_trunc_ln708_3212_fu_1054_p4();
    void thread_trunc_ln708_3213_fu_1064_p4();
    void thread_trunc_ln708_3214_fu_1074_p4();
    void thread_trunc_ln708_s_fu_1124_p4();
    void thread_trunc_ln_fu_1114_p4();
};

}

using namespace ap_rtl;

#endif
