// Seed: 3132908403
module module_0 (
    output tri id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4
);
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1
    , id_11,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    output wand id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9
);
  assign id_8 = id_11 ? -1 : id_2;
  assign id_8 = -1;
  always @(-1 != id_4 - id_3) begin : LABEL_0
    id_0 <= "";
  end
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_9,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
