<div id="pf251" class="pf w0 h0" data-page-no="251"><div class="pc pc251 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg251.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">33.4<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 he y1d5c ff1 fs1 fc0 sc0 ls0 ws0">33.4.1<span class="_ _b"> </span>LPTMR power and reset</div><div class="t m0 x9 hf y6dc ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR remains powered in all power modes, including low-leakage modes. If the</div><div class="t m0 x9 hf y6dd ff3 fs5 fc0 sc0 ls0 ws0">LPTMR is not required to remain operating during a low-power mode, then it must be</div><div class="t m0 x9 hf y1d5d ff3 fs5 fc0 sc0 ls0 ws0">disabled before entering the mode.</div><div class="t m0 x9 hf y7a0 ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR is reset only on global Power On Reset (POR) or Low Voltage Detect</div><div class="t m0 x9 hf y2363 ff3 fs5 fc0 sc0 ls0 ws0">(LVD). When configuring the LPTMR registers, the CSR must be initially written with</div><div class="t m0 x9 hf y3496 ff3 fs5 fc0 sc0 ls0 ws0">the timer disabled, before configuring the PSR and CMR. Then, CSR[TIE] must be set as</div><div class="t m0 x9 hf y3497 ff3 fs5 fc0 sc0 ls0 ws0">the last step in the initialization. This ensures the LPTMR is configured correctly and the</div><div class="t m0 x9 hf y1d62 ff3 fs5 fc0 sc0 ls0 ws0">LPTMR counter is reset to zero following a warm reset.</div><div class="t m0 x9 he y3498 ff1 fs1 fc0 sc0 ls0 ws0">33.4.2<span class="_ _b"> </span>LPTMR clocking</div><div class="t m0 x9 hf y3499 ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR prescaler/glitch filter can be clocked by one of the four clocks. The clock</div><div class="t m0 x9 hf y1b8 ff3 fs5 fc0 sc0 ls0 ws0">source must be enabled before the LPTMR is enabled.</div><div class="t m0 x10e h8 y349a ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y349b ff3 fs5 fc0 sc0 ls0 ws0">The clock source selected may need to be configured to remain</div><div class="t m0 x3e hf y349c ff3 fs5 fc0 sc0 ls0 ws0">enabled in low-power modes, otherwise the LPTMR will not</div><div class="t m0 x3e hf y349d ff3 fs5 fc0 sc0 ls0 ws0">operate during low-power modes.</div><div class="t m0 x9 hf y349e ff3 fs5 fc0 sc0 ls0 ws0">In Pulse Counter mode with the prescaler/glitch filter bypassed, the selected input source</div><div class="t m0 x9 hf y349f ff3 fs5 fc0 sc0 ls0 ws0">directly clocks the CNR and no other clock source is required. To minimize power in this</div><div class="t m0 x9 hf y34a0 ff3 fs5 fc0 sc0 ls0 ws0">case, configure the prescaler clock source for a clock that is not toggling.</div><div class="t m0 x10e h8 y34a1 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y34a2 ff3 fs5 fc0 sc0 ls0 ws0">The clock source or pulse input source selected for the LPTMR</div><div class="t m0 x3e hf y34a3 ff3 fs5 fc0 sc0 ls0 ws0">should not exceed the frequency f<span class="fs8 ws198 vc">LPTMR</span> defined in the device</div><div class="t m0 x3e hf y34a4 ff3 fs5 fc0 sc0 ls0">datasheet.</div><div class="t m0 x9 he y34a5 ff1 fs1 fc0 sc0 ls0 ws0">33.4.3<span class="_ _b"> </span>LPTMR prescaler/glitch filter</div><div class="t m0 x9 hf y34a6 ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR prescaler and glitch filter share the same logic which operates as a prescaler</div><div class="t m0 x9 hf y1375 ff3 fs5 fc0 sc0 ls0 ws0">in Time Counter mode and as a glitch filter in Pulse Counter mode.</div><div class="t m0 x8a h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 33 Low-Power Timer (LPTMR)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>593</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
