
---------- Begin Simulation Statistics ----------
final_tick                                31240246250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    565                       # Simulator instruction rate (inst/s)
host_mem_usage                               11111364                       # Number of bytes of host memory used
host_op_rate                                      578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29213.45                       # Real time elapsed on the host
host_tick_rate                                 833179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16509088                       # Number of instructions simulated
sim_ops                                      16890332                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024340                       # Number of seconds simulated
sim_ticks                                 24340041250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.479926                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  843989                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               865808                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1051                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5886                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            858089                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6325                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8680                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2355                       # Number of indirect misses.
system.cpu.branchPred.lookups                  903533                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15965                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1365                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5334126                       # Number of instructions committed
system.cpu.committedOps                       5400959                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.371541                       # CPI: cycles per instruction
system.cpu.discardedOps                         16032                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2700518                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            166314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1663798                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5376794                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296600                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1025                       # number of quiesce instructions executed
system.cpu.numCycles                         17984227                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1025                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3533085     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2288      0.04%     65.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::MemRead                 172912      3.20%     68.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1692674     31.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5400959                       # Class of committed instruction
system.cpu.quiesceCycles                     20959839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12607433                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1575676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              500095                       # Transaction distribution
system.membus.trans_dist::ReadResp             501017                       # Transaction distribution
system.membus.trans_dist::WriteReq             297466                       # Transaction distribution
system.membus.trans_dist::WriteResp            297466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          546                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict              463                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              273                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            263                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           659                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       786735                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        786735                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1576213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1597919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1573470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1573470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3172002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        93888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24335                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       128463                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     50350440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     50350440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50495735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2372738                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002975                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2372717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2372738                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4003234318                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21870000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              578281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4283625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17244205                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         3076516889                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1322500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2692518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       673130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3365648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       673130                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2692518                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3365648                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3365648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3365648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6731295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       601600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       601600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1032709                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1032709                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        17236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       143472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3063810                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3076098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3268618                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        24335                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2295132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     49020932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     49217540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     52045943                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5494834000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4424629201                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2839045000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2692518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4038777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5385036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12116331                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5385036                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4038777                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9423813                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2692518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9423813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9423813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21540144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2019389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9423813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2019389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13462590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4038777                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1388658                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5427435                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2019389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13462590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3408047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18890026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       498991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       498991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       287744                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       287744                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        38968                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1525762                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1573470                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     48824324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     50350440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       985304                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       985304    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       985304                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2295148285                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2782675000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1813399063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32310216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8077554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1853786834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40387771                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40444139                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80831909                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1853786834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72754355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8077554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1934618743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32702468                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17432576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     50659332                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     18612224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31588356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     50200580                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8175617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       544768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8736769                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4653056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       987137                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5640193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     18847626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1343566663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    716209797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2692518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2081316604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    764675121                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1297793856                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2062468978                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     18847626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2108241785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2014003653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2692518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4143785582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16832                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16832                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          263                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          285                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       691535                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57847                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         749382                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       691535                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       691535                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       691535                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57847                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        749382                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31391748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          58240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31993064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18451264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       490497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              499901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       272384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             288301                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18903994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1289716302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2019389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1388658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2392765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1314421108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1464583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32310216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    716209797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5385036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       673130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2019389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            758062150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1464583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     51214211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2005926099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7404425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       673130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3408047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2392765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2072483258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     19484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    762824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449031250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          571                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          571                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              904949                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             306465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      499901                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     288301                       # Number of write requests accepted
system.mem_ctrls.readBursts                    499901                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   288301                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     73                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            31236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17999                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16191146635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2499140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29311631635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32393.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58643.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       510                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   466219                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  268453                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                499898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               288301                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  441328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        53472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.322561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.980506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.291997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1241      2.32%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1184      2.21%      4.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          859      1.61%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          690      1.29%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1076      2.01%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          720      1.35%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          805      1.51%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          874      1.63%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46023     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        53472                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     875.388792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1055.467524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           299     52.36%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.18%     52.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.18%     52.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           76     13.31%     66.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.35%     66.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.18%     66.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     31.70%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      0.88%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.35%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.18%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           571                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     504.929947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    194.289493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.567284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            159     27.85%     27.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      1.93%     29.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            59     10.33%     40.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           35      6.13%     46.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      1.40%     47.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      1.40%     49.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      1.05%     50.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.53%     50.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      1.23%     51.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            8      1.40%     53.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            8      1.40%     54.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.18%     54.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.18%     54.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.35%     55.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.18%     55.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           35      6.13%     61.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          219     38.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           571                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31988992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18452160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31993064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18451264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1314.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       758.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1314.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    758.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24339975000                       # Total gap between requests
system.mem_ctrls.avgGap                      30880.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31388100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        58176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17431616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18903994.256788697094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1289566425.858049869537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1979947.342940513743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1388658.287503929343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2390135.637095520739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1540835.515223294962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32310216.401132844388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 716170355.709647774696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5385036.066855474375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 673129.508356934297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2019388.525070802774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       490497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          557                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       272384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    419486785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28773480845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43836140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31361730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43466135                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24650383805                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13211069375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 409068047250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2261159975                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    291647125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    987291990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58294.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58661.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57078.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59173.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47764.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44255626.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1075119.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1501806.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1104082.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1139246.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1285536.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13769862635                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1316700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9255141615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2050                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1025                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12780761.829268                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    67995841.416286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1025    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       930625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1025                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18139965375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13100280875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2869612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2869612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2869612                       # number of overall hits
system.cpu.icache.overall_hits::total         2869612                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          263                       # number of overall misses
system.cpu.icache.overall_misses::total           263                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11434375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11434375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11434375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11434375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2869875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2869875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2869875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2869875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43476.711027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43476.711027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43476.711027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43476.711027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          263                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          263                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          263                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11014250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11014250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11014250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11014250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41879.277567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41879.277567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41879.277567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41879.277567                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2869612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2869612                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           263                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11434375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11434375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2869875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2869875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43476.711027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43476.711027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11014250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11014250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41879.277567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41879.277567                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.243322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              477293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                87                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5486.126437                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.243322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5740013                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5740013                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       278574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       278574                       # number of overall hits
system.cpu.dcache.overall_hits::total          278574                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1178                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1178                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1178                       # number of overall misses
system.cpu.dcache.overall_misses::total          1178                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94375250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94375250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94375250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94375250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       279752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       279752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       279752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       279752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80114.813243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80114.813243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80114.813243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80114.813243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          546                       # number of writebacks
system.cpu.dcache.writebacks::total               546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74289125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74289125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74289125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74289125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     23993250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     23993250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003332                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003332                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003332                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003332                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79709.361588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79709.361588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79709.361588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79709.361588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.261777                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.261777                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    922                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       170900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          170900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55326625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55326625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       171563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       171563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83448.906486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83448.906486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1104                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1104                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54091500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54091500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     23993250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     23993250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82081.183612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82081.183612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.016304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.016304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       107674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         107674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39048625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39048625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       108189                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       108189                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75822.572816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75822.572816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20197625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20197625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73983.974359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73983.974359                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       786735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       786735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   8251049500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   8251049500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10487.711237                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10487.711237                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        87748                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        87748                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       698987                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       698987                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7915253533                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7915253533                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11323.892337                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11323.892337                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.769091                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               13711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.695606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.769091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7413820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7413820                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31240246250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                31240436250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    565                       # Simulator instruction rate (inst/s)
host_mem_usage                               11111364                       # Number of bytes of host memory used
host_op_rate                                      578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29213.53                       # Real time elapsed on the host
host_tick_rate                                 833183                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16509097                       # Number of instructions simulated
sim_ops                                      16890347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024340                       # Number of seconds simulated
sim_ticks                                 24340231250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.479482                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  843991                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               865814                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1052                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            858090                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6325                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2356                       # Number of indirect misses.
system.cpu.branchPred.lookups                  903541                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15967                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1365                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5334135                       # Number of instructions committed
system.cpu.committedOps                       5400974                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.371593                       # CPI: cycles per instruction
system.cpu.discardedOps                         16039                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2700537                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            166315                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1663799                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5377048                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296596                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1025                       # number of quiesce instructions executed
system.cpu.numCycles                         17984531                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1025                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3533093     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2288      0.04%     65.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::MemRead                 172918      3.20%     68.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1692674     31.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5400974                       # Class of committed instruction
system.cpu.quiesceCycles                     20959839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12607483                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1575682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              500095                       # Transaction distribution
system.membus.trans_dist::ReadResp             501020                       # Transaction distribution
system.membus.trans_dist::WriteReq             297466                       # Transaction distribution
system.membus.trans_dist::WriteResp            297466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          548                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict              464                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              273                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           661                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       786735                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        786735                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1576219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1597925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1573470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1573470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3172011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        94144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24335                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       128719                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     50350440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     50350440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50496055                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2372741                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002975                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2372720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2372741                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4003247693                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21870000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              580656                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4283625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17255705                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         3076516889                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1327500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2692497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       673124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3365621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       673124                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2692497                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3365621                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3365621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3365621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6731243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       601600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       601600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1032709                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1032709                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        17236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       143472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3063810                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3076098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3268618                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        24335                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2295132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     49020932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     49217540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     52045943                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5494834000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4424629201                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2839045000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2692497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4038746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5384994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12116237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5384994                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4038746                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9423740                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2692497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9423740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9423740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21539976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2019373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9423740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2019373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13462485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4038746                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1388647                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5427393                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2019373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13462485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3408020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18889878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       498991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       498991                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       287744                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       287744                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        38968                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1525762                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1573470                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     48824324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     50350440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       985304                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       985304    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       985304                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2295148285                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2782675000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1813384908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32309964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8077491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1853772363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40387455                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40443823                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80831278                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1853772363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     72753787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8077491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1934603641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32702468                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17432576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     50659332                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     18612224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31588356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     50200580                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8175617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       544768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8736769                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4653056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       987137                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5640193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     18847479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1343556175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    716204206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2692497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2081300357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    764669152                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1297783726                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2062452878                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     18847479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2108225328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2013987932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2692497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4143753236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16896                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          264                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          286                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       694159                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57847                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         752006                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       694159                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       694159                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       694159                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57847                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        752006                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31391748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31993192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18451392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       490497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              499903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       272384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             288303                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18903847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1289706235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2019373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1388647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2398005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1314416107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1469830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32309964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    716204206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5384994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       673124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2019373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            758061491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1469830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     51213811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2005910441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7404367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       673124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3408020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2398005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2072477598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     19484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    762824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449031250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          571                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          571                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              904955                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             306465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      499903                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     288303                       # Number of write requests accepted
system.mem_ctrls.readBursts                    499903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   288303                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     73                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            31236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17999                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16191146635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2499150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29311684135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32393.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58643.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       510                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   466221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  268453                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                499900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               288303                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  441328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        53472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.322561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.980506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.291997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1241      2.32%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1184      2.21%      4.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          859      1.61%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          690      1.29%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1076      2.01%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          720      1.35%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          805      1.51%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          874      1.63%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46023     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        53472                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     875.388792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1055.467524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           299     52.36%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.18%     52.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.18%     52.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           76     13.31%     66.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.35%     66.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.18%     66.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     31.70%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      0.88%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.35%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.18%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           571                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     504.929947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    194.289493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.567284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            159     27.85%     27.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      1.93%     29.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            59     10.33%     40.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           35      6.13%     46.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      1.40%     47.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      1.40%     49.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      1.05%     50.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.53%     50.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      1.23%     51.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            8      1.40%     53.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            8      1.40%     54.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.18%     54.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.18%     54.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.35%     55.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.18%     55.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           35      6.13%     61.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          219     38.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           571                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31989120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18452160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31993192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18451392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1314.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       758.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1314.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    758.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24340306250                       # Total gap between requests
system.mem_ctrls.avgGap                      30880.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31388100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        58304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17431616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18903846.692089255899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1289556359.494324922562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1979931.887458957499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1388647.447628501803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2395375.762915153056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1540823.487451459514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32309964.187378045171                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 716164765.279294490814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5384994.031229674816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 673124.253903709352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2019372.761711127823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       490497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          559                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       272384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    419486785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28773480845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43836140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31361730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43518635                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24650383805                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13211069375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 409068047250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2261159975                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    291647125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    987291990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58294.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58661.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57078.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59173.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47717.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44097287.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1075119.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1501806.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1104082.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1139246.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1285536.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13769862635                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1316700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9255331615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2050                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1025                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12780761.829268                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    67995841.416286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1025    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       930625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545335625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1025                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18140155375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13100280875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2869623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2869623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2869623                       # number of overall hits
system.cpu.icache.overall_hits::total         2869623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          264                       # number of overall misses
system.cpu.icache.overall_misses::total           264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11477500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11477500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11477500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11477500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2869887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2869887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2869887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2869887                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43475.378788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43475.378788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43475.378788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43475.378788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11055625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11055625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11055625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11055625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.367424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.367424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.367424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.367424                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2869623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2869623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2869887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2869887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43475.378788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43475.378788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11055625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11055625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.367424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.367424                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.243382                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5848543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               550                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10633.714545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.243382                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.887194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5740038                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5740038                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       278578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       278578                       # number of overall hits
system.cpu.dcache.overall_hits::total          278578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1180                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1180                       # number of overall misses
system.cpu.dcache.overall_misses::total          1180                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94495875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94495875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94495875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94495875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       279758                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       279758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       279758                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       279758                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004218                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80081.250000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80081.250000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80081.250000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80081.250000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          548                       # number of writebacks
system.cpu.dcache.writebacks::total               548                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          934                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          934                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74406375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74406375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74406375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74406375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     23993250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     23993250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003339                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003339                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003339                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79664.213062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79664.213062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79664.213062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79664.213062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2216.261777                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2216.261777                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    924                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       170904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          170904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55447250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55447250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       171569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       171569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83379.323308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83379.323308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          661                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1104                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1104                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54208750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54208750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     23993250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     23993250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82010.211800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82010.211800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.016304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.016304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       107674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         107674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39048625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39048625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       108189                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       108189                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75822.572816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75822.572816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20197625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20197625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73983.974359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73983.974359                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       786735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       786735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   8251049500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   8251049500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10487.711237                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10487.711237                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        87748                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        87748                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       698987                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       698987                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7915253533                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7915253533                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11323.892337                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11323.892337                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.769092                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              281480                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.661134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.769092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7413846                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7413846                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31240436250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
