adder_sfix32.vhd,vhdl,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/adder_sfix32/sim/adder_sfix32.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
