Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jun 22 14:47:23 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                            Logical Path                                                            | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 9.071      | 2.712(30%)  | 6.359(70%) | -0.295     | 0.531 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_zero_flag_reg/D        |
| Path #2   | 10.000      | 9.312      | 2.845(31%)  | 6.467(69%) | -0.043     | 0.542 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][22]/D |
| Path #3   | 10.000      | 9.176      | 2.845(32%)  | 6.331(68%) | -0.043     | 0.665 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][22]/D  |
| Path #4   | 10.000      | 9.166      | 2.941(33%)  | 6.225(67%) | -0.048     | 0.669 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][28]/D |
| Path #5   | 10.000      | 9.155      | 2.845(32%)  | 6.310(68%) | -0.044     | 0.707 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][22]/D |
| Path #6   | 10.000      | 9.121      | 2.585(29%)  | 6.536(71%) | -0.051     | 0.732 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][31]/D  |
| Path #7   | 10.000      | 8.871      | 2.952(34%)  | 5.919(66%) | -0.293     | 0.743 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[11][18]/D |
| Path #8   | 10.000      | 9.151      | 2.845(32%)  | 6.306(68%) | -0.028     | 0.754 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][22]/D  |
| Path #9   | 10.000      | 9.069      | 2.858(32%)  | 6.211(68%) | -0.057     | 0.758 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][27]/D  |
| Path #10  | 10.000      | 9.157      | 2.941(33%)  | 6.216(67%) | -0.031     | 0.760 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][28]/D |
| Path #11  | 10.000      | 9.069      | 2.282(26%)  | 6.787(74%) | -0.052     | 0.777 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_carry_flag_reg/D       |
| Path #12  | 10.000      | 9.067      | 2.848(32%)  | 6.219(68%) | -0.052     | 0.801 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][31]/D  |
| Path #13  | 10.000      | 9.039      | 2.858(32%)  | 6.181(68%) | -0.054     | 0.827 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][27]/D |
| Path #14  | 10.000      | 9.024      | 2.845(32%)  | 6.179(68%) | -0.045     | 0.828 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][22]/D |
| Path #15  | 10.000      | 8.997      | 2.858(32%)  | 6.139(68%) | -0.057     | 0.830 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][27]/D |
| Path #16  | 10.000      | 9.021      | 2.941(33%)  | 6.080(67%) | -0.048     | 0.834 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][28]/D |
| Path #17  | 10.000      | 9.011      | 2.941(33%)  | 6.070(67%) | -0.034     | 0.838 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][28]/D  |
| Path #18  | 10.000      | 8.988      | 2.845(32%)  | 6.143(68%) | -0.044     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][22]/D |
| Path #19  | 10.000      | 8.989      | 2.827(32%)  | 6.162(68%) | -0.054     | 0.854 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][24]/D  |
| Path #20  | 10.000      | 8.994      | 2.827(32%)  | 6.167(68%) | -0.049     | 0.855 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][24]/D |
| Path #21  | 10.000      | 8.986      | 2.827(32%)  | 6.159(68%) | -0.052     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][24]/D |
| Path #22  | 10.000      | 8.988      | 2.827(32%)  | 6.161(68%) | -0.049     | 0.861 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][24]/D |
| Path #23  | 10.000      | 9.016      | 2.858(32%)  | 6.158(68%) | -0.055     | 0.862 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][27]/D |
| Path #24  | 10.000      | 8.727      | 2.952(34%)  | 5.775(66%) | -0.293     | 0.863 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[10][18]/D |
| Path #25  | 10.000      | 8.980      | 2.827(32%)  | 6.153(68%) | -0.049     | 0.868 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][24]/D |
| Path #26  | 10.000      | 9.017      | 2.585(29%)  | 6.432(71%) | -0.051     | 0.869 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][31]/D  |
| Path #27  | 10.000      | 8.978      | 2.681(30%)  | 6.297(70%) | -0.057     | 0.872 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][30]/D  |
| Path #28  | 10.000      | 9.005      | 2.858(32%)  | 6.147(68%) | -0.056     | 0.872 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][27]/D |
| Path #29  | 10.000      | 8.751      | 2.952(34%)  | 5.799(66%) | -0.295     | 0.873 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[13][18]/D |
| Path #30  | 10.000      | 8.986      | 2.845(32%)  | 6.141(68%) | -0.044     | 0.874 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][22]/D |
| Path #31  | 10.000      | 8.986      | 2.941(33%)  | 6.045(67%) | -0.031     | 0.887 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][28]/D  |
| Path #32  | 10.000      | 8.942      | 2.843(32%)  | 6.099(68%) | -0.058     | 0.898 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][25]/D  |
| Path #33  | 10.000      | 8.743      | 3.115(36%)  | 5.628(64%) | -0.294     | 0.900 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][5]/C                        | r_register_reg[2][28]/D  |
| Path #34  | 10.000      | 8.978      | 2.681(30%)  | 6.297(70%) | -0.057     | 0.902 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][30]/D |
| Path #35  | 10.000      | 8.942      | 2.843(32%)  | 6.099(68%) | -0.058     | 0.907 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][25]/D |
| Path #36  | 10.000      | 8.932      | 2.843(32%)  | 6.089(68%) | -0.057     | 0.909 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][25]/D |
| Path #37  | 10.000      | 8.970      | 2.827(32%)  | 6.143(68%) | -0.053     | 0.911 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][24]/D  |
| Path #38  | 10.000      | 8.919      | 2.719(31%)  | 6.200(69%) | -0.057     | 0.922 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][25]/D  |
| Path #39  | 10.000      | 8.906      | 2.858(33%)  | 6.048(67%) | -0.054     | 0.924 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][27]/D  |
| Path #40  | 10.000      | 8.659      | 2.335(27%)  | 6.324(73%) | -0.288     | 0.936 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT5-(7)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[9][13]/D  |
| Path #41  | 10.000      | 8.903      | 2.719(31%)  | 6.184(69%) | -0.054     | 0.941 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][25]/D  |
| Path #42  | 10.000      | 6.166      | 1.334(22%)  | 4.832(78%) | -2.476     | 0.942 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(22)-LUT3-(19)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                 | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 22          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[7][29]/CE |
| Path #43  | 10.000      | 8.681      | 2.246(26%)  | 6.435(74%) | -0.295     | 0.943 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[6][18]/D  |
| Path #44  | 10.000      | 8.932      | 2.843(32%)  | 6.089(68%) | -0.058     | 0.943 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][25]/D |
| Path #45  | 10.000      | 8.907      | 2.848(32%)  | 6.059(68%) | -0.052     | 0.947 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][31]/D |
| Path #46  | 10.000      | 8.886      | 2.585(30%)  | 6.301(70%) | -0.050     | 0.948 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][31]/D  |
| Path #47  | 10.000      | 8.903      | 2.848(32%)  | 6.055(68%) | -0.054     | 0.950 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][31]/D |
| Path #48  | 10.000      | 8.861      | 2.858(33%)  | 6.003(67%) | -0.056     | 0.967 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][27]/D |
| Path #49  | 10.000      | 8.874      | 2.719(31%)  | 6.155(69%) | -0.055     | 0.968 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][25]/D  |
| Path #50  | 10.000      | 8.869      | 2.719(31%)  | 6.150(69%) | -0.057     | 0.971 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][25]/D  |
| Path #51  | 10.000      | 8.888      | 2.719(31%)  | 6.169(69%) | -0.057     | 0.989 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][25]/D  |
| Path #52  | 10.000      | 8.827      | 2.739(32%)  | 6.088(68%) | -0.057     | 1.000 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][27]/D  |
| Path #53  | 10.000      | 6.106      | 1.334(22%)  | 4.772(78%) | -2.471     | 1.008 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(22)-LUT3-(19)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                 | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 22          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[7][25]/CE |
| Path #54  | 10.000      | 6.106      | 1.334(22%)  | 4.772(78%) | -2.471     | 1.008 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(22)-LUT3-(19)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                 | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 22          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[7][30]/CE |
| Path #55  | 10.000      | 8.858      | 2.941(34%)  | 5.917(66%) | -0.031     | 1.009 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][28]/D |
| Path #56  | 10.000      | 8.835      | 2.585(30%)  | 6.250(70%) | -0.051     | 1.011 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][31]/D  |
| Path #57  | 10.000      | 8.828      | 2.843(33%)  | 5.985(67%) | -0.058     | 1.011 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][25]/D |
| Path #58  | 10.000      | 8.839      | 2.681(31%)  | 6.158(69%) | -0.055     | 1.012 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][30]/D  |
| Path #59  | 10.000      | 8.928      | 2.385(27%)  | 6.543(73%) | 0.057      | 1.026 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(153)-LUT6-(1)-LUT6-(6)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(1)-LUT5-(7)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[0]/C                              | r_register_reg[11][12]/D |
| Path #60  | 10.000      | 8.548      | 2.246(27%)  | 6.302(73%) | -0.295     | 1.027 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[1][18]/D  |
| Path #61  | 10.000      | 8.825      | 2.585(30%)  | 6.240(70%) | -0.051     | 1.028 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][31]/D  |
| Path #62  | 10.000      | 8.842      | 2.827(32%)  | 6.015(68%) | -0.050     | 1.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][24]/D |
| Path #63  | 10.000      | 8.815      | 2.585(30%)  | 6.230(70%) | -0.053     | 1.029 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][31]/D  |
| Path #64  | 10.000      | 8.577      | 2.952(35%)  | 5.625(65%) | -0.294     | 1.032 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[12][18]/D |
| Path #65  | 10.000      | 8.847      | 2.848(33%)  | 5.999(67%) | -0.055     | 1.034 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][31]/D |
| Path #66  | 10.000      | 8.569      | 2.952(35%)  | 5.617(65%) | -0.292     | 1.036 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[14][18]/D |
| Path #67  | 10.000      | 8.803      | 2.719(31%)  | 6.084(69%) | -0.055     | 1.039 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][25]/D  |
| Path #68  | 10.000      | 8.894      | 2.315(27%)  | 6.579(73%) | 0.051      | 1.040 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(169)-LUT6-(3)-LUT6-(39)-LUT2-(4)-CARRY4-CARRY4-LUT5-(1)-LUT5-(2)-LUT6-(8)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][5]/D   |
| Path #69  | 10.000      | 8.798      | 2.719(31%)  | 6.079(69%) | -0.055     | 1.045 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][25]/D  |
| Path #70  | 10.000      | 8.557      | 2.952(35%)  | 5.605(65%) | -0.294     | 1.047 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[0][18]/D  |
| Path #71  | 10.000      | 8.798      | 2.605(30%)  | 6.193(70%) | -0.048     | 1.057 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][21]/D  |
| Path #72  | 10.000      | 8.764      | 2.739(32%)  | 6.025(68%) | -0.057     | 1.062 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][27]/D  |
| Path #73  | 10.000      | 8.798      | 2.443(28%)  | 6.355(72%) | -0.034     | 1.066 | 0.035             | Safely Timed       | Same Clock        | 8            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(9)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][26]/D  |
| Path #74  | 10.000      | 8.889      | 2.315(27%)  | 6.574(73%) | 0.051      | 1.068 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(169)-LUT6-(3)-LUT6-(39)-LUT2-(4)-CARRY4-CARRY4-LUT5-(1)-LUT5-(2)-LUT6-(8)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][5]/D   |
| Path #75  | 10.000      | 8.551      | 2.952(35%)  | 5.599(65%) | -0.293     | 1.075 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[9][18]/D  |
| Path #76  | 10.000      | 8.529      | 2.520(30%)  | 6.009(70%) | -0.285     | 1.083 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(1)-LUT5-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][5]/C                        | r_register_reg[9][12]/D  |
| Path #77  | 10.000      | 8.529      | 2.520(30%)  | 6.009(70%) | -0.284     | 1.084 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(1)-LUT5-(7)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][5]/C                        | r_register_reg[0][12]/D  |
| Path #78  | 10.000      | 8.759      | 2.625(30%)  | 6.134(70%) | -0.048     | 1.090 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-MUXF7-LUT5-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][23]/D |
| Path #79  | 10.000      | 8.738      | 2.739(32%)  | 5.999(68%) | -0.055     | 1.091 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][27]/D  |
| Path #80  | 10.000      | 8.770      | 2.739(32%)  | 6.031(68%) | -0.057     | 1.093 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][27]/D |
| Path #81  | 10.000      | 8.766      | 2.848(33%)  | 5.918(67%) | -0.053     | 1.101 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][31]/D  |
| Path #82  | 10.000      | 8.725      | 2.585(30%)  | 6.140(70%) | -0.053     | 1.106 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][31]/D  |
| Path #83  | 10.000      | 8.735      | 2.719(32%)  | 6.016(68%) | -0.054     | 1.108 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][25]/D  |
| Path #84  | 10.000      | 8.766      | 2.719(32%)  | 6.047(68%) | -0.057     | 1.111 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][25]/D |
| Path #85  | 10.000      | 8.756      | 2.443(28%)  | 6.313(72%) | -0.033     | 1.114 | 0.035             | Safely Timed       | Same Clock        | 8            | 9      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(9)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][26]/D  |
| Path #86  | 10.000      | 8.473      | 2.335(28%)  | 6.138(72%) | -0.288     | 1.122 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT5-(7)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[10][13]/D |
| Path #87  | 10.000      | 8.717      | 2.843(33%)  | 5.874(67%) | -0.052     | 1.129 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][25]/D |
| Path #88  | 10.000      | 8.722      | 2.681(31%)  | 6.041(69%) | -0.052     | 1.133 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][30]/D  |
| Path #89  | 10.000      | 8.506      | 2.246(27%)  | 6.260(73%) | -0.294     | 1.133 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[3][18]/D  |
| Path #90  | 10.000      | 8.721      | 2.848(33%)  | 5.873(67%) | -0.052     | 1.134 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][31]/D |
| Path #91  | 10.000      | 8.685      | 2.585(30%)  | 6.100(70%) | -0.054     | 1.144 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT4-(8)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][31]/D  |
| Path #92  | 10.000      | 8.684      | 2.681(31%)  | 6.003(69%) | -0.054     | 1.146 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][30]/D  |
| Path #93  | 10.000      | 8.800      | 2.315(27%)  | 6.485(73%) | 0.049      | 1.146 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(169)-LUT6-(3)-LUT6-(39)-LUT2-(4)-CARRY4-CARRY4-LUT5-(1)-LUT5-(2)-LUT6-(8)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][5]/D   |
| Path #94  | 10.000      | 8.737      | 2.605(30%)  | 6.132(70%) | -0.051     | 1.146 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-LUT6-(1)-MUXF7-LUT6-(9)-FDRE/D                                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][21]/D  |
| Path #95  | 10.000      | 8.683      | 2.681(31%)  | 6.002(69%) | -0.051     | 1.150 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][30]/D  |
| Path #96  | 10.000      | 8.461      | 2.887(35%)  | 5.574(65%) | -0.286     | 1.151 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT5-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][5]/C                        | r_register_reg[11][20]/D |
| Path #97  | 10.000      | 8.433      | 2.246(27%)  | 6.187(73%) | -0.296     | 1.155 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[5][18]/D  |
| Path #98  | 10.000      | 8.694      | 2.681(31%)  | 6.013(69%) | -0.055     | 1.155 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][30]/D  |
| Path #99  | 10.000      | 8.446      | 2.246(27%)  | 6.200(73%) | -0.293     | 1.158 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(3)-LUT6-(39)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 39          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[6][7]/C                        | r_register_reg[15][18]/D |
| Path #100 | 10.000      | 8.678      | 2.681(31%)  | 5.997(69%) | -0.054     | 1.165 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(169)-LUT6-(3)-LUT6-(36)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][30]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+----+---+-----+-----+----+----+-----+-----+----+----+----+----+----+
|  End Point Clock  | Requirement | 0 |  1 | 2 |  3  |  4  |  5 |  6 |  8  |  9  | 10 | 11 | 12 | 13 | 14 |
+-------------------+-------------+---+----+---+-----+-----+----+----+-----+-----+----+----+----+----+----+
| (none)            | 5.000ns     | 1 |  0 | 0 |   0 |   0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 11 | 0 |   0 |   0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |
| mem_refclk        | 2.812ns     | 1 |  0 | 0 |   0 |   0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 |  0 | 2 | 248 | 176 | 50 | 51 | 187 | 107 | 83 | 23 | 42 | 17 |  1 |
+-------------------+-------------+---+----+---+-----+-----+----+----+-----+-----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


