{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586795583482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586795583483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 00:33:03 2020 " "Processing started: Tue Apr 14 00:33:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586795583483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586795583483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586795583483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1586795583827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/test_0413b/rtl/led3_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/test_0413b/rtl/led3_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led3_module " "Found entity 1: led3_module" {  } { { "../rtl/led3_module.v" "" { Text "F:/FPGA_code/Test_0413B/rtl/led3_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586795583889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586795583889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/test_0413b/rtl/led2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/test_0413b/rtl/led2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led2_module " "Found entity 1: led2_module" {  } { { "../rtl/led2_module.v" "" { Text "F:/FPGA_code/Test_0413B/rtl/led2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586795583891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586795583891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/test_0413b/rtl/led1_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/test_0413b/rtl/led1_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led1_module " "Found entity 1: led1_module" {  } { { "../rtl/led1_module.v" "" { Text "F:/FPGA_code/Test_0413B/rtl/led1_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586795583894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586795583894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/test_0413b/rtl/led0_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/test_0413b/rtl/led0_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led0_module " "Found entity 1: led0_module" {  } { { "../rtl/led0_module.v" "" { Text "F:/FPGA_code/Test_0413B/rtl/led0_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586795583896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586795583896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/test_0413b/rtl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/test_0413b/rtl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../rtl/top_module.v" "" { Text "F:/FPGA_code/Test_0413B/rtl/top_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586795583898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586795583898 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../testbench/top_testbench.v " "Can't analyze file -- file ../testbench/top_testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1586795583901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/test_0413b/testbench/top_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/test_0413b/testbench/top_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_tb " "Found entity 1: top_module_tb" {  } { { "../testbench/top_module_tb.v" "" { Text "F:/FPGA_code/Test_0413B/testbench/top_module_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586795583904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586795583904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1586795583938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led0_module led0_module:U1 " "Elaborating entity \"led0_module\" for hierarchy \"led0_module:U1\"" {  } { { "../rtl/top_module.v" "U1" { Text "F:/FPGA_code/Test_0413B/rtl/top_module.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586795583954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led1_module led1_module:U2 " "Elaborating entity \"led1_module\" for hierarchy \"led1_module:U2\"" {  } { { "../rtl/top_module.v" "U2" { Text "F:/FPGA_code/Test_0413B/rtl/top_module.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586795583958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led2_module led2_module:U3 " "Elaborating entity \"led2_module\" for hierarchy \"led2_module:U3\"" {  } { { "../rtl/top_module.v" "U3" { Text "F:/FPGA_code/Test_0413B/rtl/top_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586795583962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led3_module led3_module:U4 " "Elaborating entity \"led3_module\" for hierarchy \"led3_module:U4\"" {  } { { "../rtl/top_module.v" "U4" { Text "F:/FPGA_code/Test_0413B/rtl/top_module.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586795583967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1586795584622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1586795584965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586795584965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1586795585008 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1586795585008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1586795585008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1586795585008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586795585029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 00:33:05 2020 " "Processing ended: Tue Apr 14 00:33:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586795585029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586795585029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586795585029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586795585029 ""}
