<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">// "RISC-V Formal Interface - Direct Instruction Injection" support
</span><span class="sail-comment">// For use with https://github.com/CTSRD-CHERI/TestRIG
</span>
<span class="sail-keyword">bitfield</span> <span class="sail-id">RVFI_DII_Instruction_Packet</span> : <span class="sail-id">bits</span>(<span class="sail-literal">64</span>) = {
   <span class="sail-id">padding</span>   : <span class="sail-literal">63</span> .. <span class="sail-literal">56</span>, <span class="sail-comment">// [7]
</span>   <span class="sail-id">rvfi_cmd</span>  : <span class="sail-literal">55</span> .. <span class="sail-literal">48</span>, <span class="sail-comment">// [6] This token is a trace command.  For example, reset device under test.
</span>   <span class="sail-id">rvfi_time</span> : <span class="sail-literal">47</span> .. <span class="sail-literal">32</span>, <span class="sail-comment">// [5 - 4] Time to inject token.  The difference between this and the previous
</span>                         <span class="sail-comment">// instruction time gives a delay before injecting this instruction.
</span>                         <span class="sail-comment">// This can be ignored for models but gives repeatability for implementations
</span>                         <span class="sail-comment">// while shortening counterexamples.
</span>   <span class="sail-id">rvfi_insn</span> : <span class="sail-literal">31</span> ..  <span class="sail-literal">0</span>, <span class="sail-comment">// [0 - 3] Instruction word: 32-bit instruction or command. The lower 16-bits
</span>                         <span class="sail-comment">// may decode to a 16-bit compressed instruction.
</span>}

<span class="sail-keyword">register</span> <a href="sail-riscv/./rvfi_dii.html#L23"><span class="sail-id">rvfi_instruction</span></a> : <span class="sail-id">RVFI_DII_Instruction_Packet</span>

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_set_instr_packet</span> : <span class="sail-id">bits</span>(<span class="sail-literal">64</span>) -&gt; <span class="sail-id">unit</span>

<span class="sail-keyword">function</span> <span class="sail-id">rvfi_set_instr_packet</span>(<span class="sail-id">p</span>) =
  <a href="sail-riscv/./rvfi_dii.html#L23"><span class="sail-id">rvfi_instruction</span></a> = <span class="sail-id">Mk_RVFI_DII_Instruction_Packet</span>(<span class="sail-id">p</span>)

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_get_cmd</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">8</span>)

<span class="sail-keyword">function</span> <span class="sail-id">rvfi_get_cmd</span> () = <a href="sail-riscv/./rvfi_dii.html#L23"><span class="sail-id">rvfi_instruction</span></a>[<span class="sail-id">rvfi_cmd</span>]

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_get_insn</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)

<span class="sail-keyword">function</span> <span class="sail-id">rvfi_get_insn</span> () = <a href="sail-riscv/./rvfi_dii.html#L23"><span class="sail-id">rvfi_instruction</span></a>[<span class="sail-id">rvfi_insn</span>]

<span class="sail-keyword">val</span> <span class="sail-id">print_instr_packet</span> : <span class="sail-id">bits</span>(<span class="sail-literal">64</span>) -&gt; <span class="sail-id">unit</span>

<span class="sail-keyword">function</span> <span class="sail-id">print_instr_packet</span>(<span class="sail-id">bs</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">p</span> = <span class="sail-id">Mk_RVFI_DII_Instruction_Packet</span>(<span class="sail-id">bs</span>);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"command "</span>, <span class="sail-id">p</span>[<span class="sail-id">rvfi_cmd</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"instruction "</span>, <span class="sail-id">p</span>[<span class="sail-id">rvfi_insn</span>])
}


<span class="sail-keyword">bitfield</span> <span class="sail-id">RVFI_DII_Execution_Packet_InstMetaData</span> : <span class="sail-id">bits</span>(<span class="sail-literal">192</span>) = {
  <span class="sail-comment">/// The rvfi_order field must be set to the instruction index. No indices
</span>  <span class="sail-comment">/// must be used twice and there must be no gaps. Instructions may be
</span>  <span class="sail-comment">/// retired in a reordered fashion, as long as causality is preserved
</span>  <span class="sail-comment">/// (register and memory write operations must be retired before the read
</span>  <span class="sail-comment">/// operations that depend on them).
</span>  <span class="sail-id">rvfi_order</span>  : <span class="sail-literal">63</span> .. <span class="sail-literal">0</span>,
  <span class="sail-comment">/// rvfi_insn is the instruction word for the retired instruction. In case
</span>  <span class="sail-comment">/// of an instruction with fewer than ILEN bits, the upper bits of this
</span>  <span class="sail-comment">/// output must be all zero. For compressed instructions the compressed
</span>  <span class="sail-comment">/// instruction word must be output on this port. For fused instructions the
</span>  <span class="sail-comment">/// complete fused instruction sequence must be output.
</span>  <span class="sail-id">rvfi_insn</span>  : <span class="sail-literal">127</span> ..  <span class="sail-literal">64</span>,
  <span class="sail-comment">/// rvfi_trap must be set for an instruction that cannot be decoded as a
</span>  <span class="sail-comment">/// legal instruction, such as 0x00000000.
</span>  <span class="sail-comment">/// In addition, rvfi_trap must be set for a misaligned memory read or
</span>  <span class="sail-comment">/// write in PMAs that don't allow misaligned access, or other memory
</span>  <span class="sail-comment">/// access violations. rvfi_trap must also be set for a jump instruction
</span>  <span class="sail-comment">/// that jumps to a misaligned instruction.
</span>  <span class="sail-id">rvfi_trap</span>  : <span class="sail-literal">135</span> ..  <span class="sail-literal">128</span>,
  <span class="sail-comment">/// The signal rvfi_halt must be set when the instruction is the last
</span>  <span class="sail-comment">/// instruction that the core retires before halting execution. It should not
</span>  <span class="sail-comment">/// be set for an instruction that triggers a trap condition if the CPU
</span>  <span class="sail-comment">/// reacts to the trap by executing a trap handler. This signal enables
</span>  <span class="sail-comment">/// verification of liveness properties.
</span>  <span class="sail-id">rvfi_halt</span>  : <span class="sail-literal">143</span> ..  <span class="sail-literal">136</span>,
  <span class="sail-comment">/// rvfi_intr must be set for the first instruction that is part of a trap
</span>  <span class="sail-comment">/// handler, i.e. an instruction that has a rvfi_pc_rdata that does not
</span>  <span class="sail-comment">/// match the rvfi_pc_wdata of the previous instruction.
</span>  <span class="sail-id">rvfi_intr</span>  : <span class="sail-literal">151</span> ..  <span class="sail-literal">144</span>,
  <span class="sail-comment">/// rvfi_mode must be set to the current privilege level, using the following
</span>  <span class="sail-comment">/// encoding: 0=U-Mode, 1=S-Mode, 2=Reserved, 3=M-Mode
</span>  <span class="sail-id">rvfi_mode</span>  : <span class="sail-literal">159</span> ..  <span class="sail-literal">152</span>,
  <span class="sail-comment">/// rvfi_ixl must be set to the value of MXL/SXL/UXL in the current privilege level,
</span>  <span class="sail-comment">/// using the following encoding: 1=32, 2=64
</span>  <span class="sail-id">rvfi_ixl</span>  : <span class="sail-literal">167</span> ..  <span class="sail-literal">160</span>,

  <span class="sail-comment">/// When the core retires an instruction, it asserts the rvfi_valid signal
</span>  <span class="sail-comment">/// and uses the signals described below to output the details of the
</span>  <span class="sail-comment">/// retired instruction. The signals below are only valid during such a
</span>  <span class="sail-comment">/// cycle and can be driven to arbitrary values in a cycle in which
</span>  <span class="sail-comment">/// rvfi_valid is not asserted.
</span>  <span class="sail-id">rvfi_valid</span>  : <span class="sail-literal">175</span> ..  <span class="sail-literal">168</span>,
  <span class="sail-comment">// Note: since we only send these packets in the valid state, we could
</span>  <span class="sail-comment">// omit the valid signal, but we need 3 bytes of padding after ixl anyway
</span>  <span class="sail-comment">// so we might as well include it
</span>  <span class="sail-id">padding</span>  : <span class="sail-literal">191</span> ..  <span class="sail-literal">176</span>,
}

<span class="sail-keyword">bitfield</span> <span class="sail-id">RVFI_DII_Execution_Packet_PC</span> : <span class="sail-id">bits</span>(<span class="sail-literal">128</span>) = {
  <span class="sail-comment">/// This is the program counter (pc) before (rvfi_pc_rdata) and after
</span>  <span class="sail-comment">/// (rvfi_pc_wdata) execution of this instruction. I.e. this is the address
</span>  <span class="sail-comment">/// of the retired instruction and the address of the next instruction.
</span>  <span class="sail-id">rvfi_pc_rdata</span>  : <span class="sail-literal">63</span> .. <span class="sail-literal">0</span>,
  <span class="sail-id">rvfi_pc_wdata</span>  : <span class="sail-literal">127</span> ..  <span class="sail-literal">64</span>,
}

<span class="sail-keyword">bitfield</span> <span class="sail-id">RVFI_DII_Execution_Packet_Ext_Integer</span> : <span class="sail-id">bits</span>(<span class="sail-literal">320</span>) = {
  <span class="sail-id">magic</span> : <span class="sail-literal">63</span> .. <span class="sail-literal">0</span>, <span class="sail-comment">// must be "int-data"
</span>  <span class="sail-comment">/// rvfi_rd_wdata is the value of the x register addressed by rd after
</span>  <span class="sail-comment">/// execution of this instruction. This output must be zero when rd is zero.
</span>  <span class="sail-id">rvfi_rd_wdata</span>  : <span class="sail-literal">127</span> ..  <span class="sail-literal">64</span>,
  <span class="sail-comment">/// rvfi_rs1_rdata/rvfi_rs2_rdata is the value of the x register addressed
</span>  <span class="sail-comment">/// by rs1/rs2 before execution of this instruction. This output must be
</span>  <span class="sail-comment">/// zero when rs1/rs2 is zero.
</span>  <span class="sail-id">rvfi_rs1_rdata</span>  : <span class="sail-literal">191</span> .. <span class="sail-literal">128</span>,
  <span class="sail-id">rvfi_rs2_rdata</span>  : <span class="sail-literal">255</span> .. <span class="sail-literal">192</span>,
  <span class="sail-comment">/// rvfi_rd_addr is the decoded rd register address for the retired
</span>  <span class="sail-comment">/// instruction. For an instruction that writes no rd register, this output
</span>  <span class="sail-comment">/// must always be zero.
</span>  <span class="sail-id">rvfi_rd_addr</span>      : <span class="sail-literal">263</span> .. <span class="sail-literal">256</span>,
  <span class="sail-comment">/// rvfi_rs1_addr and rvfi_rs2_addr are the decoded rs1 and rs1 register
</span>  <span class="sail-comment">/// addresses for the retired instruction. For an instruction that reads no
</span>  <span class="sail-comment">/// rs1/rs2 register, this output can have an arbitrary value. However, if
</span>  <span class="sail-comment">/// this output is nonzero then rvfi_rs1_rdata must carry the value stored
</span>  <span class="sail-comment">/// in that register in the pre-state.
</span>  <span class="sail-id">rvfi_rs1_addr</span>  : <span class="sail-literal">271</span> .. <span class="sail-literal">264</span>,
  <span class="sail-id">rvfi_rs2_addr</span>  : <span class="sail-literal">279</span> .. <span class="sail-literal">272</span>,
  <span class="sail-id">padding</span>  : <span class="sail-literal">319</span> .. <span class="sail-literal">280</span>,
}

<span class="sail-keyword">bitfield</span> <span class="sail-id">RVFI_DII_Execution_Packet_Ext_MemAccess</span> : <span class="sail-id">bits</span>(<span class="sail-literal">704</span>) = {
  <span class="sail-id">magic</span> : <span class="sail-literal">63</span> .. <span class="sail-literal">0</span>, <span class="sail-comment">// must be "mem-data"
</span>  <span class="sail-comment">/// rvfi_mem_rdata is the pre-state data read from rvfi_mem_addr.
</span>  <span class="sail-comment">/// rvfi_mem_rmask specifies which bytes are valid.
</span>  <span class="sail-comment">/// CHERI-extension: widened to 32 bytes to allow reporting 129 bits
</span>  <span class="sail-id">rvfi_mem_rdata</span> : <span class="sail-literal">319</span> ..  <span class="sail-literal">64</span>,
  <span class="sail-comment">/// rvfi_mem_wdata is the post-state data written to rvfi_mem_addr.
</span>  <span class="sail-comment">/// rvfi_mem_wmask specifies which bytes are valid.
</span>  <span class="sail-comment">/// CHERI-extension: widened to 32 bytes to allow reporting 129 bits
</span>  <span class="sail-id">rvfi_mem_wdata</span> : <span class="sail-literal">575</span> .. <span class="sail-literal">320</span>,
  <span class="sail-comment">/// rvfi_mem_rmask is a bitmask that specifies which bytes in rvfi_mem_rdata
</span>  <span class="sail-comment">/// contain valid read data from rvfi_mem_addr.
</span>  <span class="sail-comment">/// CHERI-extension: we extend rmask+wmask to 32 bits to allow reporting the
</span>  <span class="sail-comment">/// mask for CHERI/RV128 accesses here.
</span>  <span class="sail-id">rvfi_mem_rmask</span>      : <span class="sail-literal">607</span> .. <span class="sail-literal">576</span>,
  <span class="sail-comment">/// rvfi_mem_wmask is a bitmask that specifies which bytes in rvfi_mem_wdata
</span>  <span class="sail-comment">/// contain valid data that is written to rvfi_mem_addr.
</span>  <span class="sail-comment">/// CHERI-extension: widened to 32 bits
</span>  <span class="sail-id">rvfi_mem_wmask</span>      : <span class="sail-literal">639</span> .. <span class="sail-literal">608</span>,
  <span class="sail-comment">/// For memory operations (rvfi_mem_rmask and/or rvfi_mem_wmask are
</span>  <span class="sail-comment">/// non-zero), rvfi_mem_addr holds the accessed memory location.
</span>  <span class="sail-id">rvfi_mem_addr</span> : <span class="sail-literal">703</span> .. <span class="sail-literal">640</span>,
}

<span class="sail-keyword">register</span> <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a> : <span class="sail-id">RVFI_DII_Execution_Packet_InstMetaData</span>
<span class="sail-keyword">register</span> <a href="sail-riscv/./rvfi_dii.html#L153"><span class="sail-id">rvfi_pc_data</span></a> : <span class="sail-id">RVFI_DII_Execution_Packet_PC</span>
<span class="sail-keyword">register</span> <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a> : <span class="sail-id">RVFI_DII_Execution_Packet_Ext_Integer</span>
<span class="sail-keyword">register</span> <a href="sail-riscv/./rvfi_dii.html#L155"><span class="sail-id">rvfi_int_data_present</span></a> : <span class="sail-id">bool</span>
<span class="sail-keyword">register</span> <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a> : <span class="sail-id">RVFI_DII_Execution_Packet_Ext_MemAccess</span>
<span class="sail-keyword">register</span> <a href="sail-riscv/./rvfi_dii.html#L157"><span class="sail-id">rvfi_mem_data_present</span></a> : <span class="sail-id">bool</span>

<span class="sail-comment">// Reset the trace
</span><span class="sail-keyword">val</span> <span class="sail-id">rvfi_zero_exec_packet</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span>

<span class="sail-keyword">function</span> <span class="sail-id">rvfi_zero_exec_packet</span> () = {
  <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a> = <span class="sail-id">Mk_RVFI_DII_Execution_Packet_InstMetaData</span>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <a href="sail-riscv/./rvfi_dii.html#L153"><span class="sail-id">rvfi_pc_data</span></a> = <span class="sail-id">Mk_RVFI_DII_Execution_Packet_PC</span>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a> = <span class="sail-id">Mk_RVFI_DII_Execution_Packet_Ext_Integer</span>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-comment">// magic = "int-data" -&gt; 0x617461642d746e69 (big-endian)
</span>  <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a> = <span class="sail-id">update_magic</span>(<a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>, <span class="sail-literal">0x617461642d746e69</span>);
  <a href="sail-riscv/./rvfi_dii.html#L155"><span class="sail-id">rvfi_int_data_present</span></a> = <span class="sail-literal">false</span>;
  <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a> = <span class="sail-id">Mk_RVFI_DII_Execution_Packet_Ext_MemAccess</span>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-comment">// magic = "mem-data" -&gt; 0x617461642d6d656d (big-endian)
</span>  <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a> = <span class="sail-id">update_magic</span>(<a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>, <span class="sail-literal">0x617461642d6d656d</span>);
  <a href="sail-riscv/./rvfi_dii.html#L157"><span class="sail-id">rvfi_mem_data_present</span></a> = <span class="sail-literal">false</span>;
}

<span class="sail-comment">// FIXME: most of these will no longer be necessary once we use the c2 sail backend.
</span>
<span class="sail-keyword">val</span> <span class="sail-id">rvfi_halt_exec_packet</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span>

<span class="sail-keyword">function</span> <span class="sail-id">rvfi_halt_exec_packet</span> () =
  <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a>[<span class="sail-id">rvfi_halt</span>] = <span class="sail-literal">0x01</span>

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_get_int_data</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">320</span>)
<span class="sail-keyword">function</span> <span class="sail-id">rvfi_get_int_data</span> () = {
  <span class="sail-keyword">assert</span>(<a href="sail-riscv/./rvfi_dii.html#L155"><span class="sail-id">rvfi_int_data_present</span></a>, <span class="sail-string">"reading uninitialized data"</span>);
  <span class="sail-keyword">return</span> <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>.<span class="sail-id">bits</span>;
}

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_get_mem_data</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">704</span>)
<span class="sail-keyword">function</span> <span class="sail-id">rvfi_get_mem_data</span> () = {
  <span class="sail-keyword">assert</span>(<a href="sail-riscv/./rvfi_dii.html#L157"><span class="sail-id">rvfi_mem_data_present</span></a>, <span class="sail-string">"reading uninitialized data"</span>);
  <span class="sail-keyword">return</span> <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>.<span class="sail-id">bits</span>;
}

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_encode_width_mask</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">32</span>. <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>) -&gt; <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)

<span class="sail-keyword">function</span> <span class="sail-id">rvfi_encode_width_mask</span>(<span class="sail-id">width</span>) =
  (<span class="sail-literal">0xFFFFFFFF</span> <span class="sail-operator">&gt;&gt;</span> (<span class="sail-literal">32</span> <span class="sail-operator">-</span> <span class="sail-id">width</span>))

<span class="sail-keyword">val</span> <span class="sail-id">print_rvfi_exec</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span>

<span class="sail-keyword">function</span> <span class="sail-id">print_rvfi_exec</span> () = {
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_intr     : "</span>, <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a>[<span class="sail-id">rvfi_intr</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_halt     : "</span>, <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a>[<span class="sail-id">rvfi_halt</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_trap     : "</span>, <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a>[<span class="sail-id">rvfi_trap</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_rd_addr  : "</span>, <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rd_addr</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_rs2_addr : "</span>, <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rs2_addr</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_rs1_addr : "</span>, <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rs1_addr</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_mem_wmask: "</span>, <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_wmask</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_mem_rmask: "</span>, <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_rmask</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_mem_wdata: "</span>, <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_wdata</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_mem_rdata: "</span>, <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_rdata</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_mem_addr : "</span>, <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_addr</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_rd_wdata : "</span>, <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rd_wdata</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_rs2_data : "</span>, <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rs2_rdata</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_rs1_data : "</span>, <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rs1_rdata</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_insn     : "</span>, <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a>[<span class="sail-id">rvfi_insn</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_pc_wdata : "</span>, <a href="sail-riscv/./rvfi_dii.html#L153"><span class="sail-id">rvfi_pc_data</span></a>[<span class="sail-id">rvfi_pc_wdata</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_pc_rdata : "</span>, <a href="sail-riscv/./rvfi_dii.html#L153"><span class="sail-id">rvfi_pc_data</span></a>[<span class="sail-id">rvfi_pc_rdata</span>]);
  <span class="sail-id">print_bits</span>(<span class="sail-string">"rvfi_order    : "</span>, <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a>[<span class="sail-id">rvfi_order</span>]);
}

<span class="sail-comment">/* RVFI records */</span>
<span class="sail-keyword">val</span> <span class="sail-id">rvfi_write</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">rvfi_write</span> (<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>) = {
  <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_addr</span>] = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">paddr</span>);
  <a href="sail-riscv/./rvfi_dii.html#L157"><span class="sail-id">rvfi_mem_data_present</span></a> = <span class="sail-literal">true</span>;
  <span class="sail-keyword">if</span> <span class="sail-id">width</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">16</span> <span class="sail-keyword">then</span> {
    <span class="sail-comment">/* TODO: report tag bit for capability writes and extend mask by one bit. */</span>
    <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_wdata</span>] = <span class="sail-id">sail_zero_extend</span>(<span class="sail-id">value</span>, <span class="sail-literal">256</span>);
    <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_wmask</span>] = <a href="sail-riscv/./rvfi_dii.html#L196"><span class="sail-id">rvfi_encode_width_mask</span></a>(<span class="sail-id">width</span>);
  } <span class="sail-keyword">else</span> {
    <a href="sail-riscv/./riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"Expected at most 16 bytes here!"</span>);
  };
}

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_read</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;</span> <span class="sail-literal">0</span>. (<span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">rvfi_read</span> (<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>) = {
  <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_addr</span>] = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">paddr</span>);
  <a href="sail-riscv/./rvfi_dii.html#L157"><span class="sail-id">rvfi_mem_data_present</span></a> = <span class="sail-literal">true</span>;
  <span class="sail-keyword">if</span> <span class="sail-id">width</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">16</span> <span class="sail-keyword">then</span> {
    <span class="sail-comment">/* TODO: report tag bit for capability writes and extend mask by one bit. */</span>
    <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_rdata</span>] = <span class="sail-id">sail_zero_extend</span>(<span class="sail-id">value</span>, <span class="sail-literal">256</span>);
    <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_rmask</span>] = <a href="sail-riscv/./rvfi_dii.html#L196"><span class="sail-id">rvfi_encode_width_mask</span></a>(<span class="sail-id">width</span>)
  } <span class="sail-keyword">else</span> {
    <a href="sail-riscv/./riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"Expected at most 16 bytes here!"</span>)
  };
}

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_mem_exception</span> : <span class="sail-id">xlenbits</span> -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">rvfi_mem_exception</span> (<span class="sail-id">paddr</span>) = {
  <span class="sail-comment">/* Log only the memory address (without the value) if the write fails. */</span>
  <a href="sail-riscv/./rvfi_dii.html#L156"><span class="sail-id">rvfi_mem_data</span></a>[<span class="sail-id">rvfi_mem_addr</span>] = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">paddr</span>);
  <a href="sail-riscv/./rvfi_dii.html#L157"><span class="sail-id">rvfi_mem_data_present</span></a> = <span class="sail-literal">true</span>;
}

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_wX</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;=</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;</span> <span class="sail-literal">32</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">xlenbits</span>) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">rvfi_wX</span> (<span class="sail-id">r</span>,<span class="sail-id">v</span>) = {
  <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rd_wdata</span>] = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">v</span>);
  <a href="sail-riscv/./rvfi_dii.html#L154"><span class="sail-id">rvfi_int_data</span></a>[<span class="sail-id">rvfi_rd_addr</span>] = <a href="sail-riscv/./prelude.html#L118"><span class="sail-id">to_bits</span></a>(<span class="sail-literal">8</span>, <span class="sail-id">r</span>);
  <a href="sail-riscv/./rvfi_dii.html#L155"><span class="sail-id">rvfi_int_data_present</span></a> = <span class="sail-literal">true</span>;
}

<span class="sail-keyword">val</span> <span class="sail-id">rvfi_trap</span> : <span class="sail-id">unit</span> -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">rvfi_trap</span> () =
  <a href="sail-riscv/./rvfi_dii.html#L152"><span class="sail-id">rvfi_inst_data</span></a>[<span class="sail-id">rvfi_trap</span>] = <span class="sail-literal">0x01</span>
</pre>
</div>
</div>
</body>
</html>