master.vhd in the vhdl file
code is well commented.
the demo runs in Altera DE1 CycloneII FPGA board