C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis"   -part A2F200M3F  -package FBGA484  -grade -1    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 0 -RWCheckOnRam 0 -summaryfile "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synlog\report\Lab3_fpga_mapper.xml"  -top_level_module  Lab3  -flow mapping  -mp  1  -prjfile  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\scratchproject.prs"  -implementation  synthesis  -licensetype  synplifypro_actel  -multisrs  -oedif  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.edn"   -freq 100.000   -tcl  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\mss_tshell_syn.sdc"  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_prem.srd"  -sap  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.sap"  -otap  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.tap"  -omap  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.map"  -devicelib  C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v  -sap  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.sap"  -ologparam  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\syntmp\Lab3.plg"  -osyn  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srm"  -prjdir  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\"  -prjname  Lab3_syn  -log  "C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synlog\Lab3_fpga_mapper.srr" 
rc:1 success:1
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\scratchproject.prs|o|1423899419|3652
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.edn|o|1423899423|195100
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\component\work\Lab3_MSS\mss_tshell_syn.sdc|i|1423899345|186
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synwork\Lab3_prem.srd|i|1423899421|49111
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.sap|o|1423899421|3125
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.tap|o|0|0
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.map|o|1423899423|28
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v|i|1412958462|72817
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.sap|o|1423899421|3125
"C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\syntmp\Lab3.plg"|o|0|0
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\Lab3.srm|o|1423899423|72125
C:\Users\Casey\Documents\Libero Projects\ECE 5780\Lab3\synthesis\synlog\Lab3_fpga_mapper.srr|o|1423899423|24227
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\m_proasic.exe|i|1412959426|12576768
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin64\m_proasic.exe|i|1412961616|15337984
