{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489370935945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489370935954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 21:08:55 2017 " "Processing started: Sun Mar 12 21:08:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489370935954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370935954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Part1Top_Ahmed_A -c Lab2Part1Top_Ahmed_A " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Part1Top_Ahmed_A -c Lab2Part1Top_Ahmed_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370935954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489370937412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489370937412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/lab2part1_ahmed_a/sim/sevensegdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/lab2part1_ahmed_a/sim/sevensegdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay " "Found entity 1: SevenSegDisplay" {  } { { "../sim/SevenSegDisplay.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/SevenSegDisplay.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489370953372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370953372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/lab2part1_ahmed_a/sim/lab2part1top_ahmed_a.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/lab2part1_ahmed_a/sim/lab2part1top_ahmed_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Part1Top_Ahmed_A " "Found entity 1: Lab2Part1Top_Ahmed_A" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489370953375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370953375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/lab2part1_ahmed_a/sim/fourbitreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/lab2part1_ahmed_a/sim/fourbitreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitReg " "Found entity 1: FourBitReg" {  } { { "../sim/FourBitReg.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/FourBitReg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489370953384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370953384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/lab2part1_ahmed_a/sim/fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/lab2part1_ahmed_a/sim/fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "../sim/FourBitAdder.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/FourBitAdder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489370953393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370953393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/lab2part1_ahmed_a/sim/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/lab2part1_ahmed_a/sim/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../sim/ButtonShaper.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/ButtonShaper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489370953402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370953402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/add/lab2part1_ahmed_a/sim/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/add/lab2part1_ahmed_a/sim/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "../sim/Authentication.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Authentication.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489370953406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370953406 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab2Part1Top_Ahmed_A.v(24) " "Verilog HDL Instantiation warning at Lab2Part1Top_Ahmed_A.v(24): instance has no name" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1489370953414 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab2Part1Top_Ahmed_A.v(25) " "Verilog HDL Instantiation warning at Lab2Part1Top_Ahmed_A.v(25): instance has no name" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1489370953414 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab2Part1Top_Ahmed_A.v(26) " "Verilog HDL Instantiation warning at Lab2Part1Top_Ahmed_A.v(26): instance has no name" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1489370953414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Part1Top_Ahmed_A " "Elaborating entity \"Lab2Part1Top_Ahmed_A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489370953569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:enterBtn " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:enterBtn\"" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "enterBtn" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489370953654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication Authentication:passCheck " "Elaborating entity \"Authentication\" for hierarchy \"Authentication:passCheck\"" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "passCheck" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489370953837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitReg FourBitReg:A_reg " "Elaborating entity \"FourBitReg\" for hierarchy \"FourBitReg:A_reg\"" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "A_reg" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489370953880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder FourBitAdder:myAdder " "Elaborating entity \"FourBitAdder\" for hierarchy \"FourBitAdder:myAdder\"" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "myAdder" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489370953913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDisplay SevenSegDisplay:comb_3 " "Elaborating entity \"SevenSegDisplay\" for hierarchy \"SevenSegDisplay:comb_3\"" {  } { { "../sim/Lab2Part1Top_Ahmed_A.v" "comb_3" { Text "C:/Users/Alamin/Documents/ADD/Lab2Part1_Ahmed_A/sim/Lab2Part1Top_Ahmed_A.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489370953942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489370956056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489370957124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489370957923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489370957923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489370958778 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489370958778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489370958778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489370958778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489370958839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 21:09:18 2017 " "Processing ended: Sun Mar 12 21:09:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489370958839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489370958839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489370958839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489370958839 ""}
