#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f8bf0f04160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8bf0f04300 .scope module, "receiver_tb" "receiver_tb" 3 3;
 .timescale 0 0;
P_0x7f8bf0f04470 .param/l "BIT_PERIOD" 1 3 9, +C4<0000000000000000000000000000000000000000000000000000000010100000>;
P_0x7f8bf0f044b0 .param/l "DATA_BITS" 1 3 11, +C4<00000000000000000000000000001000>;
P_0x7f8bf0f044f0 .param/l "HALF_BIT_PERIOD" 1 3 10, +C4<0000000000000000000000000000000000000000000000000000000001010000>;
P_0x7f8bf0f04530 .param/l "START_BIT" 1 3 12, C4<0>;
P_0x7f8bf0f04570 .param/l "STOP_BIT" 1 3 13, C4<1>;
P_0x7f8bf0f045b0 .param/l "T_CLK" 1 3 7, +C4<00000000000000000000000000001010>;
v0x7f8bf0f155f0_0 .var "reset", 0 0;
v0x7f8bf0f15680_0 .var "rx_clk", 0 0;
v0x7f8bf0f15710_0 .net "rx_data", 7 0, v0x7f8bf0f150d0_0;  1 drivers
v0x7f8bf0f157e0_0 .net "rx_done", 0 0, v0x7f8bf0f15180_0;  1 drivers
v0x7f8bf0f15890_0 .var "rx_serial", 0 0;
S_0x7f8bf0f04930 .scope task, "send_bit" "send_bit" 3 82, 3 82 0, S_0x7f8bf0f04300;
 .timescale 0 0;
v0x7f8bf0f04aa0_0 .var "bit_to_send", 0 0;
TD_receiver_tb.send_bit ;
    %load/vec4 v0x7f8bf0f04aa0_0;
    %store/vec4 v0x7f8bf0f15890_0, 0, 1;
    %delay 160, 0;
    %end;
S_0x7f8bf0f14ac0 .scope module, "uut" "receiver" 3 23, 4 1 0, S_0x7f8bf0f04300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rx_clk";
    .port_info 1 /INPUT 1 "rx_serial";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_done";
P_0x7f8bf0f14c90 .param/l "SAMPLES_PER_BIT" 1 4 19, +C4<00000000000000000000000000001111>;
P_0x7f8bf0f14cd0 .param/l "SAMPLE_POINT" 1 4 21, +C4<00000000000000000000000000000111>;
enum0x7f8c02111970 .enum2/s (32)
   "Idle" 0,
   "Start" 1,
   "Rcv_Data" 2,
   "Stop" 3,
   "Error" 4
 ;
v0x7f8bf0f14ec0_0 .var "bit_index", 3 0;
v0x7f8bf0f14f80_0 .net "reset", 0 0, v0x7f8bf0f155f0_0;  1 drivers
v0x7f8bf0f15020_0 .net "rx_clk", 0 0, v0x7f8bf0f15680_0;  1 drivers
v0x7f8bf0f150d0_0 .var "rx_data", 7 0;
v0x7f8bf0f15180_0 .var "rx_done", 0 0;
v0x7f8bf0f15260_0 .net "rx_serial", 0 0, v0x7f8bf0f15890_0;  1 drivers
v0x7f8bf0f15300_0 .var "sample_count", 3 0;
v0x7f8bf0f153b0_0 .var "shift_reg", 7 0;
v0x7f8bf0f15460_0 .var "state", 2 0;
E_0x7f8bf0f14e60 .event posedge, v0x7f8bf0f14f80_0, v0x7f8bf0f15020_0;
    .scope S_0x7f8bf0f14ac0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8bf0f15460_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8bf0f14ec0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8bf0f15300_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8bf0f153b0_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_0x7f8bf0f14ac0;
T_2 ;
    %wait E_0x7f8bf0f14e60;
    %load/vec4 v0x7f8bf0f14f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8bf0f150d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8bf0f15180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8bf0f14ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8bf0f15300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8bf0f153b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8bf0f15460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7f8bf0f15260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8bf0f15300_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7f8bf0f15300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f8bf0f15300_0, 0;
    %load/vec4 v0x7f8bf0f15300_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7f8bf0f15260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8bf0f14ec0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
T_2.13 ;
T_2.10 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7f8bf0f15300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f8bf0f15300_0, 0;
    %load/vec4 v0x7f8bf0f15300_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7f8bf0f15260_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f8bf0f14ec0_0;
    %assign/vec4/off/d v0x7f8bf0f153b0_0, 4, 5;
    %load/vec4 v0x7f8bf0f14ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f8bf0f14ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8bf0f15300_0, 0;
    %load/vec4 v0x7f8bf0f14ec0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8bf0f15300_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
T_2.16 ;
T_2.14 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7f8bf0f15300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f8bf0f15300_0, 0;
    %load/vec4 v0x7f8bf0f15300_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x7f8bf0f15260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x7f8bf0f153b0_0;
    %assign/vec4 v0x7f8bf0f150d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8bf0f15180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
T_2.21 ;
T_2.18 ;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8bf0f15460_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8bf0f04300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bf0f15680_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f8bf0f15680_0;
    %inv;
    %store/vec4 v0x7f8bf0f15680_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7f8bf0f04300;
T_4 ;
    %vpi_call/w 3 39 "$dumpfile", "receiver.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8bf0f04300 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bf0f15890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bf0f155f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bf0f155f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bf0f15890_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bf0f04aa0_0, 0, 1;
    %fork TD_receiver_tb.send_bit, S_0x7f8bf0f04930;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bf0f15890_0, 0, 1;
    %delay 160, 0;
    %load/vec4 v0x7f8bf0f157e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x7f8bf0f15710_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call/w 3 72 "$display", "Test Passed, received data = %b", v0x7f8bf0f15710_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 3 74 "$display", "Test Failed, received data = %b", v0x7f8bf0f15710_0 {0 0 0};
T_4.1 ;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "receiver_tb.sv";
    "receiver.sv";
