
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Fri Apr 25 12:32:29 2025
Host:		user3.nielitchennai.edu.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		[12:32:29.275865] Configured Lic search path (21.01-s002): 5280@14.139.1.126

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Cannot find file '$CDS_INST_DIR/tools/inca/files/cds.lib'.
.
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Skipping: '$CDS_INST_DIR/tools/inca/files/cds.lib'.
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - 
.
<CMD> save_global ALU.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {45nm/dig/lef/gsclib045_tech.lef 45nm/dig/lef/gsclib045_macro.lef}
<CMD> set init_verilog alu_fsm_netlist.v
<CMD> set init_mmmc_file ALU.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=04/25 12:34:59, mem=1021.1M)
#% End Load MMMC data ... (date=04/25 12:34:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.8M, current mem=1021.8M)
RC

Loading LEF file 45nm/dig/lef/gsclib045_tech.lef ...

Loading LEF file 45nm/dig/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ALU.view
Reading FAST timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/fast.lib' ...
Read 477 cells in library 'fast' 
Reading SLOW timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/slow.lib' ...
Read 477 cells in library 'slow' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=32.0M, fe_cpu=0.27min, fe_real=2.50min, fe_mem=1061.7M) ***
#% Begin Load netlist data ... (date=04/25 12:34:59, mem=1044.4M)
*** Begin netlist parsing (mem=1061.7M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 477 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'alu_fsm_netlist.v'

*** Memory Usage v#1 (Current mem = 1061.719M, initial mem = 491.871M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1061.7M) ***
#% End Load netlist data ... (date=04/25 12:34:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.2M, current mem=1059.2M)
Top level cell is calculator_fsm.
Hooked 954 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell calculator_fsm ...
*** Netlist is unique.
** info: there are 965 modules.
** info: there are 2371 stdCell insts.

*** Memory Usage v#1 (Current mem = 1118.133M, initial mem = 491.871M) ***
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 200 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File 45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BEST
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: WORST
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'alu_fsm_output.sdc' ...
Current (total cpu=0:00:16.4, real=0:02:31, peak res=1358.5M, current mem=1358.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 10).

calculator_fsm
INFO (CTE): Reading of timing constraints file alu_fsm_output.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.4M, current mem=1380.4M)
Current (total cpu=0:00:16.4, real=0:02:31, peak res=1380.4M, current mem=1380.4M)
Total number of combinational cells: 317
Total number of sequential cells: 150
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 957 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.6 6 6 6 6
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 200 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Start create_tracks
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Fri Apr 25 12:36:04 2025
viaInitial ends at Fri Apr 25 12:36:04 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1.25 bottom 1.25 left 1.25 right 1.25} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1726.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M10  |        4       |       NA       |
|  Via10 |        8       |        0       |
|   M11  |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer M11 -direction horizontal -width 1 -spacing 1.25 -number_of_sets 7 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1733.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 14 wires.
ViaGen created 28 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       28       |        0       |
|   M11  |       14       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer M10 -direction vertical -width 1 -spacing 1.25 -number_of_sets 7 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1733.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 14 wires.
ViaGen created 126 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M10  |       14       |       NA       |
|  Via10 |       126      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -70.47600 2.55300 214.88900 143.42950
<CMD> zoomBox -52.72300 11.12650 189.83750 130.87150
<CMD> zoomBox -37.63350 18.41400 168.54350 120.19750
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M11(11) }
*** Begin SPECIAL ROUTE on Fri Apr 25 12:36:48 2025 ***
SPECIAL ROUTE ran on directory: /home/user/pooja/working_projects/alu_fsm45nm/PD
SPECIAL ROUTE ran on machine: user3.nielitchennai.edu.in (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3231.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 115 used
Read in 115 components
  115 core components: 115 unplaced, 0 placed, 0 fixed
Read in 72 logical pins
Read in 72 nets
Read in 2 special nets, 2 routed
Read in 230 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 164
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 82
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3265.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 246 wires.
ViaGen created 1476 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       246      |       NA       |
|  Via1  |       164      |        0       |
|  Via2  |       164      |        0       |
|  Via3  |       164      |        0       |
|  Via4  |       164      |        0       |
|  Via5  |       164      |        0       |
|  Via6  |       164      |        0       |
|  Via7  |       164      |        0       |
|  Via8  |       164      |        0       |
|  Via9  |       164      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -54.26800 -36.01350 188.29350 83.73200
<CMD> zoomBox -97.34700 -70.97050 238.37850 94.76750
<CMD> zoomBox -31.17500 -30.93950 175.00300 70.84450
<CMD> fit
<CMD> addEndCap -preCap FILL4 -postCap FILL4 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
**Info: (IMPSP-307): Design contains fractional 3 cells.
Estimated cell power/ground rail width = 0.160 um
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
Inserted 81 pre-endcap <FILL4> cells (prefix ENDCAP).
Inserted 81 post-endcap <FILL4> cells (prefix ENDCAP).
For 162 new insts, <CMD> zoomBox -62.78200 29.37100 179.77850 149.11600
<CMD> zoomBox -51.62100 43.78350 154.55600 145.56700
<CMD> zoomBox -42.13350 56.03450 133.11700 142.55050
<CMD> zoomBox -34.06950 66.44750 114.89400 139.98650
<CMD> zoomBox -21.40250 82.82250 86.22400 135.95450
<CMD> addWellTap -cell FILL4 -cellInterval 60 -prefix WELLTAP
**Info: (IMPSP-307): Design contains fractional 3 cells.
For 243 new insts, Inserted 243 well-taps <FILL4> cells (prefix WELLTAP).
<CMD> zoomBox -21.40250 61.57050 86.22400 114.70250
<CMD> zoomBox -21.40250 56.25750 86.22400 109.38950
<CMD> zoomBox -21.40250 45.63150 86.22400 98.76350
<CMD> fit
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:23.1/0:05:20.7 (0.1), mem = 1765.3M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 110 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.37043 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1883.8 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1898.32)
Total number of fetched objects 2426
End delay calculation. (MEM=2043.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2043.41 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 405 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=2025.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=2033.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=2033.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 1271 (52.4%) nets
3		: 660 (27.2%) nets
4     -	14	: 432 (17.8%) nets
15    -	39	: 55 (2.3%) nets
40    -	79	: 7 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=2698 (405 fixed + 2293 movable) #buf cell=0 #inv cell=565 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2425 #term=8627 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=39
stdCell: 2698 single + 0 double + 0 multi
Total standard cell length = 6.9835 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 3 cells.
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 33297 sites (11388 um^2) / alloc_area 55485 sites (18976 um^2).
Pin Density = 0.1511.
            = total # of pins 8627 / total area 57105.
=== lastAutoLevel = 8 
**WARN: (IMPDC-348):	The output pin \result_reg[31]56 /Q is connected to power/ground net result[31]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[30]55 /Q is connected to power/ground net result[30]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[29]54 /Q is connected to power/ground net result[29]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[28]53 /Q is connected to power/ground net result[28]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[27]52 /Q is connected to power/ground net result[27]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[26]51 /Q is connected to power/ground net result[26]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[25]50 /Q is connected to power/ground net result[25]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[24]49 /Q is connected to power/ground net result[24]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[23]48 /Q is connected to power/ground net result[23]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[22]47 /Q is connected to power/ground net result[22]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[21]46 /Q is connected to power/ground net result[21]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[20]45 /Q is connected to power/ground net result[20]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[19]44 /Q is connected to power/ground net result[19]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[18]43 /Q is connected to power/ground net result[18]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[17]42 /Q is connected to power/ground net result[17]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[16]41 /Q is connected to power/ground net result[16]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[15]40 /Q is connected to power/ground net result[15]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[14]39 /Q is connected to power/ground net result[14]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[13]38 /Q is connected to power/ground net result[13]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \result_reg[12]37 /Q is connected to power/ground net result[12]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.194e-11 (1.22e-11 2.98e-11)
              Est.  stn bbox = 4.703e-11 (1.42e-11 3.29e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2053.5M
Iteration  2: Total net bbox = 4.194e-11 (1.22e-11 2.98e-11)
              Est.  stn bbox = 4.703e-11 (1.42e-11 3.29e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2053.5M
Iteration  3: Total net bbox = 1.425e+03 (6.78e+02 7.47e+02)
              Est.  stn bbox = 1.788e+03 (8.51e+02 9.37e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2059.3M
Active setup views:
    BEST
Iteration  4: Total net bbox = 2.958e+04 (1.46e+04 1.50e+04)
              Est.  stn bbox = 3.821e+04 (1.90e+04 1.93e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2059.3M
Iteration  5: Total net bbox = 3.504e+04 (1.54e+04 1.97e+04)
              Est.  stn bbox = 4.545e+04 (2.03e+04 2.52e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2059.3M
Iteration  6: Total net bbox = 3.898e+04 (1.77e+04 2.12e+04)
              Est.  stn bbox = 4.984e+04 (2.29e+04 2.70e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2059.3M
Iteration  7: Total net bbox = 4.143e+04 (1.98e+04 2.16e+04)
              Est.  stn bbox = 5.327e+04 (2.56e+04 2.77e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2062.7M
Iteration  8: Total net bbox = 4.143e+04 (1.98e+04 2.16e+04)
              Est.  stn bbox = 5.327e+04 (2.56e+04 2.77e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2062.7M
Iteration  9: Total net bbox = 4.217e+04 (1.94e+04 2.27e+04)
              Est.  stn bbox = 5.360e+04 (2.49e+04 2.87e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2058.7M
Iteration 10: Total net bbox = 4.053e+04 (1.82e+04 2.23e+04)
              Est.  stn bbox = 5.180e+04 (2.35e+04 2.83e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2059.7M
Iteration 11: Total net bbox = 4.222e+04 (1.98e+04 2.24e+04)
              Est.  stn bbox = 5.365e+04 (2.53e+04 2.83e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 2059.7M
Iteration 12: Total net bbox = 4.222e+04 (1.98e+04 2.24e+04)
              Est.  stn bbox = 5.365e+04 (2.53e+04 2.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2059.7M
Iteration 13: Total net bbox = 4.222e+04 (1.98e+04 2.24e+04)
              Est.  stn bbox = 5.365e+04 (2.53e+04 2.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2059.7M
*** cost = 4.222e+04 (1.98e+04 2.24e+04) (cpu for global=0:00:02.9) real=0:00:04.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:02.3 real: 0:00:02.3
Core Placement runtime cpu: 0:00:02.4 real: 0:00:04.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:27.7 mem=2059.7M) ***
Total net bbox length = 4.221e+04 (1.978e+04 2.243e+04) (ext = 9.710e+02)
Move report: Detail placement moves 2293 insts, mean move: 0.56 um, max move: 15.58 um 
	Max move on inst (FE_DBTC14_B_14): (108.42, 28.25) --> (96.20, 24.89)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2083.7MB
Summary Report:
Instances move: 2293 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 15.58 um (Instance: FE_DBTC14_B_14) (108.418, 28.2535) -> (96.2, 24.89)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
Total net bbox length = 4.212e+04 (1.973e+04 2.239e+04) (ext = 9.630e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2083.7MB
*** Finished refinePlace (0:00:27.8 mem=2083.7M) ***
*** End of Placement (cpu=0:00:03.8, real=0:00:05.0, mem=2080.7M) ***
**Info: (IMPSP-307): Design contains fractional 3 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 81 )
Density distribution unevenness ratio = 5.427%
*** Free Virtual Timing Model ...(mem=2080.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.37043 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2083.7)
Total number of fetched objects 2426
End delay calculation. (MEM=2121.39 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2121.39 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3148 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3148
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2119.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         23934  13681 
[NR-eGR]  M3   (3H)         23995    479 
[NR-eGR]  M4   (4V)          3774    112 
[NR-eGR]  M5   (5H)          1083      6 
[NR-eGR]  M6   (6V)             1      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52787  22866 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52787um, number of vias: 22866
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 216um, number of vias: 96
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2061.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2061.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          66  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348           96  The output pin %s is connected to power/...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 166 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:05.1/0:00:06.1 (0.8), totSession cpu/real = 0:00:28.1/0:05:26.8 (0.1), mem = 2061.9M
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> add_ndr -width {M1 0.14 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -spacing {M1 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -name 2w2s
<CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer M5 -top_preferred_layer M6
<CMD> set_ccopt_property route_type clkroute -net_type trunk
<CMD> set_ccopt_property route_type clkroute -net_type leaf
<CMD> set_ccopt_property buffer_cells {CLKBUF12 CLKBUF4X12}
<CMD> set_ccopt_property inverter_cells {CLKINV8 CLKINVX12}
<CMD> set_ccopt_property clock_gating_cells TLATNTSCA*
<CMD> create_ccopt_clock_tree_spec -file ccopt_output.spec
Creating clock tree spec for modes (timing configs): SDC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt_output.spec
couldn't read file "ccopt1.spec": no such file or directory
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 34 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -early -clock_tree clk 0.200
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -late -clock_tree clk 0.200
<CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -early -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -early -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -late -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -late -clock_tree clk 0.100
<CMD> set_ccopt_property clock_period -pin clk 12
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/SDC -sources clk -auto_sinks
The skew group clk/SDC was created. It contains 34 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/SDC true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/SDC clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/SDC SDC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/SDC {MIN MAX}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=04/25 12:39:53, mem=1827.6M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:32.0/0:07:23.7 (0.1), mem = 2066.8M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -timingEngine                      {}
setExtractRCMode -engine                            preRoute
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2066.8M, init mem=2066.8M)
*info: Placed = 2698           (Fixed = 405)
*info: Unplaced = 0           
Placement Density:60.01%(11388/18976)
Placement Density (including fixed std cells):61.15%(11942/19530)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2066.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:32.1/0:07:23.7 (0.1), mem = 2066.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 34 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 34 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2066.76 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3148 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3148
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2425
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         23934  13681 
[NR-eGR]  M3   (3H)         23995    479 
[NR-eGR]  M4   (4V)          3774    112 
[NR-eGR]  M5   (5H)          1083      6 
[NR-eGR]  M6   (6V)             1      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52787  22866 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52787um, number of vias: 22866
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 216um, number of vias: 96
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2066.76 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    clock_gating_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF4X12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKINV8' specified in the inverter_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.342.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): clkroute (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): clkroute (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   CLKINVX12 
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 19191.672um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner MIN:setup, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.046ns
  Buffer max distance: 619.221um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=454.026um, saturatedSlew=0.101ns, speed=5310.245um per ns, cellArea=18.078um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=269.204um, saturatedSlew=0.068ns, speed=5969.057um per ns, cellArea=15.245um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=627.773um, saturatedSlew=0.174ns, speed=3298.860um per ns, cellArea=20.702um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/SDC:
  Sources:                     pin clk
  Total number of sinks:       34
  Delay constrained sinks:     34
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MIN:setup.late:
  Skew target:                 0.046ns
Primary reporting skew groups are:
skew_group clk/SDC with 34 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:32.6 mem=2071.5M) ***
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.5MB
Summary Report:
Instances move: 0 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.5MB
*** Finished refinePlace (0:00:32.6 mem=2087.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for MIN:setup.late...
    Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.024pF, total=0.024pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 8528 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8528
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 2424 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         23852  13659 
[NR-eGR]  M3   (3H)         23895    504 
[NR-eGR]  M4   (4V)          3783    138 
[NR-eGR]  M5   (5H)          1215     21 
[NR-eGR]  M6   (6V)            46      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52791  22910 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52791um, number of vias: 22910
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             0    34 
[NR-eGR]  M2   (2V)            26    38 
[NR-eGR]  M3   (3H)             8    27 
[NR-eGR]  M4   (4V)             9    26 
[NR-eGR]  M5   (5H)           133    15 
[NR-eGR]  M6   (6V)            44     0 
[NR-eGR]  M7   (7H)             0     0 
[NR-eGR]  M8   (8V)             0     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  M11  (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          220   140 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 123um
[NR-eGR] Total length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2087.63 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:32.7/0:07:24.4 (0.1), mem = 2087.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3148 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3148
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 61
[NR-eGR] Read 2425 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2424
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2424 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.078529e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2087.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         23870  13670 
[NR-eGR]  M3   (3H)         23843    513 
[NR-eGR]  M4   (4V)          3757    148 
[NR-eGR]  M5   (5H)          1277     21 
[NR-eGR]  M6   (6V)            46      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52793  22940 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52793um, number of vias: 22940
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2087.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:32.7/0:07:24.5 (0.1), mem = 2087.6M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2087.633M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MIN:setup.late...
  Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for MIN:setup.late...
  Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups before polishing:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Skew group summary before polishing:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.022pF fall=0.022pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.049pF fall=0.049pF), of which (rise=0.027pF fall=0.027pF) is wire, and (rise=0.022pF fall=0.022pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:32.9 mem=2087.8M) ***
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.8MB
Summary Report:
Instances move: 0 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.8MB
*** Finished refinePlace (0:00:32.9 mem=2087.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 8528 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8528
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 2424 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         23870  13670 
[NR-eGR]  M3   (3H)         23843    513 
[NR-eGR]  M4   (4V)          3757    148 
[NR-eGR]  M5   (5H)          1277     21 
[NR-eGR]  M6   (6V)            46      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52793  22940 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52793um, number of vias: 22940
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             0    34 
[NR-eGR]  M2   (2V)            26    38 
[NR-eGR]  M3   (3H)             8    27 
[NR-eGR]  M4   (4V)             9    26 
[NR-eGR]  M5   (5H)           133    15 
[NR-eGR]  M6   (6V)            44     0 
[NR-eGR]  M7   (7H)             0     0 
[NR-eGR]  M8   (8V)             0     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  M11  (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          220   140 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 123um
[NR-eGR] Total length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2087.84 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2087.844M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for MIN:setup.late...
        Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:33.0 mem=2088.0M) ***
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2088.0MB
Summary Report:
Instances move: 0 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2088.0MB
*** Finished refinePlace (0:00:33.0 mem=2088.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 8528 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8528
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 2424 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         23870  13670 
[NR-eGR]  M3   (3H)         23843    513 
[NR-eGR]  M4   (4V)          3757    148 
[NR-eGR]  M5   (5H)          1277     21 
[NR-eGR]  M6   (6V)            46      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52793  22940 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52793um, number of vias: 22940
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             0    34 
[NR-eGR]  M2   (2V)            26    38 
[NR-eGR]  M3   (3H)             8    27 
[NR-eGR]  M4   (4V)             9    26 
[NR-eGR]  M5   (5H)           133    15 
[NR-eGR]  M6   (6V)            44     0 
[NR-eGR]  M7   (7H)             0     0 
[NR-eGR]  M8   (8V)             0     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  M11  (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          220   140 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 123um
[NR-eGR] Total length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 220um, number of vias: 140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2088.00 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  0 nets are default rule and 1 are 2w2s.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/25 12:39:54, mem=1843.0M)

globalDetailRoute

#Start globalDetailRoute on Fri Apr 25 12:39:54 2025
#
#No via in the lib
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=2462)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 220 um.
#Total half perimeter of net bounding box = 124 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 26 um.
#Total wire length on LAYER M3 = 8 um.
#Total wire length on LAYER M4 = 9 um.
#Total wire length on LAYER M5 = 133 um.
#Total wire length on LAYER M6 = 44 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER M11 = 0 um.
#Total number of vias = 140
#Total number of multi-cut vias = 140 (100.0%)
#Up-Via Summary (total 140):
#                    multi-cut      Total
#-----------------------------------------
# M1                34 (100.0%)         34
# M2                38 (100.0%)         38
# M3                27 (100.0%)         27
# M4                26 (100.0%)         26
# M5                15 (100.0%)         15
#-----------------------------------------
#                  140 (100.0%)        140 
#
#Start routing data preparation on Fri Apr 25 12:39:54 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
#WARNING (NRDB-2040) Rule 2w2s doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (EMS-27) Message (NRDB-776) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-777) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2427 nets.
#Voltage range [0.000 - 0.000] has 34 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
# M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.99 (MB), peak = 1883.25 (MB)
#ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
#	no debugging net set
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.02 (MB)
#Total memory = 1854.53 (MB)
#Peak memory = 1883.25 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
% End globalDetailRoute (date=04/25 12:39:55, total cpu=0:00:00.2, real=0:00:01.0, peak res=1883.3M, current mem=1855.4M)
        NanoRoute done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock detailed routing done.
**ERROR: (IMPCCOPT-5053):	NanoRoute did not finish successfully. See log file for details.
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2101.22 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3148 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3148
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2424
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[NR-eGR] Layer group 2: route 2424 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)             0   8588 
[NR-eGR]  M2   (2V)         23818  13682 
[NR-eGR]  M3   (3H)         23831    516 
[NR-eGR]  M4   (4V)          3785    156 
[NR-eGR]  M5   (5H)          1252     46 
[NR-eGR]  M6   (6V)           104      4 
[NR-eGR]  M7   (7H)             1      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52791  22992 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52791um, number of vias: 22992
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 216um, number of vias: 182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2101.22 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2101.219M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MIN:setup.late...
  Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=216.470um, total=216.470um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.4 real=0:00:00.4)
**WARN: (IMPCCOPT-2204):	Skipping Post Conditioning: The clock network is not routed.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              34
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                34
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf       216.470
  Total      216.470
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.022    0.025    0.048
  Total    0.022    0.025    0.048
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.022     0.001       0.000      0.001    0.001
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.200       1       0.102       0.000      0.102    0.102    {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  MIN:setup.late    clk/SDC       0.002     0.008     0.007       0.046         0.007           0.007           0.005        0.002     100% {0.002, 0.008}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  MIN:setup.late    clk/SDC       0.002     0.008     0.007       0.046         0.007           0.007           0.005        0.002     100% {0.002, 0.008}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2176.37)
Total number of fetched objects 2426
Total number of fetched objects 2426
End delay calculation. (MEM=2204.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2204.59 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: WORST, Ideal Latency: 0, Propagated Latency: 0.00524118
	 Executing: set_clock_latency -source -early -min -rise -0.00524118 [get_pins clk]
	Clock: clk, View: WORST, Ideal Latency: 0, Propagated Latency: 0.00524118
	 Executing: set_clock_latency -source -late -min -rise -0.00524118 [get_pins clk]
	Clock: clk, View: WORST, Ideal Latency: 0, Propagated Latency: 0.00524117
	 Executing: set_clock_latency -source -early -min -fall -0.00524117 [get_pins clk]
	Clock: clk, View: WORST, Ideal Latency: 0, Propagated Latency: 0.00524117
	 Executing: set_clock_latency -source -late -min -fall -0.00524117 [get_pins clk]
	Clock: clk, View: BEST, Ideal Latency: 0, Propagated Latency: 0.00550294
	 Executing: set_clock_latency -source -early -max -rise -0.00550294 [get_pins clk]
	Clock: clk, View: BEST, Ideal Latency: 0, Propagated Latency: 0.00550294
	 Executing: set_clock_latency -source -late -max -rise -0.00550294 [get_pins clk]
	Clock: clk, View: BEST, Ideal Latency: 0, Propagated Latency: 0.00550295
	 Executing: set_clock_latency -source -early -max -fall -0.00550295 [get_pins clk]
	Clock: clk, View: BEST, Ideal Latency: 0, Propagated Latency: 0.00550295
	 Executing: set_clock_latency -source -late -max -fall -0.00550295 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=216.470um, total=216.470um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
Runtime done. (took cpu=0:00:01.7 real=0:00:01.8)
Runtime Summary
===============
Clock Runtime:  (36%) Core CTS           0.65 (Init 0.48, Construction 0.04, Implementation 0.03, eGRPC 0.03, PostConditioning 0.00, Other 0.06)
Clock Runtime:  (32%) CTS services       0.58 (RefinePlace 0.14, EarlyGlobalClock 0.10, NanoRoute 0.24, ExtractRC 0.10, TimingAnalysis 0.00)
Clock Runtime:  (31%) Other CTS          0.56 (Init 0.10, CongRepair/EGR-DP 0.14, TimingUpdate 0.32, Other 0.00)
Clock Runtime: (100%) Total              1.79

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.8 (0.9), totSession cpu/real = 0:00:33.7/0:07:25.5 (0.1), mem = 2185.4M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-2204        1  Skipping Post Conditioning: The clock ne...
ERROR     IMPCCOPT-5053        1  NanoRoute did not finish successfully. S...
ERROR     IMPCCOPT-4334        3  The lib cell '%s' specified in %s was no...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 9 warning(s), 4 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:01.7/0:00:01.8 (0.9), totSession cpu/real = 0:00:33.7/0:07:25.5 (0.1), mem = 2185.4M
#% End ccopt_design (date=04/25 12:39:55, total cpu=0:00:01.7, real=0:00:02.0, peak res=1904.8M, current mem=1853.3M)
<CMD> man IMPCCOPT-5053
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.62 (MB), peak = 1904.80 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  VLMDefaultSetup
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false

#RC has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2084.2M, init mem=2084.2M)
*info: Placed = 2698           (Fixed = 405)
*info: Unplaced = 0           
Placement Density:60.01%(11388/18976)
Placement Density (including fixed std cells):61.15%(11942/19530)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2084.2M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2084.2M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Apr 25 12:40:33 2025
#
#Generating timing data, please wait...
#2426 total nets, 2425 already routed, 2425 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
Total number of fetched objects 2426
End delay calculation. (MEM=2149.73 CPU=0:00:00.1 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.94 (MB), peak = 1904.80 (MB)
#Done generating timing data.
#No via in the lib
#create default rule from bind_ndr_rule rule=0x7f0658724ed0 0x7f06482d0940
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2462)
#Start reading timing information from file .timing_file_37043.tif.gz ...
#Read in timing information for 72 ports, 2293 instances from timing file .timing_file_37043.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 2458.
#Total number of nets in the design = 2462.
#2458 routable nets do not have any wires.
#2458 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Apr 25 12:40:33 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
#WARNING (NRDB-2040) Rule 2w2s doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (EMS-27) Message (NRDB-776) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-777) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2427 nets.
#Voltage range [0.000 - 0.000] has 34 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
# M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.60 (MB), peak = 1909.44 (MB)
#ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
#	no debugging net set
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.92 (MB)
#Total memory = 1868.62 (MB)
#Peak memory = 1909.44 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Default setup view is reset to BEST.
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1858.17 (MB), peak = 1909.44 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 6 warning(s), 0 error(s)

1
invalid command name "SaveDesign"
<CMD> man IMPCCOPT-4334
<CMD> get_ccopt_clock_trees
Cannot run clock tree spec: clock trees are already defined.
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=04/25 12:41:40, mem=1858.2M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:00:38.0/0:09:11.0 (0.1), mem = 2074.2M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  VLMDefaultSetup
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setRouteMode -earlyGlobalHonorMsvRouteConstraint                false
setRouteMode -earlyGlobalRoutePartitionPinGuide                 true
setRouteMode -earlyGlobalRouteSecondPG                          false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2074.2M, init mem=2074.2M)
*info: Placed = 2698           (Fixed = 405)
*info: Unplaced = 0           
Placement Density:60.01%(11388/18976)
Placement Density (including fixed std cells):61.15%(11942/19530)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2074.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:00:38.0/0:09:11.0 (0.1), mem = 2074.2M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 34 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 34 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2074.17 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3558 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 130035
[NR-eGR] #PG Blockages       : 3558
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2424
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[NR-eGR] Layer group 2: route 2424 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)        62( 2.03%)   ( 2.03%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        62( 0.08%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3031   8916 
[NR-eGR]  M2   (2V)         23385   7342 
[NR-eGR]  M3   (3H)         21845    459 
[NR-eGR]  M4   (4V)          3443    133 
[NR-eGR]  M5   (5H)           960     43 
[NR-eGR]  M6   (6V)           102      2 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52767  16895 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52767um, number of vias: 16895
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 218um, number of vias: 179
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2073.67 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    clock_gating_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF4X12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
AAE DB initialization (MEM=2083.21 CPU=0:00:00.0 REAL=0:00:00.0) 
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKINV8' specified in the inverter_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.342.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): clkroute (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): clkroute (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   CLKINVX12 
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 19191.672um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner MIN:setup, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.046ns
  Buffer max distance: 634.182um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=463.065um, saturatedSlew=0.102ns, speed=5371.989um per ns, cellArea=17.725um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=271.832um, saturatedSlew=0.068ns, speed=6007.326um per ns, cellArea=15.098um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=643.319um, saturatedSlew=0.176ns, speed=3347.133um per ns, cellArea=20.201um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/SDC:
  Sources:                     pin clk
  Total number of sinks:       34
  Delay constrained sinks:     34
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MIN:setup.late:
  Skew target:                 0.046ns
Primary reporting skew groups are:
skew_group clk/SDC with 34 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:38.5 mem=2102.9M) ***
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2118.9MB
Summary Report:
Instances move: 0 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2118.9MB
*** Finished refinePlace (0:00:38.5 mem=2118.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for MIN:setup.late...
    Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 9594 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 168193
[NR-eGR] #PG Blockages       : 9594
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 2424 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3033   8916 
[NR-eGR]  M2   (2V)         23408   7337 
[NR-eGR]  M3   (3H)         21850    452 
[NR-eGR]  M4   (4V)          3448    125 
[NR-eGR]  M5   (5H)           985     19 
[NR-eGR]  M6   (6V)            45      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52770  16849 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52770um, number of vias: 16849
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             5    34 
[NR-eGR]  M2   (2V)            23    29 
[NR-eGR]  M3   (3H)             5    28 
[NR-eGR]  M4   (4V)            10    27 
[NR-eGR]  M5   (5H)           133    15 
[NR-eGR]  M6   (6V)            45     0 
[NR-eGR]  M7   (7H)             0     0 
[NR-eGR]  M8   (8V)             0     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  M11  (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          221   133 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 123um
[NR-eGR] Total length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2118.60 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:00:38.7/0:09:11.7 (0.1), mem = 2118.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3558 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 130035
[NR-eGR] #PG Blockages       : 3558
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 84
[NR-eGR] Read 2425 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2424
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2424 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.078529e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)        62( 2.03%)         0( 0.00%)   ( 2.03%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        62( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 2121.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3028   8918 
[NR-eGR]  M2   (2V)         23474   7341 
[NR-eGR]  M3   (3H)         21858    452 
[NR-eGR]  M4   (4V)          3379    125 
[NR-eGR]  M5   (5H)           985     19 
[NR-eGR]  M6   (6V)            45      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52768  16855 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52768um, number of vias: 16855
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2119.1M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:38.7/0:09:11.8 (0.1), mem = 2119.1M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2119.102M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MIN:setup.late...
  Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for MIN:setup.late...
  Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups before polishing:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Skew group summary before polishing:
    skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.022pF fall=0.022pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.049pF fall=0.049pF), of which (rise=0.027pF fall=0.027pF) is wire, and (rise=0.022pF fall=0.022pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:38.9 mem=2119.3M) ***
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.3MB
Summary Report:
Instances move: 0 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.3MB
*** Finished refinePlace (0:00:38.9 mem=2119.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 9594 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 168193
[NR-eGR] #PG Blockages       : 9594
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 2424 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3028   8918 
[NR-eGR]  M2   (2V)         23474   7341 
[NR-eGR]  M3   (3H)         21858    452 
[NR-eGR]  M4   (4V)          3379    125 
[NR-eGR]  M5   (5H)           985     19 
[NR-eGR]  M6   (6V)            45      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52768  16855 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52768um, number of vias: 16855
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             5    34 
[NR-eGR]  M2   (2V)            23    29 
[NR-eGR]  M3   (3H)             5    28 
[NR-eGR]  M4   (4V)            10    27 
[NR-eGR]  M5   (5H)           133    15 
[NR-eGR]  M6   (6V)            45     0 
[NR-eGR]  M7   (7H)             0     0 
[NR-eGR]  M8   (8V)             0     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  M11  (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          221   133 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 123um
[NR-eGR] Total length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2118.81 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2118.812M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for MIN:setup.late...
        Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:00:39.0 mem=2119.0M) ***
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.0MB
Summary Report:
Instances move: 0 (out of 2293 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.0MB
*** Finished refinePlace (0:00:39.1 mem=2119.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 9594 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 168193
[NR-eGR] #PG Blockages       : 9594
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 2424 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3028   8918 
[NR-eGR]  M2   (2V)         23474   7341 
[NR-eGR]  M3   (3H)         21858    452 
[NR-eGR]  M4   (4V)          3379    125 
[NR-eGR]  M5   (5H)           985     19 
[NR-eGR]  M6   (6V)            45      0 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52768  16855 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52768um, number of vias: 16855
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1H)             5    34 
[NR-eGR]  M2   (2V)            23    29 
[NR-eGR]  M3   (3H)             5    28 
[NR-eGR]  M4   (4V)            10    27 
[NR-eGR]  M5   (5H)           133    15 
[NR-eGR]  M6   (6V)            45     0 
[NR-eGR]  M7   (7H)             0     0 
[NR-eGR]  M8   (8V)             0     0 
[NR-eGR]  M9   (9H)             0     0 
[NR-eGR]  M10  (10V)            0     0 
[NR-eGR]  M11  (11H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          221   133 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 123um
[NR-eGR] Total length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 221um, number of vias: 133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2119.47 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  0 nets are default rule and 1 are 2w2s.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
-drouteEndIteration 0
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
-routeWithSiDriven false
-routeWithTimingDriven false
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/25 12:41:42, mem=1866.0M)

globalDetailRoute

#Start globalDetailRoute on Fri Apr 25 12:41:42 2025
#
#No via in the lib
#create default rule from bind_ndr_rule rule=0x7f0658724ed0 0x7f06151c8940
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=2462)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 221 um.
#Total half perimeter of net bounding box = 124 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 23 um.
#Total wire length on LAYER M3 = 5 um.
#Total wire length on LAYER M4 = 10 um.
#Total wire length on LAYER M5 = 133 um.
#Total wire length on LAYER M6 = 45 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER M10 = 0 um.
#Total wire length on LAYER M11 = 0 um.
#Total number of vias = 133
#Total number of multi-cut vias = 133 (100.0%)
#Up-Via Summary (total 133):
#                    multi-cut      Total
#-----------------------------------------
# M1                34 (100.0%)         34
# M2                29 (100.0%)         29
# M3                28 (100.0%)         28
# M4                27 (100.0%)         27
# M5                15 (100.0%)         15
#-----------------------------------------
#                  133 (100.0%)        133 
#
#Start routing data preparation on Fri Apr 25 12:41:42 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
#WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
#WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
#WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
#WARNING (NRDB-2040) Rule 2w2s doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
#WARNING (EMS-27) Message (NRDB-776) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-777) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2427 nets.
#Voltage range [0.000 - 0.000] has 34 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
# M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.50 (MB), peak = 1909.44 (MB)
#ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
#	no debugging net set
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.19 (MB)
#Total memory = 1869.21 (MB)
#Peak memory = 1909.44 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
% End globalDetailRoute (date=04/25 12:41:42, total cpu=0:00:00.3, real=0:00:00.0, peak res=1869.3M, current mem=1869.3M)
        NanoRoute done. (took cpu=0:00:00.3 real=0:00:00.3)
      Clock detailed routing done.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**ERROR: (IMPCCOPT-5053):	NanoRoute did not finish successfully. See log file for details.
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2123.25 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] M10 has single uniform track structure
[NR-eGR] M11 has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 1
[NR-eGR] No double-cut via on layer 2
[NR-eGR] No double-cut via on layer 3
[NR-eGR] No double-cut via on layer 4
[NR-eGR] No double-cut via on layer 5
[NR-eGR] No double-cut via on layer 6
[NR-eGR] No double-cut via on layer 7
[NR-eGR] No double-cut via on layer 8
[NR-eGR] No double-cut via on layer 9
[NR-eGR] No double-cut via on layer 10
[NR-eGR] Read 3558 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 130035
[NR-eGR] #PG Blockages       : 3558
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2425 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2424
[NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[NR-eGR] Layer group 2: route 2424 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)        62( 2.03%)   ( 2.03%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        62( 0.08%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1H)          3031   8916 
[NR-eGR]  M2   (2V)         23385   7342 
[NR-eGR]  M3   (3H)         21845    459 
[NR-eGR]  M4   (4V)          3443    133 
[NR-eGR]  M5   (5H)           960     43 
[NR-eGR]  M6   (6V)           102      2 
[NR-eGR]  M7   (7H)             0      0 
[NR-eGR]  M8   (8V)             0      0 
[NR-eGR]  M9   (9H)             0      0 
[NR-eGR]  M10  (10V)            0      0 
[NR-eGR]  M11  (11H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total        52767  16895 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42123um
[NR-eGR] Total length: 52767um, number of vias: 16895
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 218um, number of vias: 179
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2122.75 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design calculator_fsm.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2122.750M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for MIN:setup.late...
  Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=218.080um, total=218.080um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.6 real=0:00:00.6)
**WARN: (IMPCCOPT-2204):	Skipping Post Conditioning: The clock network is not routed.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              34
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                34
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf       218.080
  Total      218.080
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.022    0.025    0.048
  Total    0.022    0.025    0.048
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.022     0.001       0.000      0.001    0.001
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.200       1       0.102       0.000      0.102    0.102    {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  MIN:setup.late    clk/SDC       0.002     0.008     0.006       0.046         0.006           0.006           0.006        0.002     100% {0.002, 0.008}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  MIN:setup.late    clk/SDC       0.002     0.008     0.006       0.046         0.006           0.006           0.006        0.002     100% {0.002, 0.008}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view BEST
   - Root pin clk of SDC clock clk in view WORST

Setting all clocks to propagated mode.
SDC
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=218.080um, total=218.080um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
Runtime done. (took cpu=0:00:01.7 real=0:00:01.7)
Runtime Summary
===============
Clock Runtime:  (37%) Core CTS           0.64 (Init 0.43, Construction 0.04, Implementation 0.03, eGRPC 0.03, PostConditioning 0.00, Other 0.10)
Clock Runtime:  (42%) CTS services       0.72 (RefinePlace 0.14, EarlyGlobalClock 0.15, NanoRoute 0.33, ExtractRC 0.10, TimingAnalysis 0.00)
Clock Runtime:  (19%) Other CTS          0.34 (Init 0.10, CongRepair/EGR-DP 0.19, TimingUpdate 0.05, Other 0.00)
Clock Runtime: (100%) Total              1.70

*** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:39.7/0:09:12.7 (0.1), mem = 2168.7M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-2204        1  Skipping Post Conditioning: The clock ne...
ERROR     IMPCCOPT-5053        1  NanoRoute did not finish successfully. S...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
ERROR     IMPCCOPT-4334        3  The lib cell '%s' specified in %s was no...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
*** Message Summary: 35 warning(s), 4 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:39.7/0:09:12.7 (0.1), mem = 2168.7M
#% End ccopt_design (date=04/25 12:41:42, total cpu=0:00:01.7, real=0:00:02.0, peak res=1890.5M, current mem=1890.5M)
invalid command name "SaveDesign"
<CMD> report_ccopt_clock_trees -file clk_trees.rpt
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2147)
Total number of fetched objects 2426
End delay calculation. (MEM=2196.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2196.23 CPU=0:00:00.2 REAL=0:00:00.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.3 real=0:00:00.3)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Clock tree timing engine global stage delay update for MIN:setup.early...
Clock tree timing engine global stage delay update for MIN:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MIN:setup.late...
Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MAX:hold.early...
Clock tree timing engine global stage delay update for MAX:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MAX:hold.late...
Clock tree timing engine global stage delay update for MAX:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_skew_groups -file skew_groups.rpt
Clock tree timing engine global stage delay update for MIN:setup.early...
Clock tree timing engine global stage delay update for MIN:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MIN:setup.late...
Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MAX:hold.early...
Clock tree timing engine global stage delay update for MAX:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for MAX:hold.late...
Clock tree timing engine global stage delay update for MAX:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2188.23)
Total number of fetched objects 2426
End delay calculation. (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2188.23)
Total number of fetched objects 2426
End delay calculation. (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: calculator_fsm
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2188.23)
Total number of fetched objects 2426
End delay calculation. (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report calculator_fsm.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report calculator_fsm.drc.rpt          # string, default="", user setting
 *** Starting Verify DRC (MEM: 2188.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short      Mar   MinEnc outOfDie   Totals
	M1          488        0       30        0      518
	M2            0      454        0        8      462
	M3            0        1        0        8        9
	M4            0       10        0        0       10
	M5            0        0        0        1        1
	Totals      488      465       30       17     1000

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -52.02950 9.87800 190.53100 129.62300
<CMD> zoomBox -36.66900 16.67800 169.50800 118.46150
<CMD> zoomBox -23.61200 22.45800 151.63850 108.97400
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Apr 25 12:43:25 2025

Design Name: calculator_fsm
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (153.0000, 150.6700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_DBTN31_A_15: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN30_A_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN29_A_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN28_A_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN27_A_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN26_A_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN25_A_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN24_A_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN23_A_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN22_A_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN21_A_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    75 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    354 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    571 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Fri Apr 25 12:43:25 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyEndCap

******Begin verifyEndCap******
**ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> zoomBox -17.58350 30.64000 42.64500 104.17850
<CMD> zoomBox -12.45950 37.59450 38.73500 100.10250
<CMD> zoomBox -8.10350 43.50600 35.41150 96.63750
<CMD> zoomBox 1.42050 56.43100 28.14450 89.06100
<CMD> zoomBox 8.66550 66.17000 22.61600 83.20350
<CMD> zoomBox 11.26050 69.91050 19.82800 80.37150
<CMD> zoomBox 11.43550 70.64400 18.71800 79.53600
<CMD> zoomBox 11.71050 71.80500 16.97250 78.23000
<CMD> zoomBox 11.81800 72.25850 16.29100 77.72000
<CMD> zoomBox 12.05800 73.05800 15.29000 77.00450
<CMD> zoomBox 12.15150 73.37050 14.89900 76.72500
<CMD> zoomBox 12.35450 74.05800 14.04250 76.11900
<CMD> zoomBox 12.40300 74.22250 13.83800 75.97450
<CMD> zoomBox 12.44300 74.38250 13.66300 75.87200
<CMD> selectObject Pin MULT_TC_OP_g13815__4733/B
<CMD> deselectAll
<CMD> selectMarker 12.6600 75.2550 12.7400 75.3750 2 1 25
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
