// Seed: 1936286659
module module_0 (
    output id_0,
    output id_1
    , id_3,
    input logic id_2
);
  logic id_4 = 1;
  assign id_1 = id_3 != id_4;
endmodule
