# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 1050050440 # Weave simulation time
 time: # Simulator time breakdown
  init: 2181647804178
  bound: 5201084814
  weave: 1171228774
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 15373 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 153732295 # Simulated unhalted cycles
   cCycles: 35284086 # Cycles due to contention stalls
   instrs: 100002155 # Simulated instructions
   uops: 109167743 # Retired micro-ops
   bbls: 17939905 # Basic blocks
   approxInstrs: 0 # Instrs with approx uop decoding
   mispredBranches: 70549 # Mispredicted branches
   condBranches: 17939864 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 18292480 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 83 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 75 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 10292 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 27276956 # Filtered GETS hits
   fhGETX: 1840147 # Filtered GETX hits
   hGETS: 273955 # GETS hits
   hGETX: 1033957 # GETX hits
   mGETS: 2504640 # GETS misses
   mGETXIM: 14 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1535982 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 299585126 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2504723 # GETS misses
   mGETXIM: 14 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 579796 # Clean evictions (from lower level)
   PUTX: 388396 # Dirty evictions (from lower level)
   INV: 2244361 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 274548048 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 122133 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2382590 # GETS misses
   mGETXIM: 14 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 152901 # Clean evictions (from lower level)
   PUTX: 103830 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 214434360 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 595645 # Read requests
   wr: 235729 # Write requests
   rdlat: 79114954 # Total latency experienced by read requests
   wrlat: 32955805 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 586699
    14: 2403
    15: 488
    16: 175
    17: 1
    18: 1
    19: 0
    20: 0
    21: 2
    22: 7
    23: 15
    24: 19
    25: 108
    26: 176
    27: 370
    28: 477
    29: 294
    30: 189
    31: 248
    32: 450
    33: 289
    34: 407
    35: 357
    36: 291
    37: 298
    38: 405
    39: 278
    40: 337
    41: 400
    42: 379
    43: 64
    44: 11
    45: 2
    46: 3
    47: 1
    48: 1
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 595639 # Read requests
   wr: 234965 # Write requests
   rdlat: 79140671 # Total latency experienced by read requests
   wrlat: 32852790 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 585639
    14: 3578
    15: 350
    16: 129
    17: 0
    18: 0
    19: 3
    20: 0
    21: 8
    22: 14
    23: 24
    24: 26
    25: 121
    26: 197
    27: 361
    28: 417
    29: 314
    30: 207
    31: 229
    32: 514
    33: 336
    34: 350
    35: 351
    36: 316
    37: 278
    38: 353
    39: 266
    40: 378
    41: 440
    42: 357
    43: 53
    44: 13
    45: 7
    46: 10
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 595650 # Read requests
   wr: 234922 # Write requests
   rdlat: 79132247 # Total latency experienced by read requests
   wrlat: 32676252 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 586796
    14: 2434
    15: 334
    16: 141
    17: 0
    18: 0
    19: 4
    20: 1
    21: 11
    22: 17
    23: 29
    24: 36
    25: 95
    26: 174
    27: 378
    28: 439
    29: 313
    30: 214
    31: 226
    32: 480
    33: 329
    34: 398
    35: 343
    36: 307
    37: 296
    38: 377
    39: 290
    40: 342
    41: 415
    42: 348
    43: 61
    44: 10
    45: 6
    46: 6
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 595627 # Read requests
   wr: 234944 # Write requests
   rdlat: 79137144 # Total latency experienced by read requests
   wrlat: 32795234 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 1 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 585772
    14: 3539
    15: 187
    16: 273
    17: 0
    18: 0
    19: 7
    20: 4
    21: 6
    22: 16
    23: 17
    24: 17
    25: 119
    26: 182
    27: 395
    28: 452
    29: 299
    30: 202
    31: 223
    32: 425
    33: 322
    34: 358
    35: 353
    36: 293
    37: 273
    38: 353
    39: 289
    40: 369
    41: 443
    42: 343
    43: 66
    44: 14
    45: 7
    46: 9
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 15373
  rqSzHist: # Run queue size histogram
   0: 15373
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 153732295
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100002155
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
