 
****************************************
Report : qor
Design : SequentialAll
Version: U-2022.12-SP7
Date   : Sun Dec 24 19:01:43 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             187.00
  Critical Path Length:         69.84
  Critical Path Slack:           0.05
  Critical Path Clk Period:     70.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         38
  Hierarchical Port Count:       3777
  Leaf Cell Count:               8751
  Buf/Inv Cell Count:            1815
  Buf Cell Count:                 333
  Inv Cell Count:                1482
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8623
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    76211.712634
  Noncombinational Area:  3185.049561
  Buf/Inv Area:          10949.529821
  Total Buffer Area:          2754.66
  Total Inverter Area:        8194.87
  Macro/Black Box Area:      0.000000
  Net Area:               6963.198384
  -----------------------------------
  Cell Area:             79396.762195
  Design Area:           86359.960579


  Design Rules
  -----------------------------------
  Total Number of Nets:          9040
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.37
  Logic Optimization:                  7.64
  Mapping Optimization:               77.90
  -----------------------------------------
  Overall Compile Time:               88.67
  Overall Compile Wall Clock Time:    88.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
