# This is a makefile for a project

# Declare variables
CC = gcc
CFLAGS = -Wall -g
TARGET = myprogram
OBJS = main.o functions.o

# Specify targets and their dependencies
$(TARGET): $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o $(TARGET)

# Specify actions for each target
main.o: main.c functions.h
	$(CC) $(CFLAGS) -c main.c

functions.o: functions.c functions.h
	$(CC) $(CFLAGS) -c functions.c

# Specify a "clean" target to remove generated files
clean:
	rm -f $(OBJS) $(TARGET)

# Specify a "run" target to compile and run the program
run: $(TARGET)
	./$(TARGET)

# Specify a "help" target to display available targets and their descriptions
help:
	@echo "Targets:"
	@echo "  clean: removes generated files"
	@echo "  run: compiles and runs the program"
	@echo "  help: displays available targets and their descriptions"

# Specify the .PHONY target to prevent issues with files named like targets
.PHONY: clean run help