{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643316510975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643316510976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 16:48:30 2022 " "Processing started: Thu Jan 27 16:48:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643316510976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643316510976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off downcounter2 -c downcounter2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off downcounter2 -c downcounter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643316510976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643316511550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_std.vhd 2 0 " "Found 2 design units, including 0 entities, in source file dsf_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_std " "Found design unit 1: dsf_std" {  } { { "dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/dsf_std.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643316512055 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dsf_std-body " "Found design unit 2: dsf_std-body" {  } { { "dsf_std.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/dsf_std.vhd" 368 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643316512055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643316512055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcounter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file downcounter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 downcounter2-downcounter2_a " "Found design unit 1: downcounter2-downcounter2_a" {  } { { "downcounter2.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/downcounter2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643316512060 ""} { "Info" "ISGN_ENTITY_NAME" "1 downcounter2 " "Found entity 1: downcounter2" {  } { { "downcounter2.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/downcounter2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643316512060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643316512060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "downcounter2 " "Elaborating entity \"downcounter2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643316512102 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[0\]~reg0 q\[0\]~reg0_emulated q\[0\]~1 " "Register \"q\[0\]~reg0\" is converted into an equivalent circuit using register \"q\[0\]~reg0_emulated\" and latch \"q\[0\]~1\"" {  } { { "downcounter2.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/downcounter2.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1643316512446 "|downcounter2|q[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[1\]~reg0 q\[1\]~reg0_emulated q\[1\]~5 " "Register \"q\[1\]~reg0\" is converted into an equivalent circuit using register \"q\[1\]~reg0_emulated\" and latch \"q\[1\]~5\"" {  } { { "downcounter2.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/downcounter2.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1643316512446 "|downcounter2|q[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[2\]~reg0 q\[2\]~reg0_emulated q\[2\]~9 " "Register \"q\[2\]~reg0\" is converted into an equivalent circuit using register \"q\[2\]~reg0_emulated\" and latch \"q\[2\]~9\"" {  } { { "downcounter2.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/downcounter2.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1643316512446 "|downcounter2|q[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[3\]~reg0 q\[3\]~reg0_emulated q\[3\]~13 " "Register \"q\[3\]~reg0\" is converted into an equivalent circuit using register \"q\[3\]~reg0_emulated\" and latch \"q\[3\]~13\"" {  } { { "downcounter2.vhd" "" { Text "D:/HD - JOGOS/MeusProjetos/DIGITAL-ELETRONIC-II-ALL-DELIVERIES-/Delivery15/downcounter/downcounter2.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1643316512446 "|downcounter2|q[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1643316512446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643316512873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643316512873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643316512903 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643316512903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1643316512903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643316512903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643316512927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 16:48:32 2022 " "Processing ended: Thu Jan 27 16:48:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643316512927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643316512927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643316512927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643316512927 ""}
