
HCSR04_ECHO_PollingLib_Exemple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076b8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08007778  08007778  00008778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b7c  08007b7c  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007b7c  08007b7c  000091d4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007b7c  08007b7c  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b7c  08007b7c  00008b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b80  08007b80  00008b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007b84  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  200001d4  08007d58  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  08007d58  00009414  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c57d  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cbc  00000000  00000000  00015779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  00017438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000950  00000000  00000000  00018018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011269  00000000  00000000  00018968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e39d  00000000  00000000  00029bd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00066dda  00000000  00000000  00037f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009ed48  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b4c  00000000  00000000  0009ed8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000a28d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007760 	.word	0x08007760

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	08007760 	.word	0x08007760

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ffc5 	bl	80013cc <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff09 	bl	8001264 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ffb7 	bl	80013cc <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffad 	bl	80013cc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff33 	bl	80012ec <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff29 	bl	80012ec <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	b5c0      	push	{r6, r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	9000      	str	r0, [sp, #0]
 80004b6:	9101      	str	r1, [sp, #4]
 80004b8:	030e      	lsls	r6, r1, #12
 80004ba:	004c      	lsls	r4, r1, #1
 80004bc:	0fcd      	lsrs	r5, r1, #31
 80004be:	0a71      	lsrs	r1, r6, #9
 80004c0:	9e00      	ldr	r6, [sp, #0]
 80004c2:	005f      	lsls	r7, r3, #1
 80004c4:	0f76      	lsrs	r6, r6, #29
 80004c6:	430e      	orrs	r6, r1
 80004c8:	9900      	ldr	r1, [sp, #0]
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	00c9      	lsls	r1, r1, #3
 80004d0:	4689      	mov	r9, r1
 80004d2:	0319      	lsls	r1, r3, #12
 80004d4:	0d7b      	lsrs	r3, r7, #21
 80004d6:	4698      	mov	r8, r3
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	0a49      	lsrs	r1, r1, #9
 80004dc:	0fdb      	lsrs	r3, r3, #31
 80004de:	469c      	mov	ip, r3
 80004e0:	9b00      	ldr	r3, [sp, #0]
 80004e2:	9a00      	ldr	r2, [sp, #0]
 80004e4:	0f5b      	lsrs	r3, r3, #29
 80004e6:	430b      	orrs	r3, r1
 80004e8:	4641      	mov	r1, r8
 80004ea:	0d64      	lsrs	r4, r4, #21
 80004ec:	00d2      	lsls	r2, r2, #3
 80004ee:	1a61      	subs	r1, r4, r1
 80004f0:	4565      	cmp	r5, ip
 80004f2:	d100      	bne.n	80004f6 <__aeabi_dadd+0x4e>
 80004f4:	e0a6      	b.n	8000644 <__aeabi_dadd+0x19c>
 80004f6:	2900      	cmp	r1, #0
 80004f8:	dd72      	ble.n	80005e0 <__aeabi_dadd+0x138>
 80004fa:	4647      	mov	r7, r8
 80004fc:	2f00      	cmp	r7, #0
 80004fe:	d100      	bne.n	8000502 <__aeabi_dadd+0x5a>
 8000500:	e0dd      	b.n	80006be <__aeabi_dadd+0x216>
 8000502:	4fcc      	ldr	r7, [pc, #816]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000504:	42bc      	cmp	r4, r7
 8000506:	d100      	bne.n	800050a <__aeabi_dadd+0x62>
 8000508:	e19a      	b.n	8000840 <__aeabi_dadd+0x398>
 800050a:	2701      	movs	r7, #1
 800050c:	2938      	cmp	r1, #56	@ 0x38
 800050e:	dc17      	bgt.n	8000540 <__aeabi_dadd+0x98>
 8000510:	2780      	movs	r7, #128	@ 0x80
 8000512:	043f      	lsls	r7, r7, #16
 8000514:	433b      	orrs	r3, r7
 8000516:	291f      	cmp	r1, #31
 8000518:	dd00      	ble.n	800051c <__aeabi_dadd+0x74>
 800051a:	e1dd      	b.n	80008d8 <__aeabi_dadd+0x430>
 800051c:	2720      	movs	r7, #32
 800051e:	1a78      	subs	r0, r7, r1
 8000520:	001f      	movs	r7, r3
 8000522:	4087      	lsls	r7, r0
 8000524:	46ba      	mov	sl, r7
 8000526:	0017      	movs	r7, r2
 8000528:	40cf      	lsrs	r7, r1
 800052a:	4684      	mov	ip, r0
 800052c:	0038      	movs	r0, r7
 800052e:	4657      	mov	r7, sl
 8000530:	4307      	orrs	r7, r0
 8000532:	4660      	mov	r0, ip
 8000534:	4082      	lsls	r2, r0
 8000536:	40cb      	lsrs	r3, r1
 8000538:	1e50      	subs	r0, r2, #1
 800053a:	4182      	sbcs	r2, r0
 800053c:	1af6      	subs	r6, r6, r3
 800053e:	4317      	orrs	r7, r2
 8000540:	464b      	mov	r3, r9
 8000542:	1bdf      	subs	r7, r3, r7
 8000544:	45b9      	cmp	r9, r7
 8000546:	4180      	sbcs	r0, r0
 8000548:	4240      	negs	r0, r0
 800054a:	1a36      	subs	r6, r6, r0
 800054c:	0233      	lsls	r3, r6, #8
 800054e:	d400      	bmi.n	8000552 <__aeabi_dadd+0xaa>
 8000550:	e0ff      	b.n	8000752 <__aeabi_dadd+0x2aa>
 8000552:	0276      	lsls	r6, r6, #9
 8000554:	0a76      	lsrs	r6, r6, #9
 8000556:	2e00      	cmp	r6, #0
 8000558:	d100      	bne.n	800055c <__aeabi_dadd+0xb4>
 800055a:	e13c      	b.n	80007d6 <__aeabi_dadd+0x32e>
 800055c:	0030      	movs	r0, r6
 800055e:	f001 ff43 	bl	80023e8 <__clzsi2>
 8000562:	0003      	movs	r3, r0
 8000564:	3b08      	subs	r3, #8
 8000566:	2120      	movs	r1, #32
 8000568:	0038      	movs	r0, r7
 800056a:	1aca      	subs	r2, r1, r3
 800056c:	40d0      	lsrs	r0, r2
 800056e:	409e      	lsls	r6, r3
 8000570:	0002      	movs	r2, r0
 8000572:	409f      	lsls	r7, r3
 8000574:	4332      	orrs	r2, r6
 8000576:	429c      	cmp	r4, r3
 8000578:	dd00      	ble.n	800057c <__aeabi_dadd+0xd4>
 800057a:	e1a6      	b.n	80008ca <__aeabi_dadd+0x422>
 800057c:	1b18      	subs	r0, r3, r4
 800057e:	3001      	adds	r0, #1
 8000580:	1a09      	subs	r1, r1, r0
 8000582:	003e      	movs	r6, r7
 8000584:	408f      	lsls	r7, r1
 8000586:	40c6      	lsrs	r6, r0
 8000588:	1e7b      	subs	r3, r7, #1
 800058a:	419f      	sbcs	r7, r3
 800058c:	0013      	movs	r3, r2
 800058e:	408b      	lsls	r3, r1
 8000590:	4337      	orrs	r7, r6
 8000592:	431f      	orrs	r7, r3
 8000594:	40c2      	lsrs	r2, r0
 8000596:	003b      	movs	r3, r7
 8000598:	0016      	movs	r6, r2
 800059a:	2400      	movs	r4, #0
 800059c:	4313      	orrs	r3, r2
 800059e:	d100      	bne.n	80005a2 <__aeabi_dadd+0xfa>
 80005a0:	e1df      	b.n	8000962 <__aeabi_dadd+0x4ba>
 80005a2:	077b      	lsls	r3, r7, #29
 80005a4:	d100      	bne.n	80005a8 <__aeabi_dadd+0x100>
 80005a6:	e332      	b.n	8000c0e <__aeabi_dadd+0x766>
 80005a8:	230f      	movs	r3, #15
 80005aa:	003a      	movs	r2, r7
 80005ac:	403b      	ands	r3, r7
 80005ae:	2b04      	cmp	r3, #4
 80005b0:	d004      	beq.n	80005bc <__aeabi_dadd+0x114>
 80005b2:	1d3a      	adds	r2, r7, #4
 80005b4:	42ba      	cmp	r2, r7
 80005b6:	41bf      	sbcs	r7, r7
 80005b8:	427f      	negs	r7, r7
 80005ba:	19f6      	adds	r6, r6, r7
 80005bc:	0233      	lsls	r3, r6, #8
 80005be:	d400      	bmi.n	80005c2 <__aeabi_dadd+0x11a>
 80005c0:	e323      	b.n	8000c0a <__aeabi_dadd+0x762>
 80005c2:	4b9c      	ldr	r3, [pc, #624]	@ (8000834 <__aeabi_dadd+0x38c>)
 80005c4:	3401      	adds	r4, #1
 80005c6:	429c      	cmp	r4, r3
 80005c8:	d100      	bne.n	80005cc <__aeabi_dadd+0x124>
 80005ca:	e0b4      	b.n	8000736 <__aeabi_dadd+0x28e>
 80005cc:	4b9a      	ldr	r3, [pc, #616]	@ (8000838 <__aeabi_dadd+0x390>)
 80005ce:	0564      	lsls	r4, r4, #21
 80005d0:	401e      	ands	r6, r3
 80005d2:	0d64      	lsrs	r4, r4, #21
 80005d4:	0777      	lsls	r7, r6, #29
 80005d6:	08d2      	lsrs	r2, r2, #3
 80005d8:	0276      	lsls	r6, r6, #9
 80005da:	4317      	orrs	r7, r2
 80005dc:	0b36      	lsrs	r6, r6, #12
 80005de:	e0ac      	b.n	800073a <__aeabi_dadd+0x292>
 80005e0:	2900      	cmp	r1, #0
 80005e2:	d100      	bne.n	80005e6 <__aeabi_dadd+0x13e>
 80005e4:	e07e      	b.n	80006e4 <__aeabi_dadd+0x23c>
 80005e6:	4641      	mov	r1, r8
 80005e8:	1b09      	subs	r1, r1, r4
 80005ea:	2c00      	cmp	r4, #0
 80005ec:	d000      	beq.n	80005f0 <__aeabi_dadd+0x148>
 80005ee:	e160      	b.n	80008b2 <__aeabi_dadd+0x40a>
 80005f0:	0034      	movs	r4, r6
 80005f2:	4648      	mov	r0, r9
 80005f4:	4304      	orrs	r4, r0
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x152>
 80005f8:	e1c9      	b.n	800098e <__aeabi_dadd+0x4e6>
 80005fa:	1e4c      	subs	r4, r1, #1
 80005fc:	2901      	cmp	r1, #1
 80005fe:	d100      	bne.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e22e      	b.n	8000a60 <__aeabi_dadd+0x5b8>
 8000602:	4d8c      	ldr	r5, [pc, #560]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000604:	42a9      	cmp	r1, r5
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e224      	b.n	8000a54 <__aeabi_dadd+0x5ac>
 800060a:	2701      	movs	r7, #1
 800060c:	2c38      	cmp	r4, #56	@ 0x38
 800060e:	dc11      	bgt.n	8000634 <__aeabi_dadd+0x18c>
 8000610:	0021      	movs	r1, r4
 8000612:	291f      	cmp	r1, #31
 8000614:	dd00      	ble.n	8000618 <__aeabi_dadd+0x170>
 8000616:	e20b      	b.n	8000a30 <__aeabi_dadd+0x588>
 8000618:	2420      	movs	r4, #32
 800061a:	0037      	movs	r7, r6
 800061c:	4648      	mov	r0, r9
 800061e:	1a64      	subs	r4, r4, r1
 8000620:	40a7      	lsls	r7, r4
 8000622:	40c8      	lsrs	r0, r1
 8000624:	4307      	orrs	r7, r0
 8000626:	4648      	mov	r0, r9
 8000628:	40a0      	lsls	r0, r4
 800062a:	40ce      	lsrs	r6, r1
 800062c:	1e44      	subs	r4, r0, #1
 800062e:	41a0      	sbcs	r0, r4
 8000630:	1b9b      	subs	r3, r3, r6
 8000632:	4307      	orrs	r7, r0
 8000634:	1bd7      	subs	r7, r2, r7
 8000636:	42ba      	cmp	r2, r7
 8000638:	4192      	sbcs	r2, r2
 800063a:	4252      	negs	r2, r2
 800063c:	4665      	mov	r5, ip
 800063e:	4644      	mov	r4, r8
 8000640:	1a9e      	subs	r6, r3, r2
 8000642:	e783      	b.n	800054c <__aeabi_dadd+0xa4>
 8000644:	2900      	cmp	r1, #0
 8000646:	dc00      	bgt.n	800064a <__aeabi_dadd+0x1a2>
 8000648:	e09c      	b.n	8000784 <__aeabi_dadd+0x2dc>
 800064a:	4647      	mov	r7, r8
 800064c:	2f00      	cmp	r7, #0
 800064e:	d167      	bne.n	8000720 <__aeabi_dadd+0x278>
 8000650:	001f      	movs	r7, r3
 8000652:	4317      	orrs	r7, r2
 8000654:	d100      	bne.n	8000658 <__aeabi_dadd+0x1b0>
 8000656:	e0e4      	b.n	8000822 <__aeabi_dadd+0x37a>
 8000658:	1e48      	subs	r0, r1, #1
 800065a:	2901      	cmp	r1, #1
 800065c:	d100      	bne.n	8000660 <__aeabi_dadd+0x1b8>
 800065e:	e19b      	b.n	8000998 <__aeabi_dadd+0x4f0>
 8000660:	4f74      	ldr	r7, [pc, #464]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000662:	42b9      	cmp	r1, r7
 8000664:	d100      	bne.n	8000668 <__aeabi_dadd+0x1c0>
 8000666:	e0eb      	b.n	8000840 <__aeabi_dadd+0x398>
 8000668:	2701      	movs	r7, #1
 800066a:	0001      	movs	r1, r0
 800066c:	2838      	cmp	r0, #56	@ 0x38
 800066e:	dc11      	bgt.n	8000694 <__aeabi_dadd+0x1ec>
 8000670:	291f      	cmp	r1, #31
 8000672:	dd00      	ble.n	8000676 <__aeabi_dadd+0x1ce>
 8000674:	e1c7      	b.n	8000a06 <__aeabi_dadd+0x55e>
 8000676:	2720      	movs	r7, #32
 8000678:	1a78      	subs	r0, r7, r1
 800067a:	001f      	movs	r7, r3
 800067c:	4684      	mov	ip, r0
 800067e:	4087      	lsls	r7, r0
 8000680:	0010      	movs	r0, r2
 8000682:	40c8      	lsrs	r0, r1
 8000684:	4307      	orrs	r7, r0
 8000686:	4660      	mov	r0, ip
 8000688:	4082      	lsls	r2, r0
 800068a:	40cb      	lsrs	r3, r1
 800068c:	1e50      	subs	r0, r2, #1
 800068e:	4182      	sbcs	r2, r0
 8000690:	18f6      	adds	r6, r6, r3
 8000692:	4317      	orrs	r7, r2
 8000694:	444f      	add	r7, r9
 8000696:	454f      	cmp	r7, r9
 8000698:	4180      	sbcs	r0, r0
 800069a:	4240      	negs	r0, r0
 800069c:	1836      	adds	r6, r6, r0
 800069e:	0233      	lsls	r3, r6, #8
 80006a0:	d557      	bpl.n	8000752 <__aeabi_dadd+0x2aa>
 80006a2:	4b64      	ldr	r3, [pc, #400]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006a4:	3401      	adds	r4, #1
 80006a6:	429c      	cmp	r4, r3
 80006a8:	d045      	beq.n	8000736 <__aeabi_dadd+0x28e>
 80006aa:	2101      	movs	r1, #1
 80006ac:	4b62      	ldr	r3, [pc, #392]	@ (8000838 <__aeabi_dadd+0x390>)
 80006ae:	087a      	lsrs	r2, r7, #1
 80006b0:	401e      	ands	r6, r3
 80006b2:	4039      	ands	r1, r7
 80006b4:	430a      	orrs	r2, r1
 80006b6:	07f7      	lsls	r7, r6, #31
 80006b8:	4317      	orrs	r7, r2
 80006ba:	0876      	lsrs	r6, r6, #1
 80006bc:	e771      	b.n	80005a2 <__aeabi_dadd+0xfa>
 80006be:	001f      	movs	r7, r3
 80006c0:	4317      	orrs	r7, r2
 80006c2:	d100      	bne.n	80006c6 <__aeabi_dadd+0x21e>
 80006c4:	e0ad      	b.n	8000822 <__aeabi_dadd+0x37a>
 80006c6:	1e4f      	subs	r7, r1, #1
 80006c8:	46bc      	mov	ip, r7
 80006ca:	2901      	cmp	r1, #1
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e182      	b.n	80009d6 <__aeabi_dadd+0x52e>
 80006d0:	4f58      	ldr	r7, [pc, #352]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006d2:	42b9      	cmp	r1, r7
 80006d4:	d100      	bne.n	80006d8 <__aeabi_dadd+0x230>
 80006d6:	e190      	b.n	80009fa <__aeabi_dadd+0x552>
 80006d8:	4661      	mov	r1, ip
 80006da:	2701      	movs	r7, #1
 80006dc:	2938      	cmp	r1, #56	@ 0x38
 80006de:	dd00      	ble.n	80006e2 <__aeabi_dadd+0x23a>
 80006e0:	e72e      	b.n	8000540 <__aeabi_dadd+0x98>
 80006e2:	e718      	b.n	8000516 <__aeabi_dadd+0x6e>
 80006e4:	4f55      	ldr	r7, [pc, #340]	@ (800083c <__aeabi_dadd+0x394>)
 80006e6:	1c61      	adds	r1, r4, #1
 80006e8:	4239      	tst	r1, r7
 80006ea:	d000      	beq.n	80006ee <__aeabi_dadd+0x246>
 80006ec:	e0d0      	b.n	8000890 <__aeabi_dadd+0x3e8>
 80006ee:	0031      	movs	r1, r6
 80006f0:	4648      	mov	r0, r9
 80006f2:	001f      	movs	r7, r3
 80006f4:	4301      	orrs	r1, r0
 80006f6:	4317      	orrs	r7, r2
 80006f8:	2c00      	cmp	r4, #0
 80006fa:	d000      	beq.n	80006fe <__aeabi_dadd+0x256>
 80006fc:	e13d      	b.n	800097a <__aeabi_dadd+0x4d2>
 80006fe:	2900      	cmp	r1, #0
 8000700:	d100      	bne.n	8000704 <__aeabi_dadd+0x25c>
 8000702:	e1bc      	b.n	8000a7e <__aeabi_dadd+0x5d6>
 8000704:	2f00      	cmp	r7, #0
 8000706:	d000      	beq.n	800070a <__aeabi_dadd+0x262>
 8000708:	e1bf      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 800070a:	464b      	mov	r3, r9
 800070c:	2100      	movs	r1, #0
 800070e:	08d8      	lsrs	r0, r3, #3
 8000710:	0777      	lsls	r7, r6, #29
 8000712:	4307      	orrs	r7, r0
 8000714:	08f0      	lsrs	r0, r6, #3
 8000716:	0306      	lsls	r6, r0, #12
 8000718:	054c      	lsls	r4, r1, #21
 800071a:	0b36      	lsrs	r6, r6, #12
 800071c:	0d64      	lsrs	r4, r4, #21
 800071e:	e00c      	b.n	800073a <__aeabi_dadd+0x292>
 8000720:	4f44      	ldr	r7, [pc, #272]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000722:	42bc      	cmp	r4, r7
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x280>
 8000726:	e08b      	b.n	8000840 <__aeabi_dadd+0x398>
 8000728:	2701      	movs	r7, #1
 800072a:	2938      	cmp	r1, #56	@ 0x38
 800072c:	dcb2      	bgt.n	8000694 <__aeabi_dadd+0x1ec>
 800072e:	2780      	movs	r7, #128	@ 0x80
 8000730:	043f      	lsls	r7, r7, #16
 8000732:	433b      	orrs	r3, r7
 8000734:	e79c      	b.n	8000670 <__aeabi_dadd+0x1c8>
 8000736:	2600      	movs	r6, #0
 8000738:	2700      	movs	r7, #0
 800073a:	0524      	lsls	r4, r4, #20
 800073c:	4334      	orrs	r4, r6
 800073e:	07ed      	lsls	r5, r5, #31
 8000740:	432c      	orrs	r4, r5
 8000742:	0038      	movs	r0, r7
 8000744:	0021      	movs	r1, r4
 8000746:	b002      	add	sp, #8
 8000748:	bce0      	pop	{r5, r6, r7}
 800074a:	46ba      	mov	sl, r7
 800074c:	46b1      	mov	r9, r6
 800074e:	46a8      	mov	r8, r5
 8000750:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000752:	077b      	lsls	r3, r7, #29
 8000754:	d004      	beq.n	8000760 <__aeabi_dadd+0x2b8>
 8000756:	230f      	movs	r3, #15
 8000758:	403b      	ands	r3, r7
 800075a:	2b04      	cmp	r3, #4
 800075c:	d000      	beq.n	8000760 <__aeabi_dadd+0x2b8>
 800075e:	e728      	b.n	80005b2 <__aeabi_dadd+0x10a>
 8000760:	08f8      	lsrs	r0, r7, #3
 8000762:	4b34      	ldr	r3, [pc, #208]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000764:	0777      	lsls	r7, r6, #29
 8000766:	4307      	orrs	r7, r0
 8000768:	08f0      	lsrs	r0, r6, #3
 800076a:	429c      	cmp	r4, r3
 800076c:	d000      	beq.n	8000770 <__aeabi_dadd+0x2c8>
 800076e:	e24a      	b.n	8000c06 <__aeabi_dadd+0x75e>
 8000770:	003b      	movs	r3, r7
 8000772:	4303      	orrs	r3, r0
 8000774:	d059      	beq.n	800082a <__aeabi_dadd+0x382>
 8000776:	2680      	movs	r6, #128	@ 0x80
 8000778:	0336      	lsls	r6, r6, #12
 800077a:	4306      	orrs	r6, r0
 800077c:	0336      	lsls	r6, r6, #12
 800077e:	4c2d      	ldr	r4, [pc, #180]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000780:	0b36      	lsrs	r6, r6, #12
 8000782:	e7da      	b.n	800073a <__aeabi_dadd+0x292>
 8000784:	2900      	cmp	r1, #0
 8000786:	d061      	beq.n	800084c <__aeabi_dadd+0x3a4>
 8000788:	4641      	mov	r1, r8
 800078a:	1b09      	subs	r1, r1, r4
 800078c:	2c00      	cmp	r4, #0
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0x2ea>
 8000790:	e0b9      	b.n	8000906 <__aeabi_dadd+0x45e>
 8000792:	4c28      	ldr	r4, [pc, #160]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000794:	45a0      	cmp	r8, r4
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x2f2>
 8000798:	e1a5      	b.n	8000ae6 <__aeabi_dadd+0x63e>
 800079a:	2701      	movs	r7, #1
 800079c:	2938      	cmp	r1, #56	@ 0x38
 800079e:	dc13      	bgt.n	80007c8 <__aeabi_dadd+0x320>
 80007a0:	2480      	movs	r4, #128	@ 0x80
 80007a2:	0424      	lsls	r4, r4, #16
 80007a4:	4326      	orrs	r6, r4
 80007a6:	291f      	cmp	r1, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0x304>
 80007aa:	e1c8      	b.n	8000b3e <__aeabi_dadd+0x696>
 80007ac:	2420      	movs	r4, #32
 80007ae:	0037      	movs	r7, r6
 80007b0:	4648      	mov	r0, r9
 80007b2:	1a64      	subs	r4, r4, r1
 80007b4:	40a7      	lsls	r7, r4
 80007b6:	40c8      	lsrs	r0, r1
 80007b8:	4307      	orrs	r7, r0
 80007ba:	4648      	mov	r0, r9
 80007bc:	40a0      	lsls	r0, r4
 80007be:	40ce      	lsrs	r6, r1
 80007c0:	1e44      	subs	r4, r0, #1
 80007c2:	41a0      	sbcs	r0, r4
 80007c4:	199b      	adds	r3, r3, r6
 80007c6:	4307      	orrs	r7, r0
 80007c8:	18bf      	adds	r7, r7, r2
 80007ca:	4297      	cmp	r7, r2
 80007cc:	4192      	sbcs	r2, r2
 80007ce:	4252      	negs	r2, r2
 80007d0:	4644      	mov	r4, r8
 80007d2:	18d6      	adds	r6, r2, r3
 80007d4:	e763      	b.n	800069e <__aeabi_dadd+0x1f6>
 80007d6:	0038      	movs	r0, r7
 80007d8:	f001 fe06 	bl	80023e8 <__clzsi2>
 80007dc:	0003      	movs	r3, r0
 80007de:	3318      	adds	r3, #24
 80007e0:	2b1f      	cmp	r3, #31
 80007e2:	dc00      	bgt.n	80007e6 <__aeabi_dadd+0x33e>
 80007e4:	e6bf      	b.n	8000566 <__aeabi_dadd+0xbe>
 80007e6:	003a      	movs	r2, r7
 80007e8:	3808      	subs	r0, #8
 80007ea:	4082      	lsls	r2, r0
 80007ec:	429c      	cmp	r4, r3
 80007ee:	dd00      	ble.n	80007f2 <__aeabi_dadd+0x34a>
 80007f0:	e083      	b.n	80008fa <__aeabi_dadd+0x452>
 80007f2:	1b1b      	subs	r3, r3, r4
 80007f4:	1c58      	adds	r0, r3, #1
 80007f6:	281f      	cmp	r0, #31
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x354>
 80007fa:	e1b4      	b.n	8000b66 <__aeabi_dadd+0x6be>
 80007fc:	0017      	movs	r7, r2
 80007fe:	3b1f      	subs	r3, #31
 8000800:	40df      	lsrs	r7, r3
 8000802:	2820      	cmp	r0, #32
 8000804:	d005      	beq.n	8000812 <__aeabi_dadd+0x36a>
 8000806:	2340      	movs	r3, #64	@ 0x40
 8000808:	1a1b      	subs	r3, r3, r0
 800080a:	409a      	lsls	r2, r3
 800080c:	1e53      	subs	r3, r2, #1
 800080e:	419a      	sbcs	r2, r3
 8000810:	4317      	orrs	r7, r2
 8000812:	2400      	movs	r4, #0
 8000814:	2f00      	cmp	r7, #0
 8000816:	d00a      	beq.n	800082e <__aeabi_dadd+0x386>
 8000818:	077b      	lsls	r3, r7, #29
 800081a:	d000      	beq.n	800081e <__aeabi_dadd+0x376>
 800081c:	e6c4      	b.n	80005a8 <__aeabi_dadd+0x100>
 800081e:	0026      	movs	r6, r4
 8000820:	e79e      	b.n	8000760 <__aeabi_dadd+0x2b8>
 8000822:	464b      	mov	r3, r9
 8000824:	000c      	movs	r4, r1
 8000826:	08d8      	lsrs	r0, r3, #3
 8000828:	e79b      	b.n	8000762 <__aeabi_dadd+0x2ba>
 800082a:	2700      	movs	r7, #0
 800082c:	4c01      	ldr	r4, [pc, #4]	@ (8000834 <__aeabi_dadd+0x38c>)
 800082e:	2600      	movs	r6, #0
 8000830:	e783      	b.n	800073a <__aeabi_dadd+0x292>
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	000007ff 	.word	0x000007ff
 8000838:	ff7fffff 	.word	0xff7fffff
 800083c:	000007fe 	.word	0x000007fe
 8000840:	464b      	mov	r3, r9
 8000842:	0777      	lsls	r7, r6, #29
 8000844:	08d8      	lsrs	r0, r3, #3
 8000846:	4307      	orrs	r7, r0
 8000848:	08f0      	lsrs	r0, r6, #3
 800084a:	e791      	b.n	8000770 <__aeabi_dadd+0x2c8>
 800084c:	4fcd      	ldr	r7, [pc, #820]	@ (8000b84 <__aeabi_dadd+0x6dc>)
 800084e:	1c61      	adds	r1, r4, #1
 8000850:	4239      	tst	r1, r7
 8000852:	d16b      	bne.n	800092c <__aeabi_dadd+0x484>
 8000854:	0031      	movs	r1, r6
 8000856:	4648      	mov	r0, r9
 8000858:	4301      	orrs	r1, r0
 800085a:	2c00      	cmp	r4, #0
 800085c:	d000      	beq.n	8000860 <__aeabi_dadd+0x3b8>
 800085e:	e14b      	b.n	8000af8 <__aeabi_dadd+0x650>
 8000860:	001f      	movs	r7, r3
 8000862:	4317      	orrs	r7, r2
 8000864:	2900      	cmp	r1, #0
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x3c2>
 8000868:	e181      	b.n	8000b6e <__aeabi_dadd+0x6c6>
 800086a:	2f00      	cmp	r7, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_dadd+0x3c8>
 800086e:	e74c      	b.n	800070a <__aeabi_dadd+0x262>
 8000870:	444a      	add	r2, r9
 8000872:	454a      	cmp	r2, r9
 8000874:	4180      	sbcs	r0, r0
 8000876:	18f6      	adds	r6, r6, r3
 8000878:	4240      	negs	r0, r0
 800087a:	1836      	adds	r6, r6, r0
 800087c:	0233      	lsls	r3, r6, #8
 800087e:	d500      	bpl.n	8000882 <__aeabi_dadd+0x3da>
 8000880:	e1b0      	b.n	8000be4 <__aeabi_dadd+0x73c>
 8000882:	0017      	movs	r7, r2
 8000884:	4691      	mov	r9, r2
 8000886:	4337      	orrs	r7, r6
 8000888:	d000      	beq.n	800088c <__aeabi_dadd+0x3e4>
 800088a:	e73e      	b.n	800070a <__aeabi_dadd+0x262>
 800088c:	2600      	movs	r6, #0
 800088e:	e754      	b.n	800073a <__aeabi_dadd+0x292>
 8000890:	4649      	mov	r1, r9
 8000892:	1a89      	subs	r1, r1, r2
 8000894:	4688      	mov	r8, r1
 8000896:	45c1      	cmp	r9, r8
 8000898:	41bf      	sbcs	r7, r7
 800089a:	1af1      	subs	r1, r6, r3
 800089c:	427f      	negs	r7, r7
 800089e:	1bc9      	subs	r1, r1, r7
 80008a0:	020f      	lsls	r7, r1, #8
 80008a2:	d461      	bmi.n	8000968 <__aeabi_dadd+0x4c0>
 80008a4:	4647      	mov	r7, r8
 80008a6:	430f      	orrs	r7, r1
 80008a8:	d100      	bne.n	80008ac <__aeabi_dadd+0x404>
 80008aa:	e0bd      	b.n	8000a28 <__aeabi_dadd+0x580>
 80008ac:	000e      	movs	r6, r1
 80008ae:	4647      	mov	r7, r8
 80008b0:	e651      	b.n	8000556 <__aeabi_dadd+0xae>
 80008b2:	4cb5      	ldr	r4, [pc, #724]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 80008b4:	45a0      	cmp	r8, r4
 80008b6:	d100      	bne.n	80008ba <__aeabi_dadd+0x412>
 80008b8:	e100      	b.n	8000abc <__aeabi_dadd+0x614>
 80008ba:	2701      	movs	r7, #1
 80008bc:	2938      	cmp	r1, #56	@ 0x38
 80008be:	dd00      	ble.n	80008c2 <__aeabi_dadd+0x41a>
 80008c0:	e6b8      	b.n	8000634 <__aeabi_dadd+0x18c>
 80008c2:	2480      	movs	r4, #128	@ 0x80
 80008c4:	0424      	lsls	r4, r4, #16
 80008c6:	4326      	orrs	r6, r4
 80008c8:	e6a3      	b.n	8000612 <__aeabi_dadd+0x16a>
 80008ca:	4eb0      	ldr	r6, [pc, #704]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80008cc:	1ae4      	subs	r4, r4, r3
 80008ce:	4016      	ands	r6, r2
 80008d0:	077b      	lsls	r3, r7, #29
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x42e>
 80008d4:	e73f      	b.n	8000756 <__aeabi_dadd+0x2ae>
 80008d6:	e743      	b.n	8000760 <__aeabi_dadd+0x2b8>
 80008d8:	000f      	movs	r7, r1
 80008da:	0018      	movs	r0, r3
 80008dc:	3f20      	subs	r7, #32
 80008de:	40f8      	lsrs	r0, r7
 80008e0:	4684      	mov	ip, r0
 80008e2:	2920      	cmp	r1, #32
 80008e4:	d003      	beq.n	80008ee <__aeabi_dadd+0x446>
 80008e6:	2740      	movs	r7, #64	@ 0x40
 80008e8:	1a79      	subs	r1, r7, r1
 80008ea:	408b      	lsls	r3, r1
 80008ec:	431a      	orrs	r2, r3
 80008ee:	1e53      	subs	r3, r2, #1
 80008f0:	419a      	sbcs	r2, r3
 80008f2:	4663      	mov	r3, ip
 80008f4:	0017      	movs	r7, r2
 80008f6:	431f      	orrs	r7, r3
 80008f8:	e622      	b.n	8000540 <__aeabi_dadd+0x98>
 80008fa:	48a4      	ldr	r0, [pc, #656]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80008fc:	1ae1      	subs	r1, r4, r3
 80008fe:	4010      	ands	r0, r2
 8000900:	0747      	lsls	r7, r0, #29
 8000902:	08c0      	lsrs	r0, r0, #3
 8000904:	e707      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000906:	0034      	movs	r4, r6
 8000908:	4648      	mov	r0, r9
 800090a:	4304      	orrs	r4, r0
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x468>
 800090e:	e0fa      	b.n	8000b06 <__aeabi_dadd+0x65e>
 8000910:	1e4c      	subs	r4, r1, #1
 8000912:	2901      	cmp	r1, #1
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x470>
 8000916:	e0d7      	b.n	8000ac8 <__aeabi_dadd+0x620>
 8000918:	4f9b      	ldr	r7, [pc, #620]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800091a:	42b9      	cmp	r1, r7
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x478>
 800091e:	e0e2      	b.n	8000ae6 <__aeabi_dadd+0x63e>
 8000920:	2701      	movs	r7, #1
 8000922:	2c38      	cmp	r4, #56	@ 0x38
 8000924:	dd00      	ble.n	8000928 <__aeabi_dadd+0x480>
 8000926:	e74f      	b.n	80007c8 <__aeabi_dadd+0x320>
 8000928:	0021      	movs	r1, r4
 800092a:	e73c      	b.n	80007a6 <__aeabi_dadd+0x2fe>
 800092c:	4c96      	ldr	r4, [pc, #600]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800092e:	42a1      	cmp	r1, r4
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x48c>
 8000932:	e0dd      	b.n	8000af0 <__aeabi_dadd+0x648>
 8000934:	444a      	add	r2, r9
 8000936:	454a      	cmp	r2, r9
 8000938:	4180      	sbcs	r0, r0
 800093a:	18f3      	adds	r3, r6, r3
 800093c:	4240      	negs	r0, r0
 800093e:	1818      	adds	r0, r3, r0
 8000940:	07c7      	lsls	r7, r0, #31
 8000942:	0852      	lsrs	r2, r2, #1
 8000944:	4317      	orrs	r7, r2
 8000946:	0846      	lsrs	r6, r0, #1
 8000948:	0752      	lsls	r2, r2, #29
 800094a:	d005      	beq.n	8000958 <__aeabi_dadd+0x4b0>
 800094c:	220f      	movs	r2, #15
 800094e:	000c      	movs	r4, r1
 8000950:	403a      	ands	r2, r7
 8000952:	2a04      	cmp	r2, #4
 8000954:	d000      	beq.n	8000958 <__aeabi_dadd+0x4b0>
 8000956:	e62c      	b.n	80005b2 <__aeabi_dadd+0x10a>
 8000958:	0776      	lsls	r6, r6, #29
 800095a:	08ff      	lsrs	r7, r7, #3
 800095c:	4337      	orrs	r7, r6
 800095e:	0900      	lsrs	r0, r0, #4
 8000960:	e6d9      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000962:	2700      	movs	r7, #0
 8000964:	2600      	movs	r6, #0
 8000966:	e6e8      	b.n	800073a <__aeabi_dadd+0x292>
 8000968:	4649      	mov	r1, r9
 800096a:	1a57      	subs	r7, r2, r1
 800096c:	42ba      	cmp	r2, r7
 800096e:	4192      	sbcs	r2, r2
 8000970:	1b9e      	subs	r6, r3, r6
 8000972:	4252      	negs	r2, r2
 8000974:	4665      	mov	r5, ip
 8000976:	1ab6      	subs	r6, r6, r2
 8000978:	e5ed      	b.n	8000556 <__aeabi_dadd+0xae>
 800097a:	2900      	cmp	r1, #0
 800097c:	d000      	beq.n	8000980 <__aeabi_dadd+0x4d8>
 800097e:	e0c6      	b.n	8000b0e <__aeabi_dadd+0x666>
 8000980:	2f00      	cmp	r7, #0
 8000982:	d167      	bne.n	8000a54 <__aeabi_dadd+0x5ac>
 8000984:	2680      	movs	r6, #128	@ 0x80
 8000986:	2500      	movs	r5, #0
 8000988:	4c7f      	ldr	r4, [pc, #508]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800098a:	0336      	lsls	r6, r6, #12
 800098c:	e6d5      	b.n	800073a <__aeabi_dadd+0x292>
 800098e:	4665      	mov	r5, ip
 8000990:	000c      	movs	r4, r1
 8000992:	001e      	movs	r6, r3
 8000994:	08d0      	lsrs	r0, r2, #3
 8000996:	e6e4      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000998:	444a      	add	r2, r9
 800099a:	454a      	cmp	r2, r9
 800099c:	4180      	sbcs	r0, r0
 800099e:	18f3      	adds	r3, r6, r3
 80009a0:	4240      	negs	r0, r0
 80009a2:	1818      	adds	r0, r3, r0
 80009a4:	0011      	movs	r1, r2
 80009a6:	0203      	lsls	r3, r0, #8
 80009a8:	d400      	bmi.n	80009ac <__aeabi_dadd+0x504>
 80009aa:	e096      	b.n	8000ada <__aeabi_dadd+0x632>
 80009ac:	4b77      	ldr	r3, [pc, #476]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80009ae:	0849      	lsrs	r1, r1, #1
 80009b0:	4018      	ands	r0, r3
 80009b2:	07c3      	lsls	r3, r0, #31
 80009b4:	430b      	orrs	r3, r1
 80009b6:	0844      	lsrs	r4, r0, #1
 80009b8:	0749      	lsls	r1, r1, #29
 80009ba:	d100      	bne.n	80009be <__aeabi_dadd+0x516>
 80009bc:	e129      	b.n	8000c12 <__aeabi_dadd+0x76a>
 80009be:	220f      	movs	r2, #15
 80009c0:	401a      	ands	r2, r3
 80009c2:	2a04      	cmp	r2, #4
 80009c4:	d100      	bne.n	80009c8 <__aeabi_dadd+0x520>
 80009c6:	e0ea      	b.n	8000b9e <__aeabi_dadd+0x6f6>
 80009c8:	1d1f      	adds	r7, r3, #4
 80009ca:	429f      	cmp	r7, r3
 80009cc:	41b6      	sbcs	r6, r6
 80009ce:	4276      	negs	r6, r6
 80009d0:	1936      	adds	r6, r6, r4
 80009d2:	2402      	movs	r4, #2
 80009d4:	e6c4      	b.n	8000760 <__aeabi_dadd+0x2b8>
 80009d6:	4649      	mov	r1, r9
 80009d8:	1a8f      	subs	r7, r1, r2
 80009da:	45b9      	cmp	r9, r7
 80009dc:	4180      	sbcs	r0, r0
 80009de:	1af6      	subs	r6, r6, r3
 80009e0:	4240      	negs	r0, r0
 80009e2:	1a36      	subs	r6, r6, r0
 80009e4:	0233      	lsls	r3, r6, #8
 80009e6:	d406      	bmi.n	80009f6 <__aeabi_dadd+0x54e>
 80009e8:	0773      	lsls	r3, r6, #29
 80009ea:	08ff      	lsrs	r7, r7, #3
 80009ec:	2101      	movs	r1, #1
 80009ee:	431f      	orrs	r7, r3
 80009f0:	08f0      	lsrs	r0, r6, #3
 80009f2:	e690      	b.n	8000716 <__aeabi_dadd+0x26e>
 80009f4:	4665      	mov	r5, ip
 80009f6:	2401      	movs	r4, #1
 80009f8:	e5ab      	b.n	8000552 <__aeabi_dadd+0xaa>
 80009fa:	464b      	mov	r3, r9
 80009fc:	0777      	lsls	r7, r6, #29
 80009fe:	08d8      	lsrs	r0, r3, #3
 8000a00:	4307      	orrs	r7, r0
 8000a02:	08f0      	lsrs	r0, r6, #3
 8000a04:	e6b4      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000a06:	000f      	movs	r7, r1
 8000a08:	0018      	movs	r0, r3
 8000a0a:	3f20      	subs	r7, #32
 8000a0c:	40f8      	lsrs	r0, r7
 8000a0e:	4684      	mov	ip, r0
 8000a10:	2920      	cmp	r1, #32
 8000a12:	d003      	beq.n	8000a1c <__aeabi_dadd+0x574>
 8000a14:	2740      	movs	r7, #64	@ 0x40
 8000a16:	1a79      	subs	r1, r7, r1
 8000a18:	408b      	lsls	r3, r1
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	1e53      	subs	r3, r2, #1
 8000a1e:	419a      	sbcs	r2, r3
 8000a20:	4663      	mov	r3, ip
 8000a22:	0017      	movs	r7, r2
 8000a24:	431f      	orrs	r7, r3
 8000a26:	e635      	b.n	8000694 <__aeabi_dadd+0x1ec>
 8000a28:	2500      	movs	r5, #0
 8000a2a:	2400      	movs	r4, #0
 8000a2c:	2600      	movs	r6, #0
 8000a2e:	e684      	b.n	800073a <__aeabi_dadd+0x292>
 8000a30:	000c      	movs	r4, r1
 8000a32:	0035      	movs	r5, r6
 8000a34:	3c20      	subs	r4, #32
 8000a36:	40e5      	lsrs	r5, r4
 8000a38:	2920      	cmp	r1, #32
 8000a3a:	d005      	beq.n	8000a48 <__aeabi_dadd+0x5a0>
 8000a3c:	2440      	movs	r4, #64	@ 0x40
 8000a3e:	1a61      	subs	r1, r4, r1
 8000a40:	408e      	lsls	r6, r1
 8000a42:	4649      	mov	r1, r9
 8000a44:	4331      	orrs	r1, r6
 8000a46:	4689      	mov	r9, r1
 8000a48:	4648      	mov	r0, r9
 8000a4a:	1e41      	subs	r1, r0, #1
 8000a4c:	4188      	sbcs	r0, r1
 8000a4e:	0007      	movs	r7, r0
 8000a50:	432f      	orrs	r7, r5
 8000a52:	e5ef      	b.n	8000634 <__aeabi_dadd+0x18c>
 8000a54:	08d2      	lsrs	r2, r2, #3
 8000a56:	075f      	lsls	r7, r3, #29
 8000a58:	4665      	mov	r5, ip
 8000a5a:	4317      	orrs	r7, r2
 8000a5c:	08d8      	lsrs	r0, r3, #3
 8000a5e:	e687      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000a60:	1a17      	subs	r7, r2, r0
 8000a62:	42ba      	cmp	r2, r7
 8000a64:	4192      	sbcs	r2, r2
 8000a66:	1b9e      	subs	r6, r3, r6
 8000a68:	4252      	negs	r2, r2
 8000a6a:	1ab6      	subs	r6, r6, r2
 8000a6c:	0233      	lsls	r3, r6, #8
 8000a6e:	d4c1      	bmi.n	80009f4 <__aeabi_dadd+0x54c>
 8000a70:	0773      	lsls	r3, r6, #29
 8000a72:	08ff      	lsrs	r7, r7, #3
 8000a74:	4665      	mov	r5, ip
 8000a76:	2101      	movs	r1, #1
 8000a78:	431f      	orrs	r7, r3
 8000a7a:	08f0      	lsrs	r0, r6, #3
 8000a7c:	e64b      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000a7e:	2f00      	cmp	r7, #0
 8000a80:	d07b      	beq.n	8000b7a <__aeabi_dadd+0x6d2>
 8000a82:	4665      	mov	r5, ip
 8000a84:	001e      	movs	r6, r3
 8000a86:	4691      	mov	r9, r2
 8000a88:	e63f      	b.n	800070a <__aeabi_dadd+0x262>
 8000a8a:	1a81      	subs	r1, r0, r2
 8000a8c:	4688      	mov	r8, r1
 8000a8e:	45c1      	cmp	r9, r8
 8000a90:	41a4      	sbcs	r4, r4
 8000a92:	1af1      	subs	r1, r6, r3
 8000a94:	4264      	negs	r4, r4
 8000a96:	1b09      	subs	r1, r1, r4
 8000a98:	2480      	movs	r4, #128	@ 0x80
 8000a9a:	0424      	lsls	r4, r4, #16
 8000a9c:	4221      	tst	r1, r4
 8000a9e:	d077      	beq.n	8000b90 <__aeabi_dadd+0x6e8>
 8000aa0:	1a10      	subs	r0, r2, r0
 8000aa2:	4282      	cmp	r2, r0
 8000aa4:	4192      	sbcs	r2, r2
 8000aa6:	0007      	movs	r7, r0
 8000aa8:	1b9e      	subs	r6, r3, r6
 8000aaa:	4252      	negs	r2, r2
 8000aac:	1ab6      	subs	r6, r6, r2
 8000aae:	4337      	orrs	r7, r6
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_dadd+0x60c>
 8000ab2:	e0a0      	b.n	8000bf6 <__aeabi_dadd+0x74e>
 8000ab4:	4665      	mov	r5, ip
 8000ab6:	2400      	movs	r4, #0
 8000ab8:	2600      	movs	r6, #0
 8000aba:	e63e      	b.n	800073a <__aeabi_dadd+0x292>
 8000abc:	075f      	lsls	r7, r3, #29
 8000abe:	08d2      	lsrs	r2, r2, #3
 8000ac0:	4665      	mov	r5, ip
 8000ac2:	4317      	orrs	r7, r2
 8000ac4:	08d8      	lsrs	r0, r3, #3
 8000ac6:	e653      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000ac8:	1881      	adds	r1, r0, r2
 8000aca:	4291      	cmp	r1, r2
 8000acc:	4192      	sbcs	r2, r2
 8000ace:	18f0      	adds	r0, r6, r3
 8000ad0:	4252      	negs	r2, r2
 8000ad2:	1880      	adds	r0, r0, r2
 8000ad4:	0203      	lsls	r3, r0, #8
 8000ad6:	d500      	bpl.n	8000ada <__aeabi_dadd+0x632>
 8000ad8:	e768      	b.n	80009ac <__aeabi_dadd+0x504>
 8000ada:	0747      	lsls	r7, r0, #29
 8000adc:	08c9      	lsrs	r1, r1, #3
 8000ade:	430f      	orrs	r7, r1
 8000ae0:	08c0      	lsrs	r0, r0, #3
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	e617      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000ae6:	08d2      	lsrs	r2, r2, #3
 8000ae8:	075f      	lsls	r7, r3, #29
 8000aea:	4317      	orrs	r7, r2
 8000aec:	08d8      	lsrs	r0, r3, #3
 8000aee:	e63f      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000af0:	000c      	movs	r4, r1
 8000af2:	2600      	movs	r6, #0
 8000af4:	2700      	movs	r7, #0
 8000af6:	e620      	b.n	800073a <__aeabi_dadd+0x292>
 8000af8:	2900      	cmp	r1, #0
 8000afa:	d156      	bne.n	8000baa <__aeabi_dadd+0x702>
 8000afc:	075f      	lsls	r7, r3, #29
 8000afe:	08d2      	lsrs	r2, r2, #3
 8000b00:	4317      	orrs	r7, r2
 8000b02:	08d8      	lsrs	r0, r3, #3
 8000b04:	e634      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000b06:	000c      	movs	r4, r1
 8000b08:	001e      	movs	r6, r3
 8000b0a:	08d0      	lsrs	r0, r2, #3
 8000b0c:	e629      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000b0e:	08c1      	lsrs	r1, r0, #3
 8000b10:	0770      	lsls	r0, r6, #29
 8000b12:	4301      	orrs	r1, r0
 8000b14:	08f0      	lsrs	r0, r6, #3
 8000b16:	2f00      	cmp	r7, #0
 8000b18:	d062      	beq.n	8000be0 <__aeabi_dadd+0x738>
 8000b1a:	2480      	movs	r4, #128	@ 0x80
 8000b1c:	0324      	lsls	r4, r4, #12
 8000b1e:	4220      	tst	r0, r4
 8000b20:	d007      	beq.n	8000b32 <__aeabi_dadd+0x68a>
 8000b22:	08de      	lsrs	r6, r3, #3
 8000b24:	4226      	tst	r6, r4
 8000b26:	d104      	bne.n	8000b32 <__aeabi_dadd+0x68a>
 8000b28:	4665      	mov	r5, ip
 8000b2a:	0030      	movs	r0, r6
 8000b2c:	08d1      	lsrs	r1, r2, #3
 8000b2e:	075b      	lsls	r3, r3, #29
 8000b30:	4319      	orrs	r1, r3
 8000b32:	0f4f      	lsrs	r7, r1, #29
 8000b34:	00c9      	lsls	r1, r1, #3
 8000b36:	08c9      	lsrs	r1, r1, #3
 8000b38:	077f      	lsls	r7, r7, #29
 8000b3a:	430f      	orrs	r7, r1
 8000b3c:	e618      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000b3e:	000c      	movs	r4, r1
 8000b40:	0030      	movs	r0, r6
 8000b42:	3c20      	subs	r4, #32
 8000b44:	40e0      	lsrs	r0, r4
 8000b46:	4684      	mov	ip, r0
 8000b48:	2920      	cmp	r1, #32
 8000b4a:	d005      	beq.n	8000b58 <__aeabi_dadd+0x6b0>
 8000b4c:	2440      	movs	r4, #64	@ 0x40
 8000b4e:	1a61      	subs	r1, r4, r1
 8000b50:	408e      	lsls	r6, r1
 8000b52:	4649      	mov	r1, r9
 8000b54:	4331      	orrs	r1, r6
 8000b56:	4689      	mov	r9, r1
 8000b58:	4648      	mov	r0, r9
 8000b5a:	1e41      	subs	r1, r0, #1
 8000b5c:	4188      	sbcs	r0, r1
 8000b5e:	4661      	mov	r1, ip
 8000b60:	0007      	movs	r7, r0
 8000b62:	430f      	orrs	r7, r1
 8000b64:	e630      	b.n	80007c8 <__aeabi_dadd+0x320>
 8000b66:	2120      	movs	r1, #32
 8000b68:	2700      	movs	r7, #0
 8000b6a:	1a09      	subs	r1, r1, r0
 8000b6c:	e50e      	b.n	800058c <__aeabi_dadd+0xe4>
 8000b6e:	001e      	movs	r6, r3
 8000b70:	2f00      	cmp	r7, #0
 8000b72:	d000      	beq.n	8000b76 <__aeabi_dadd+0x6ce>
 8000b74:	e522      	b.n	80005bc <__aeabi_dadd+0x114>
 8000b76:	2400      	movs	r4, #0
 8000b78:	e758      	b.n	8000a2c <__aeabi_dadd+0x584>
 8000b7a:	2500      	movs	r5, #0
 8000b7c:	2400      	movs	r4, #0
 8000b7e:	2600      	movs	r6, #0
 8000b80:	e5db      	b.n	800073a <__aeabi_dadd+0x292>
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	000007fe 	.word	0x000007fe
 8000b88:	000007ff 	.word	0x000007ff
 8000b8c:	ff7fffff 	.word	0xff7fffff
 8000b90:	4647      	mov	r7, r8
 8000b92:	430f      	orrs	r7, r1
 8000b94:	d100      	bne.n	8000b98 <__aeabi_dadd+0x6f0>
 8000b96:	e747      	b.n	8000a28 <__aeabi_dadd+0x580>
 8000b98:	000e      	movs	r6, r1
 8000b9a:	46c1      	mov	r9, r8
 8000b9c:	e5b5      	b.n	800070a <__aeabi_dadd+0x262>
 8000b9e:	08df      	lsrs	r7, r3, #3
 8000ba0:	0764      	lsls	r4, r4, #29
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	4327      	orrs	r7, r4
 8000ba6:	0900      	lsrs	r0, r0, #4
 8000ba8:	e5b5      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000baa:	0019      	movs	r1, r3
 8000bac:	08c0      	lsrs	r0, r0, #3
 8000bae:	0777      	lsls	r7, r6, #29
 8000bb0:	4307      	orrs	r7, r0
 8000bb2:	4311      	orrs	r1, r2
 8000bb4:	08f0      	lsrs	r0, r6, #3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d100      	bne.n	8000bbc <__aeabi_dadd+0x714>
 8000bba:	e5d9      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000bbc:	2180      	movs	r1, #128	@ 0x80
 8000bbe:	0309      	lsls	r1, r1, #12
 8000bc0:	4208      	tst	r0, r1
 8000bc2:	d007      	beq.n	8000bd4 <__aeabi_dadd+0x72c>
 8000bc4:	08dc      	lsrs	r4, r3, #3
 8000bc6:	420c      	tst	r4, r1
 8000bc8:	d104      	bne.n	8000bd4 <__aeabi_dadd+0x72c>
 8000bca:	08d2      	lsrs	r2, r2, #3
 8000bcc:	075b      	lsls	r3, r3, #29
 8000bce:	431a      	orrs	r2, r3
 8000bd0:	0017      	movs	r7, r2
 8000bd2:	0020      	movs	r0, r4
 8000bd4:	0f7b      	lsrs	r3, r7, #29
 8000bd6:	00ff      	lsls	r7, r7, #3
 8000bd8:	08ff      	lsrs	r7, r7, #3
 8000bda:	075b      	lsls	r3, r3, #29
 8000bdc:	431f      	orrs	r7, r3
 8000bde:	e5c7      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000be0:	000f      	movs	r7, r1
 8000be2:	e5c5      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000be4:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <__aeabi_dadd+0x788>)
 8000be6:	08d2      	lsrs	r2, r2, #3
 8000be8:	4033      	ands	r3, r6
 8000bea:	075f      	lsls	r7, r3, #29
 8000bec:	025b      	lsls	r3, r3, #9
 8000bee:	2401      	movs	r4, #1
 8000bf0:	4317      	orrs	r7, r2
 8000bf2:	0b1e      	lsrs	r6, r3, #12
 8000bf4:	e5a1      	b.n	800073a <__aeabi_dadd+0x292>
 8000bf6:	4226      	tst	r6, r4
 8000bf8:	d012      	beq.n	8000c20 <__aeabi_dadd+0x778>
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000c30 <__aeabi_dadd+0x788>)
 8000bfc:	4665      	mov	r5, ip
 8000bfe:	0002      	movs	r2, r0
 8000c00:	2401      	movs	r4, #1
 8000c02:	401e      	ands	r6, r3
 8000c04:	e4e6      	b.n	80005d4 <__aeabi_dadd+0x12c>
 8000c06:	0021      	movs	r1, r4
 8000c08:	e585      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c0a:	0017      	movs	r7, r2
 8000c0c:	e5a8      	b.n	8000760 <__aeabi_dadd+0x2b8>
 8000c0e:	003a      	movs	r2, r7
 8000c10:	e4d4      	b.n	80005bc <__aeabi_dadd+0x114>
 8000c12:	08db      	lsrs	r3, r3, #3
 8000c14:	0764      	lsls	r4, r4, #29
 8000c16:	431c      	orrs	r4, r3
 8000c18:	0027      	movs	r7, r4
 8000c1a:	2102      	movs	r1, #2
 8000c1c:	0900      	lsrs	r0, r0, #4
 8000c1e:	e57a      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c20:	08c0      	lsrs	r0, r0, #3
 8000c22:	0777      	lsls	r7, r6, #29
 8000c24:	4307      	orrs	r7, r0
 8000c26:	4665      	mov	r5, ip
 8000c28:	2100      	movs	r1, #0
 8000c2a:	08f0      	lsrs	r0, r6, #3
 8000c2c:	e573      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c2e:	46c0      	nop			@ (mov r8, r8)
 8000c30:	ff7fffff 	.word	0xff7fffff

08000c34 <__aeabi_ddiv>:
 8000c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c36:	46de      	mov	lr, fp
 8000c38:	4645      	mov	r5, r8
 8000c3a:	4657      	mov	r7, sl
 8000c3c:	464e      	mov	r6, r9
 8000c3e:	b5e0      	push	{r5, r6, r7, lr}
 8000c40:	b087      	sub	sp, #28
 8000c42:	9200      	str	r2, [sp, #0]
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	030b      	lsls	r3, r1, #12
 8000c48:	0b1b      	lsrs	r3, r3, #12
 8000c4a:	469b      	mov	fp, r3
 8000c4c:	0fca      	lsrs	r2, r1, #31
 8000c4e:	004b      	lsls	r3, r1, #1
 8000c50:	0004      	movs	r4, r0
 8000c52:	4680      	mov	r8, r0
 8000c54:	0d5b      	lsrs	r3, r3, #21
 8000c56:	9202      	str	r2, [sp, #8]
 8000c58:	d100      	bne.n	8000c5c <__aeabi_ddiv+0x28>
 8000c5a:	e098      	b.n	8000d8e <__aeabi_ddiv+0x15a>
 8000c5c:	4a7c      	ldr	r2, [pc, #496]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d037      	beq.n	8000cd2 <__aeabi_ddiv+0x9e>
 8000c62:	4659      	mov	r1, fp
 8000c64:	0f42      	lsrs	r2, r0, #29
 8000c66:	00c9      	lsls	r1, r1, #3
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	2180      	movs	r1, #128	@ 0x80
 8000c6c:	0409      	lsls	r1, r1, #16
 8000c6e:	4311      	orrs	r1, r2
 8000c70:	00c2      	lsls	r2, r0, #3
 8000c72:	4690      	mov	r8, r2
 8000c74:	4a77      	ldr	r2, [pc, #476]	@ (8000e54 <__aeabi_ddiv+0x220>)
 8000c76:	4689      	mov	r9, r1
 8000c78:	4692      	mov	sl, r2
 8000c7a:	449a      	add	sl, r3
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	2400      	movs	r4, #0
 8000c80:	9303      	str	r3, [sp, #12]
 8000c82:	9e00      	ldr	r6, [sp, #0]
 8000c84:	9f01      	ldr	r7, [sp, #4]
 8000c86:	033b      	lsls	r3, r7, #12
 8000c88:	0b1b      	lsrs	r3, r3, #12
 8000c8a:	469b      	mov	fp, r3
 8000c8c:	007b      	lsls	r3, r7, #1
 8000c8e:	0030      	movs	r0, r6
 8000c90:	0d5b      	lsrs	r3, r3, #21
 8000c92:	0ffd      	lsrs	r5, r7, #31
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d059      	beq.n	8000d4c <__aeabi_ddiv+0x118>
 8000c98:	4a6d      	ldr	r2, [pc, #436]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d048      	beq.n	8000d30 <__aeabi_ddiv+0xfc>
 8000c9e:	4659      	mov	r1, fp
 8000ca0:	0f72      	lsrs	r2, r6, #29
 8000ca2:	00c9      	lsls	r1, r1, #3
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	2180      	movs	r1, #128	@ 0x80
 8000ca8:	0409      	lsls	r1, r1, #16
 8000caa:	4311      	orrs	r1, r2
 8000cac:	468b      	mov	fp, r1
 8000cae:	4969      	ldr	r1, [pc, #420]	@ (8000e54 <__aeabi_ddiv+0x220>)
 8000cb0:	00f2      	lsls	r2, r6, #3
 8000cb2:	468c      	mov	ip, r1
 8000cb4:	4651      	mov	r1, sl
 8000cb6:	4463      	add	r3, ip
 8000cb8:	1acb      	subs	r3, r1, r3
 8000cba:	469a      	mov	sl, r3
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	9e02      	ldr	r6, [sp, #8]
 8000cc0:	406e      	eors	r6, r5
 8000cc2:	b2f6      	uxtb	r6, r6
 8000cc4:	2c0f      	cmp	r4, #15
 8000cc6:	d900      	bls.n	8000cca <__aeabi_ddiv+0x96>
 8000cc8:	e0ce      	b.n	8000e68 <__aeabi_ddiv+0x234>
 8000cca:	4b63      	ldr	r3, [pc, #396]	@ (8000e58 <__aeabi_ddiv+0x224>)
 8000ccc:	00a4      	lsls	r4, r4, #2
 8000cce:	591b      	ldr	r3, [r3, r4]
 8000cd0:	469f      	mov	pc, r3
 8000cd2:	465a      	mov	r2, fp
 8000cd4:	4302      	orrs	r2, r0
 8000cd6:	4691      	mov	r9, r2
 8000cd8:	d000      	beq.n	8000cdc <__aeabi_ddiv+0xa8>
 8000cda:	e090      	b.n	8000dfe <__aeabi_ddiv+0x1ca>
 8000cdc:	469a      	mov	sl, r3
 8000cde:	2302      	movs	r3, #2
 8000ce0:	4690      	mov	r8, r2
 8000ce2:	2408      	movs	r4, #8
 8000ce4:	9303      	str	r3, [sp, #12]
 8000ce6:	e7cc      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000ce8:	46cb      	mov	fp, r9
 8000cea:	4642      	mov	r2, r8
 8000cec:	9d02      	ldr	r5, [sp, #8]
 8000cee:	9903      	ldr	r1, [sp, #12]
 8000cf0:	2902      	cmp	r1, #2
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_ddiv+0xc2>
 8000cf4:	e1de      	b.n	80010b4 <__aeabi_ddiv+0x480>
 8000cf6:	2903      	cmp	r1, #3
 8000cf8:	d100      	bne.n	8000cfc <__aeabi_ddiv+0xc8>
 8000cfa:	e08d      	b.n	8000e18 <__aeabi_ddiv+0x1e4>
 8000cfc:	2901      	cmp	r1, #1
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_ddiv+0xce>
 8000d00:	e179      	b.n	8000ff6 <__aeabi_ddiv+0x3c2>
 8000d02:	002e      	movs	r6, r5
 8000d04:	2200      	movs	r2, #0
 8000d06:	2300      	movs	r3, #0
 8000d08:	2400      	movs	r4, #0
 8000d0a:	4690      	mov	r8, r2
 8000d0c:	051b      	lsls	r3, r3, #20
 8000d0e:	4323      	orrs	r3, r4
 8000d10:	07f6      	lsls	r6, r6, #31
 8000d12:	4333      	orrs	r3, r6
 8000d14:	4640      	mov	r0, r8
 8000d16:	0019      	movs	r1, r3
 8000d18:	b007      	add	sp, #28
 8000d1a:	bcf0      	pop	{r4, r5, r6, r7}
 8000d1c:	46bb      	mov	fp, r7
 8000d1e:	46b2      	mov	sl, r6
 8000d20:	46a9      	mov	r9, r5
 8000d22:	46a0      	mov	r8, r4
 8000d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d26:	2200      	movs	r2, #0
 8000d28:	2400      	movs	r4, #0
 8000d2a:	4690      	mov	r8, r2
 8000d2c:	4b48      	ldr	r3, [pc, #288]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000d2e:	e7ed      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000d30:	465a      	mov	r2, fp
 8000d32:	9b00      	ldr	r3, [sp, #0]
 8000d34:	431a      	orrs	r2, r3
 8000d36:	4b49      	ldr	r3, [pc, #292]	@ (8000e5c <__aeabi_ddiv+0x228>)
 8000d38:	469c      	mov	ip, r3
 8000d3a:	44e2      	add	sl, ip
 8000d3c:	2a00      	cmp	r2, #0
 8000d3e:	d159      	bne.n	8000df4 <__aeabi_ddiv+0x1c0>
 8000d40:	2302      	movs	r3, #2
 8000d42:	431c      	orrs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	2102      	movs	r1, #2
 8000d48:	469b      	mov	fp, r3
 8000d4a:	e7b8      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000d4c:	465a      	mov	r2, fp
 8000d4e:	9b00      	ldr	r3, [sp, #0]
 8000d50:	431a      	orrs	r2, r3
 8000d52:	d049      	beq.n	8000de8 <__aeabi_ddiv+0x1b4>
 8000d54:	465b      	mov	r3, fp
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d100      	bne.n	8000d5c <__aeabi_ddiv+0x128>
 8000d5a:	e19c      	b.n	8001096 <__aeabi_ddiv+0x462>
 8000d5c:	4658      	mov	r0, fp
 8000d5e:	f001 fb43 	bl	80023e8 <__clzsi2>
 8000d62:	0002      	movs	r2, r0
 8000d64:	0003      	movs	r3, r0
 8000d66:	3a0b      	subs	r2, #11
 8000d68:	271d      	movs	r7, #29
 8000d6a:	9e00      	ldr	r6, [sp, #0]
 8000d6c:	1aba      	subs	r2, r7, r2
 8000d6e:	0019      	movs	r1, r3
 8000d70:	4658      	mov	r0, fp
 8000d72:	40d6      	lsrs	r6, r2
 8000d74:	3908      	subs	r1, #8
 8000d76:	4088      	lsls	r0, r1
 8000d78:	0032      	movs	r2, r6
 8000d7a:	4302      	orrs	r2, r0
 8000d7c:	4693      	mov	fp, r2
 8000d7e:	9a00      	ldr	r2, [sp, #0]
 8000d80:	408a      	lsls	r2, r1
 8000d82:	4937      	ldr	r1, [pc, #220]	@ (8000e60 <__aeabi_ddiv+0x22c>)
 8000d84:	4453      	add	r3, sl
 8000d86:	468a      	mov	sl, r1
 8000d88:	2100      	movs	r1, #0
 8000d8a:	449a      	add	sl, r3
 8000d8c:	e797      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000d8e:	465b      	mov	r3, fp
 8000d90:	4303      	orrs	r3, r0
 8000d92:	4699      	mov	r9, r3
 8000d94:	d021      	beq.n	8000dda <__aeabi_ddiv+0x1a6>
 8000d96:	465b      	mov	r3, fp
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d100      	bne.n	8000d9e <__aeabi_ddiv+0x16a>
 8000d9c:	e169      	b.n	8001072 <__aeabi_ddiv+0x43e>
 8000d9e:	4658      	mov	r0, fp
 8000da0:	f001 fb22 	bl	80023e8 <__clzsi2>
 8000da4:	230b      	movs	r3, #11
 8000da6:	425b      	negs	r3, r3
 8000da8:	469c      	mov	ip, r3
 8000daa:	0002      	movs	r2, r0
 8000dac:	4484      	add	ip, r0
 8000dae:	4666      	mov	r6, ip
 8000db0:	231d      	movs	r3, #29
 8000db2:	1b9b      	subs	r3, r3, r6
 8000db4:	0026      	movs	r6, r4
 8000db6:	0011      	movs	r1, r2
 8000db8:	4658      	mov	r0, fp
 8000dba:	40de      	lsrs	r6, r3
 8000dbc:	3908      	subs	r1, #8
 8000dbe:	4088      	lsls	r0, r1
 8000dc0:	0033      	movs	r3, r6
 8000dc2:	4303      	orrs	r3, r0
 8000dc4:	4699      	mov	r9, r3
 8000dc6:	0023      	movs	r3, r4
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	4698      	mov	r8, r3
 8000dcc:	4b25      	ldr	r3, [pc, #148]	@ (8000e64 <__aeabi_ddiv+0x230>)
 8000dce:	2400      	movs	r4, #0
 8000dd0:	1a9b      	subs	r3, r3, r2
 8000dd2:	469a      	mov	sl, r3
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	9303      	str	r3, [sp, #12]
 8000dd8:	e753      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000dda:	2300      	movs	r3, #0
 8000ddc:	4698      	mov	r8, r3
 8000dde:	469a      	mov	sl, r3
 8000de0:	3301      	adds	r3, #1
 8000de2:	2404      	movs	r4, #4
 8000de4:	9303      	str	r3, [sp, #12]
 8000de6:	e74c      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000de8:	2301      	movs	r3, #1
 8000dea:	431c      	orrs	r4, r3
 8000dec:	2300      	movs	r3, #0
 8000dee:	2101      	movs	r1, #1
 8000df0:	469b      	mov	fp, r3
 8000df2:	e764      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000df4:	2303      	movs	r3, #3
 8000df6:	0032      	movs	r2, r6
 8000df8:	2103      	movs	r1, #3
 8000dfa:	431c      	orrs	r4, r3
 8000dfc:	e75f      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000dfe:	469a      	mov	sl, r3
 8000e00:	2303      	movs	r3, #3
 8000e02:	46d9      	mov	r9, fp
 8000e04:	240c      	movs	r4, #12
 8000e06:	9303      	str	r3, [sp, #12]
 8000e08:	e73b      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2480      	movs	r4, #128	@ 0x80
 8000e0e:	4698      	mov	r8, r3
 8000e10:	2600      	movs	r6, #0
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e14:	0324      	lsls	r4, r4, #12
 8000e16:	e779      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e18:	2480      	movs	r4, #128	@ 0x80
 8000e1a:	465b      	mov	r3, fp
 8000e1c:	0324      	lsls	r4, r4, #12
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	0324      	lsls	r4, r4, #12
 8000e22:	002e      	movs	r6, r5
 8000e24:	4690      	mov	r8, r2
 8000e26:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e28:	0b24      	lsrs	r4, r4, #12
 8000e2a:	e76f      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e2c:	2480      	movs	r4, #128	@ 0x80
 8000e2e:	464b      	mov	r3, r9
 8000e30:	0324      	lsls	r4, r4, #12
 8000e32:	4223      	tst	r3, r4
 8000e34:	d002      	beq.n	8000e3c <__aeabi_ddiv+0x208>
 8000e36:	465b      	mov	r3, fp
 8000e38:	4223      	tst	r3, r4
 8000e3a:	d0f0      	beq.n	8000e1e <__aeabi_ddiv+0x1ea>
 8000e3c:	2480      	movs	r4, #128	@ 0x80
 8000e3e:	464b      	mov	r3, r9
 8000e40:	0324      	lsls	r4, r4, #12
 8000e42:	431c      	orrs	r4, r3
 8000e44:	0324      	lsls	r4, r4, #12
 8000e46:	9e02      	ldr	r6, [sp, #8]
 8000e48:	4b01      	ldr	r3, [pc, #4]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e4a:	0b24      	lsrs	r4, r4, #12
 8000e4c:	e75e      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	000007ff 	.word	0x000007ff
 8000e54:	fffffc01 	.word	0xfffffc01
 8000e58:	0800778c 	.word	0x0800778c
 8000e5c:	fffff801 	.word	0xfffff801
 8000e60:	000003f3 	.word	0x000003f3
 8000e64:	fffffc0d 	.word	0xfffffc0d
 8000e68:	45cb      	cmp	fp, r9
 8000e6a:	d200      	bcs.n	8000e6e <__aeabi_ddiv+0x23a>
 8000e6c:	e0f8      	b.n	8001060 <__aeabi_ddiv+0x42c>
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0x23e>
 8000e70:	e0f3      	b.n	800105a <__aeabi_ddiv+0x426>
 8000e72:	2301      	movs	r3, #1
 8000e74:	425b      	negs	r3, r3
 8000e76:	469c      	mov	ip, r3
 8000e78:	4644      	mov	r4, r8
 8000e7a:	4648      	mov	r0, r9
 8000e7c:	2500      	movs	r5, #0
 8000e7e:	44e2      	add	sl, ip
 8000e80:	465b      	mov	r3, fp
 8000e82:	0e17      	lsrs	r7, r2, #24
 8000e84:	021b      	lsls	r3, r3, #8
 8000e86:	431f      	orrs	r7, r3
 8000e88:	0c19      	lsrs	r1, r3, #16
 8000e8a:	043b      	lsls	r3, r7, #16
 8000e8c:	0212      	lsls	r2, r2, #8
 8000e8e:	9700      	str	r7, [sp, #0]
 8000e90:	0c1f      	lsrs	r7, r3, #16
 8000e92:	4691      	mov	r9, r2
 8000e94:	9102      	str	r1, [sp, #8]
 8000e96:	9703      	str	r7, [sp, #12]
 8000e98:	f7ff f9d8 	bl	800024c <__aeabi_uidivmod>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	437a      	muls	r2, r7
 8000ea0:	040b      	lsls	r3, r1, #16
 8000ea2:	0c21      	lsrs	r1, r4, #16
 8000ea4:	4680      	mov	r8, r0
 8000ea6:	4319      	orrs	r1, r3
 8000ea8:	428a      	cmp	r2, r1
 8000eaa:	d909      	bls.n	8000ec0 <__aeabi_ddiv+0x28c>
 8000eac:	9f00      	ldr	r7, [sp, #0]
 8000eae:	2301      	movs	r3, #1
 8000eb0:	46bc      	mov	ip, r7
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	4461      	add	r1, ip
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	44e0      	add	r8, ip
 8000eba:	428f      	cmp	r7, r1
 8000ebc:	d800      	bhi.n	8000ec0 <__aeabi_ddiv+0x28c>
 8000ebe:	e15c      	b.n	800117a <__aeabi_ddiv+0x546>
 8000ec0:	1a88      	subs	r0, r1, r2
 8000ec2:	9902      	ldr	r1, [sp, #8]
 8000ec4:	f7ff f9c2 	bl	800024c <__aeabi_uidivmod>
 8000ec8:	9a03      	ldr	r2, [sp, #12]
 8000eca:	0424      	lsls	r4, r4, #16
 8000ecc:	4342      	muls	r2, r0
 8000ece:	0409      	lsls	r1, r1, #16
 8000ed0:	0c24      	lsrs	r4, r4, #16
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	430c      	orrs	r4, r1
 8000ed6:	42a2      	cmp	r2, r4
 8000ed8:	d906      	bls.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8000eda:	9900      	ldr	r1, [sp, #0]
 8000edc:	3b01      	subs	r3, #1
 8000ede:	468c      	mov	ip, r1
 8000ee0:	4464      	add	r4, ip
 8000ee2:	42a1      	cmp	r1, r4
 8000ee4:	d800      	bhi.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8000ee6:	e142      	b.n	800116e <__aeabi_ddiv+0x53a>
 8000ee8:	1aa0      	subs	r0, r4, r2
 8000eea:	4642      	mov	r2, r8
 8000eec:	0412      	lsls	r2, r2, #16
 8000eee:	431a      	orrs	r2, r3
 8000ef0:	4693      	mov	fp, r2
 8000ef2:	464b      	mov	r3, r9
 8000ef4:	4659      	mov	r1, fp
 8000ef6:	0c1b      	lsrs	r3, r3, #16
 8000ef8:	001f      	movs	r7, r3
 8000efa:	9304      	str	r3, [sp, #16]
 8000efc:	040b      	lsls	r3, r1, #16
 8000efe:	4649      	mov	r1, r9
 8000f00:	0409      	lsls	r1, r1, #16
 8000f02:	0c09      	lsrs	r1, r1, #16
 8000f04:	000c      	movs	r4, r1
 8000f06:	0c1b      	lsrs	r3, r3, #16
 8000f08:	435c      	muls	r4, r3
 8000f0a:	0c12      	lsrs	r2, r2, #16
 8000f0c:	437b      	muls	r3, r7
 8000f0e:	4688      	mov	r8, r1
 8000f10:	4351      	muls	r1, r2
 8000f12:	437a      	muls	r2, r7
 8000f14:	0c27      	lsrs	r7, r4, #16
 8000f16:	46bc      	mov	ip, r7
 8000f18:	185b      	adds	r3, r3, r1
 8000f1a:	4463      	add	r3, ip
 8000f1c:	4299      	cmp	r1, r3
 8000f1e:	d903      	bls.n	8000f28 <__aeabi_ddiv+0x2f4>
 8000f20:	2180      	movs	r1, #128	@ 0x80
 8000f22:	0249      	lsls	r1, r1, #9
 8000f24:	468c      	mov	ip, r1
 8000f26:	4462      	add	r2, ip
 8000f28:	0c19      	lsrs	r1, r3, #16
 8000f2a:	0424      	lsls	r4, r4, #16
 8000f2c:	041b      	lsls	r3, r3, #16
 8000f2e:	0c24      	lsrs	r4, r4, #16
 8000f30:	188a      	adds	r2, r1, r2
 8000f32:	191c      	adds	r4, r3, r4
 8000f34:	4290      	cmp	r0, r2
 8000f36:	d302      	bcc.n	8000f3e <__aeabi_ddiv+0x30a>
 8000f38:	d116      	bne.n	8000f68 <__aeabi_ddiv+0x334>
 8000f3a:	42a5      	cmp	r5, r4
 8000f3c:	d214      	bcs.n	8000f68 <__aeabi_ddiv+0x334>
 8000f3e:	465b      	mov	r3, fp
 8000f40:	9f00      	ldr	r7, [sp, #0]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	444d      	add	r5, r9
 8000f46:	9305      	str	r3, [sp, #20]
 8000f48:	454d      	cmp	r5, r9
 8000f4a:	419b      	sbcs	r3, r3
 8000f4c:	46bc      	mov	ip, r7
 8000f4e:	425b      	negs	r3, r3
 8000f50:	4463      	add	r3, ip
 8000f52:	18c0      	adds	r0, r0, r3
 8000f54:	4287      	cmp	r7, r0
 8000f56:	d300      	bcc.n	8000f5a <__aeabi_ddiv+0x326>
 8000f58:	e102      	b.n	8001160 <__aeabi_ddiv+0x52c>
 8000f5a:	4282      	cmp	r2, r0
 8000f5c:	d900      	bls.n	8000f60 <__aeabi_ddiv+0x32c>
 8000f5e:	e129      	b.n	80011b4 <__aeabi_ddiv+0x580>
 8000f60:	d100      	bne.n	8000f64 <__aeabi_ddiv+0x330>
 8000f62:	e124      	b.n	80011ae <__aeabi_ddiv+0x57a>
 8000f64:	9b05      	ldr	r3, [sp, #20]
 8000f66:	469b      	mov	fp, r3
 8000f68:	1b2c      	subs	r4, r5, r4
 8000f6a:	42a5      	cmp	r5, r4
 8000f6c:	41ad      	sbcs	r5, r5
 8000f6e:	9b00      	ldr	r3, [sp, #0]
 8000f70:	1a80      	subs	r0, r0, r2
 8000f72:	426d      	negs	r5, r5
 8000f74:	1b40      	subs	r0, r0, r5
 8000f76:	4283      	cmp	r3, r0
 8000f78:	d100      	bne.n	8000f7c <__aeabi_ddiv+0x348>
 8000f7a:	e10f      	b.n	800119c <__aeabi_ddiv+0x568>
 8000f7c:	9902      	ldr	r1, [sp, #8]
 8000f7e:	f7ff f965 	bl	800024c <__aeabi_uidivmod>
 8000f82:	9a03      	ldr	r2, [sp, #12]
 8000f84:	040b      	lsls	r3, r1, #16
 8000f86:	4342      	muls	r2, r0
 8000f88:	0c21      	lsrs	r1, r4, #16
 8000f8a:	0005      	movs	r5, r0
 8000f8c:	4319      	orrs	r1, r3
 8000f8e:	428a      	cmp	r2, r1
 8000f90:	d900      	bls.n	8000f94 <__aeabi_ddiv+0x360>
 8000f92:	e0cb      	b.n	800112c <__aeabi_ddiv+0x4f8>
 8000f94:	1a88      	subs	r0, r1, r2
 8000f96:	9902      	ldr	r1, [sp, #8]
 8000f98:	f7ff f958 	bl	800024c <__aeabi_uidivmod>
 8000f9c:	9a03      	ldr	r2, [sp, #12]
 8000f9e:	0424      	lsls	r4, r4, #16
 8000fa0:	4342      	muls	r2, r0
 8000fa2:	0409      	lsls	r1, r1, #16
 8000fa4:	0c24      	lsrs	r4, r4, #16
 8000fa6:	0003      	movs	r3, r0
 8000fa8:	430c      	orrs	r4, r1
 8000faa:	42a2      	cmp	r2, r4
 8000fac:	d900      	bls.n	8000fb0 <__aeabi_ddiv+0x37c>
 8000fae:	e0ca      	b.n	8001146 <__aeabi_ddiv+0x512>
 8000fb0:	4641      	mov	r1, r8
 8000fb2:	1aa4      	subs	r4, r4, r2
 8000fb4:	042a      	lsls	r2, r5, #16
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	9f04      	ldr	r7, [sp, #16]
 8000fba:	0413      	lsls	r3, r2, #16
 8000fbc:	0c1b      	lsrs	r3, r3, #16
 8000fbe:	4359      	muls	r1, r3
 8000fc0:	4640      	mov	r0, r8
 8000fc2:	437b      	muls	r3, r7
 8000fc4:	469c      	mov	ip, r3
 8000fc6:	0c15      	lsrs	r5, r2, #16
 8000fc8:	4368      	muls	r0, r5
 8000fca:	0c0b      	lsrs	r3, r1, #16
 8000fcc:	4484      	add	ip, r0
 8000fce:	4463      	add	r3, ip
 8000fd0:	437d      	muls	r5, r7
 8000fd2:	4298      	cmp	r0, r3
 8000fd4:	d903      	bls.n	8000fde <__aeabi_ddiv+0x3aa>
 8000fd6:	2080      	movs	r0, #128	@ 0x80
 8000fd8:	0240      	lsls	r0, r0, #9
 8000fda:	4684      	mov	ip, r0
 8000fdc:	4465      	add	r5, ip
 8000fde:	0c18      	lsrs	r0, r3, #16
 8000fe0:	0409      	lsls	r1, r1, #16
 8000fe2:	041b      	lsls	r3, r3, #16
 8000fe4:	0c09      	lsrs	r1, r1, #16
 8000fe6:	1940      	adds	r0, r0, r5
 8000fe8:	185b      	adds	r3, r3, r1
 8000fea:	4284      	cmp	r4, r0
 8000fec:	d327      	bcc.n	800103e <__aeabi_ddiv+0x40a>
 8000fee:	d023      	beq.n	8001038 <__aeabi_ddiv+0x404>
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	0035      	movs	r5, r6
 8000ff4:	431a      	orrs	r2, r3
 8000ff6:	4b94      	ldr	r3, [pc, #592]	@ (8001248 <__aeabi_ddiv+0x614>)
 8000ff8:	4453      	add	r3, sl
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	dd60      	ble.n	80010c0 <__aeabi_ddiv+0x48c>
 8000ffe:	0751      	lsls	r1, r2, #29
 8001000:	d000      	beq.n	8001004 <__aeabi_ddiv+0x3d0>
 8001002:	e086      	b.n	8001112 <__aeabi_ddiv+0x4de>
 8001004:	002e      	movs	r6, r5
 8001006:	08d1      	lsrs	r1, r2, #3
 8001008:	465a      	mov	r2, fp
 800100a:	01d2      	lsls	r2, r2, #7
 800100c:	d506      	bpl.n	800101c <__aeabi_ddiv+0x3e8>
 800100e:	465a      	mov	r2, fp
 8001010:	4b8e      	ldr	r3, [pc, #568]	@ (800124c <__aeabi_ddiv+0x618>)
 8001012:	401a      	ands	r2, r3
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	4693      	mov	fp, r2
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	4453      	add	r3, sl
 800101c:	4a8c      	ldr	r2, [pc, #560]	@ (8001250 <__aeabi_ddiv+0x61c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	dd00      	ble.n	8001024 <__aeabi_ddiv+0x3f0>
 8001022:	e680      	b.n	8000d26 <__aeabi_ddiv+0xf2>
 8001024:	465a      	mov	r2, fp
 8001026:	0752      	lsls	r2, r2, #29
 8001028:	430a      	orrs	r2, r1
 800102a:	4690      	mov	r8, r2
 800102c:	465a      	mov	r2, fp
 800102e:	055b      	lsls	r3, r3, #21
 8001030:	0254      	lsls	r4, r2, #9
 8001032:	0b24      	lsrs	r4, r4, #12
 8001034:	0d5b      	lsrs	r3, r3, #21
 8001036:	e669      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001038:	0035      	movs	r5, r6
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0db      	beq.n	8000ff6 <__aeabi_ddiv+0x3c2>
 800103e:	9d00      	ldr	r5, [sp, #0]
 8001040:	1e51      	subs	r1, r2, #1
 8001042:	46ac      	mov	ip, r5
 8001044:	4464      	add	r4, ip
 8001046:	42ac      	cmp	r4, r5
 8001048:	d200      	bcs.n	800104c <__aeabi_ddiv+0x418>
 800104a:	e09e      	b.n	800118a <__aeabi_ddiv+0x556>
 800104c:	4284      	cmp	r4, r0
 800104e:	d200      	bcs.n	8001052 <__aeabi_ddiv+0x41e>
 8001050:	e0e1      	b.n	8001216 <__aeabi_ddiv+0x5e2>
 8001052:	d100      	bne.n	8001056 <__aeabi_ddiv+0x422>
 8001054:	e0ee      	b.n	8001234 <__aeabi_ddiv+0x600>
 8001056:	000a      	movs	r2, r1
 8001058:	e7ca      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 800105a:	4542      	cmp	r2, r8
 800105c:	d900      	bls.n	8001060 <__aeabi_ddiv+0x42c>
 800105e:	e708      	b.n	8000e72 <__aeabi_ddiv+0x23e>
 8001060:	464b      	mov	r3, r9
 8001062:	07dc      	lsls	r4, r3, #31
 8001064:	0858      	lsrs	r0, r3, #1
 8001066:	4643      	mov	r3, r8
 8001068:	085b      	lsrs	r3, r3, #1
 800106a:	431c      	orrs	r4, r3
 800106c:	4643      	mov	r3, r8
 800106e:	07dd      	lsls	r5, r3, #31
 8001070:	e706      	b.n	8000e80 <__aeabi_ddiv+0x24c>
 8001072:	f001 f9b9 	bl	80023e8 <__clzsi2>
 8001076:	2315      	movs	r3, #21
 8001078:	469c      	mov	ip, r3
 800107a:	4484      	add	ip, r0
 800107c:	0002      	movs	r2, r0
 800107e:	4663      	mov	r3, ip
 8001080:	3220      	adds	r2, #32
 8001082:	2b1c      	cmp	r3, #28
 8001084:	dc00      	bgt.n	8001088 <__aeabi_ddiv+0x454>
 8001086:	e692      	b.n	8000dae <__aeabi_ddiv+0x17a>
 8001088:	0023      	movs	r3, r4
 800108a:	3808      	subs	r0, #8
 800108c:	4083      	lsls	r3, r0
 800108e:	4699      	mov	r9, r3
 8001090:	2300      	movs	r3, #0
 8001092:	4698      	mov	r8, r3
 8001094:	e69a      	b.n	8000dcc <__aeabi_ddiv+0x198>
 8001096:	f001 f9a7 	bl	80023e8 <__clzsi2>
 800109a:	0002      	movs	r2, r0
 800109c:	0003      	movs	r3, r0
 800109e:	3215      	adds	r2, #21
 80010a0:	3320      	adds	r3, #32
 80010a2:	2a1c      	cmp	r2, #28
 80010a4:	dc00      	bgt.n	80010a8 <__aeabi_ddiv+0x474>
 80010a6:	e65f      	b.n	8000d68 <__aeabi_ddiv+0x134>
 80010a8:	9900      	ldr	r1, [sp, #0]
 80010aa:	3808      	subs	r0, #8
 80010ac:	4081      	lsls	r1, r0
 80010ae:	2200      	movs	r2, #0
 80010b0:	468b      	mov	fp, r1
 80010b2:	e666      	b.n	8000d82 <__aeabi_ddiv+0x14e>
 80010b4:	2200      	movs	r2, #0
 80010b6:	002e      	movs	r6, r5
 80010b8:	2400      	movs	r4, #0
 80010ba:	4690      	mov	r8, r2
 80010bc:	4b65      	ldr	r3, [pc, #404]	@ (8001254 <__aeabi_ddiv+0x620>)
 80010be:	e625      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 80010c0:	002e      	movs	r6, r5
 80010c2:	2101      	movs	r1, #1
 80010c4:	1ac9      	subs	r1, r1, r3
 80010c6:	2938      	cmp	r1, #56	@ 0x38
 80010c8:	dd00      	ble.n	80010cc <__aeabi_ddiv+0x498>
 80010ca:	e61b      	b.n	8000d04 <__aeabi_ddiv+0xd0>
 80010cc:	291f      	cmp	r1, #31
 80010ce:	dc7e      	bgt.n	80011ce <__aeabi_ddiv+0x59a>
 80010d0:	4861      	ldr	r0, [pc, #388]	@ (8001258 <__aeabi_ddiv+0x624>)
 80010d2:	0014      	movs	r4, r2
 80010d4:	4450      	add	r0, sl
 80010d6:	465b      	mov	r3, fp
 80010d8:	4082      	lsls	r2, r0
 80010da:	4083      	lsls	r3, r0
 80010dc:	40cc      	lsrs	r4, r1
 80010de:	1e50      	subs	r0, r2, #1
 80010e0:	4182      	sbcs	r2, r0
 80010e2:	4323      	orrs	r3, r4
 80010e4:	431a      	orrs	r2, r3
 80010e6:	465b      	mov	r3, fp
 80010e8:	40cb      	lsrs	r3, r1
 80010ea:	0751      	lsls	r1, r2, #29
 80010ec:	d009      	beq.n	8001102 <__aeabi_ddiv+0x4ce>
 80010ee:	210f      	movs	r1, #15
 80010f0:	4011      	ands	r1, r2
 80010f2:	2904      	cmp	r1, #4
 80010f4:	d005      	beq.n	8001102 <__aeabi_ddiv+0x4ce>
 80010f6:	1d11      	adds	r1, r2, #4
 80010f8:	4291      	cmp	r1, r2
 80010fa:	4192      	sbcs	r2, r2
 80010fc:	4252      	negs	r2, r2
 80010fe:	189b      	adds	r3, r3, r2
 8001100:	000a      	movs	r2, r1
 8001102:	0219      	lsls	r1, r3, #8
 8001104:	d400      	bmi.n	8001108 <__aeabi_ddiv+0x4d4>
 8001106:	e09b      	b.n	8001240 <__aeabi_ddiv+0x60c>
 8001108:	2200      	movs	r2, #0
 800110a:	2301      	movs	r3, #1
 800110c:	2400      	movs	r4, #0
 800110e:	4690      	mov	r8, r2
 8001110:	e5fc      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001112:	210f      	movs	r1, #15
 8001114:	4011      	ands	r1, r2
 8001116:	2904      	cmp	r1, #4
 8001118:	d100      	bne.n	800111c <__aeabi_ddiv+0x4e8>
 800111a:	e773      	b.n	8001004 <__aeabi_ddiv+0x3d0>
 800111c:	1d11      	adds	r1, r2, #4
 800111e:	4291      	cmp	r1, r2
 8001120:	4192      	sbcs	r2, r2
 8001122:	4252      	negs	r2, r2
 8001124:	002e      	movs	r6, r5
 8001126:	08c9      	lsrs	r1, r1, #3
 8001128:	4493      	add	fp, r2
 800112a:	e76d      	b.n	8001008 <__aeabi_ddiv+0x3d4>
 800112c:	9b00      	ldr	r3, [sp, #0]
 800112e:	3d01      	subs	r5, #1
 8001130:	469c      	mov	ip, r3
 8001132:	4461      	add	r1, ip
 8001134:	428b      	cmp	r3, r1
 8001136:	d900      	bls.n	800113a <__aeabi_ddiv+0x506>
 8001138:	e72c      	b.n	8000f94 <__aeabi_ddiv+0x360>
 800113a:	428a      	cmp	r2, r1
 800113c:	d800      	bhi.n	8001140 <__aeabi_ddiv+0x50c>
 800113e:	e729      	b.n	8000f94 <__aeabi_ddiv+0x360>
 8001140:	1e85      	subs	r5, r0, #2
 8001142:	4461      	add	r1, ip
 8001144:	e726      	b.n	8000f94 <__aeabi_ddiv+0x360>
 8001146:	9900      	ldr	r1, [sp, #0]
 8001148:	3b01      	subs	r3, #1
 800114a:	468c      	mov	ip, r1
 800114c:	4464      	add	r4, ip
 800114e:	42a1      	cmp	r1, r4
 8001150:	d900      	bls.n	8001154 <__aeabi_ddiv+0x520>
 8001152:	e72d      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 8001154:	42a2      	cmp	r2, r4
 8001156:	d800      	bhi.n	800115a <__aeabi_ddiv+0x526>
 8001158:	e72a      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 800115a:	1e83      	subs	r3, r0, #2
 800115c:	4464      	add	r4, ip
 800115e:	e727      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 8001160:	4287      	cmp	r7, r0
 8001162:	d000      	beq.n	8001166 <__aeabi_ddiv+0x532>
 8001164:	e6fe      	b.n	8000f64 <__aeabi_ddiv+0x330>
 8001166:	45a9      	cmp	r9, r5
 8001168:	d900      	bls.n	800116c <__aeabi_ddiv+0x538>
 800116a:	e6fb      	b.n	8000f64 <__aeabi_ddiv+0x330>
 800116c:	e6f5      	b.n	8000f5a <__aeabi_ddiv+0x326>
 800116e:	42a2      	cmp	r2, r4
 8001170:	d800      	bhi.n	8001174 <__aeabi_ddiv+0x540>
 8001172:	e6b9      	b.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8001174:	1e83      	subs	r3, r0, #2
 8001176:	4464      	add	r4, ip
 8001178:	e6b6      	b.n	8000ee8 <__aeabi_ddiv+0x2b4>
 800117a:	428a      	cmp	r2, r1
 800117c:	d800      	bhi.n	8001180 <__aeabi_ddiv+0x54c>
 800117e:	e69f      	b.n	8000ec0 <__aeabi_ddiv+0x28c>
 8001180:	46bc      	mov	ip, r7
 8001182:	1e83      	subs	r3, r0, #2
 8001184:	4698      	mov	r8, r3
 8001186:	4461      	add	r1, ip
 8001188:	e69a      	b.n	8000ec0 <__aeabi_ddiv+0x28c>
 800118a:	000a      	movs	r2, r1
 800118c:	4284      	cmp	r4, r0
 800118e:	d000      	beq.n	8001192 <__aeabi_ddiv+0x55e>
 8001190:	e72e      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 8001192:	454b      	cmp	r3, r9
 8001194:	d000      	beq.n	8001198 <__aeabi_ddiv+0x564>
 8001196:	e72b      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 8001198:	0035      	movs	r5, r6
 800119a:	e72c      	b.n	8000ff6 <__aeabi_ddiv+0x3c2>
 800119c:	4b2a      	ldr	r3, [pc, #168]	@ (8001248 <__aeabi_ddiv+0x614>)
 800119e:	4a2f      	ldr	r2, [pc, #188]	@ (800125c <__aeabi_ddiv+0x628>)
 80011a0:	4453      	add	r3, sl
 80011a2:	4592      	cmp	sl, r2
 80011a4:	db43      	blt.n	800122e <__aeabi_ddiv+0x5fa>
 80011a6:	2201      	movs	r2, #1
 80011a8:	2100      	movs	r1, #0
 80011aa:	4493      	add	fp, r2
 80011ac:	e72c      	b.n	8001008 <__aeabi_ddiv+0x3d4>
 80011ae:	42ac      	cmp	r4, r5
 80011b0:	d800      	bhi.n	80011b4 <__aeabi_ddiv+0x580>
 80011b2:	e6d7      	b.n	8000f64 <__aeabi_ddiv+0x330>
 80011b4:	2302      	movs	r3, #2
 80011b6:	425b      	negs	r3, r3
 80011b8:	469c      	mov	ip, r3
 80011ba:	9900      	ldr	r1, [sp, #0]
 80011bc:	444d      	add	r5, r9
 80011be:	454d      	cmp	r5, r9
 80011c0:	419b      	sbcs	r3, r3
 80011c2:	44e3      	add	fp, ip
 80011c4:	468c      	mov	ip, r1
 80011c6:	425b      	negs	r3, r3
 80011c8:	4463      	add	r3, ip
 80011ca:	18c0      	adds	r0, r0, r3
 80011cc:	e6cc      	b.n	8000f68 <__aeabi_ddiv+0x334>
 80011ce:	201f      	movs	r0, #31
 80011d0:	4240      	negs	r0, r0
 80011d2:	1ac3      	subs	r3, r0, r3
 80011d4:	4658      	mov	r0, fp
 80011d6:	40d8      	lsrs	r0, r3
 80011d8:	2920      	cmp	r1, #32
 80011da:	d004      	beq.n	80011e6 <__aeabi_ddiv+0x5b2>
 80011dc:	4659      	mov	r1, fp
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <__aeabi_ddiv+0x62c>)
 80011e0:	4453      	add	r3, sl
 80011e2:	4099      	lsls	r1, r3
 80011e4:	430a      	orrs	r2, r1
 80011e6:	1e53      	subs	r3, r2, #1
 80011e8:	419a      	sbcs	r2, r3
 80011ea:	2307      	movs	r3, #7
 80011ec:	0019      	movs	r1, r3
 80011ee:	4302      	orrs	r2, r0
 80011f0:	2400      	movs	r4, #0
 80011f2:	4011      	ands	r1, r2
 80011f4:	4213      	tst	r3, r2
 80011f6:	d009      	beq.n	800120c <__aeabi_ddiv+0x5d8>
 80011f8:	3308      	adds	r3, #8
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d01d      	beq.n	800123c <__aeabi_ddiv+0x608>
 8001200:	1d13      	adds	r3, r2, #4
 8001202:	4293      	cmp	r3, r2
 8001204:	4189      	sbcs	r1, r1
 8001206:	001a      	movs	r2, r3
 8001208:	4249      	negs	r1, r1
 800120a:	0749      	lsls	r1, r1, #29
 800120c:	08d2      	lsrs	r2, r2, #3
 800120e:	430a      	orrs	r2, r1
 8001210:	4690      	mov	r8, r2
 8001212:	2300      	movs	r3, #0
 8001214:	e57a      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001216:	4649      	mov	r1, r9
 8001218:	9f00      	ldr	r7, [sp, #0]
 800121a:	004d      	lsls	r5, r1, #1
 800121c:	454d      	cmp	r5, r9
 800121e:	4189      	sbcs	r1, r1
 8001220:	46bc      	mov	ip, r7
 8001222:	4249      	negs	r1, r1
 8001224:	4461      	add	r1, ip
 8001226:	46a9      	mov	r9, r5
 8001228:	3a02      	subs	r2, #2
 800122a:	1864      	adds	r4, r4, r1
 800122c:	e7ae      	b.n	800118c <__aeabi_ddiv+0x558>
 800122e:	2201      	movs	r2, #1
 8001230:	4252      	negs	r2, r2
 8001232:	e746      	b.n	80010c2 <__aeabi_ddiv+0x48e>
 8001234:	4599      	cmp	r9, r3
 8001236:	d3ee      	bcc.n	8001216 <__aeabi_ddiv+0x5e2>
 8001238:	000a      	movs	r2, r1
 800123a:	e7aa      	b.n	8001192 <__aeabi_ddiv+0x55e>
 800123c:	2100      	movs	r1, #0
 800123e:	e7e5      	b.n	800120c <__aeabi_ddiv+0x5d8>
 8001240:	0759      	lsls	r1, r3, #29
 8001242:	025b      	lsls	r3, r3, #9
 8001244:	0b1c      	lsrs	r4, r3, #12
 8001246:	e7e1      	b.n	800120c <__aeabi_ddiv+0x5d8>
 8001248:	000003ff 	.word	0x000003ff
 800124c:	feffffff 	.word	0xfeffffff
 8001250:	000007fe 	.word	0x000007fe
 8001254:	000007ff 	.word	0x000007ff
 8001258:	0000041e 	.word	0x0000041e
 800125c:	fffffc02 	.word	0xfffffc02
 8001260:	0000043e 	.word	0x0000043e

08001264 <__eqdf2>:
 8001264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001266:	4657      	mov	r7, sl
 8001268:	46de      	mov	lr, fp
 800126a:	464e      	mov	r6, r9
 800126c:	4645      	mov	r5, r8
 800126e:	b5e0      	push	{r5, r6, r7, lr}
 8001270:	000d      	movs	r5, r1
 8001272:	0004      	movs	r4, r0
 8001274:	0fe8      	lsrs	r0, r5, #31
 8001276:	4683      	mov	fp, r0
 8001278:	0309      	lsls	r1, r1, #12
 800127a:	0fd8      	lsrs	r0, r3, #31
 800127c:	0b09      	lsrs	r1, r1, #12
 800127e:	4682      	mov	sl, r0
 8001280:	4819      	ldr	r0, [pc, #100]	@ (80012e8 <__eqdf2+0x84>)
 8001282:	468c      	mov	ip, r1
 8001284:	031f      	lsls	r7, r3, #12
 8001286:	0069      	lsls	r1, r5, #1
 8001288:	005e      	lsls	r6, r3, #1
 800128a:	0d49      	lsrs	r1, r1, #21
 800128c:	0b3f      	lsrs	r7, r7, #12
 800128e:	0d76      	lsrs	r6, r6, #21
 8001290:	4281      	cmp	r1, r0
 8001292:	d018      	beq.n	80012c6 <__eqdf2+0x62>
 8001294:	4286      	cmp	r6, r0
 8001296:	d00f      	beq.n	80012b8 <__eqdf2+0x54>
 8001298:	2001      	movs	r0, #1
 800129a:	42b1      	cmp	r1, r6
 800129c:	d10d      	bne.n	80012ba <__eqdf2+0x56>
 800129e:	45bc      	cmp	ip, r7
 80012a0:	d10b      	bne.n	80012ba <__eqdf2+0x56>
 80012a2:	4294      	cmp	r4, r2
 80012a4:	d109      	bne.n	80012ba <__eqdf2+0x56>
 80012a6:	45d3      	cmp	fp, sl
 80012a8:	d01c      	beq.n	80012e4 <__eqdf2+0x80>
 80012aa:	2900      	cmp	r1, #0
 80012ac:	d105      	bne.n	80012ba <__eqdf2+0x56>
 80012ae:	4660      	mov	r0, ip
 80012b0:	4320      	orrs	r0, r4
 80012b2:	1e43      	subs	r3, r0, #1
 80012b4:	4198      	sbcs	r0, r3
 80012b6:	e000      	b.n	80012ba <__eqdf2+0x56>
 80012b8:	2001      	movs	r0, #1
 80012ba:	bcf0      	pop	{r4, r5, r6, r7}
 80012bc:	46bb      	mov	fp, r7
 80012be:	46b2      	mov	sl, r6
 80012c0:	46a9      	mov	r9, r5
 80012c2:	46a0      	mov	r8, r4
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2001      	movs	r0, #1
 80012c8:	428e      	cmp	r6, r1
 80012ca:	d1f6      	bne.n	80012ba <__eqdf2+0x56>
 80012cc:	4661      	mov	r1, ip
 80012ce:	4339      	orrs	r1, r7
 80012d0:	000f      	movs	r7, r1
 80012d2:	4317      	orrs	r7, r2
 80012d4:	4327      	orrs	r7, r4
 80012d6:	d1f0      	bne.n	80012ba <__eqdf2+0x56>
 80012d8:	465b      	mov	r3, fp
 80012da:	4652      	mov	r2, sl
 80012dc:	1a98      	subs	r0, r3, r2
 80012de:	1e43      	subs	r3, r0, #1
 80012e0:	4198      	sbcs	r0, r3
 80012e2:	e7ea      	b.n	80012ba <__eqdf2+0x56>
 80012e4:	2000      	movs	r0, #0
 80012e6:	e7e8      	b.n	80012ba <__eqdf2+0x56>
 80012e8:	000007ff 	.word	0x000007ff

080012ec <__gedf2>:
 80012ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ee:	4657      	mov	r7, sl
 80012f0:	464e      	mov	r6, r9
 80012f2:	4645      	mov	r5, r8
 80012f4:	46de      	mov	lr, fp
 80012f6:	b5e0      	push	{r5, r6, r7, lr}
 80012f8:	000d      	movs	r5, r1
 80012fa:	030e      	lsls	r6, r1, #12
 80012fc:	0049      	lsls	r1, r1, #1
 80012fe:	0d49      	lsrs	r1, r1, #21
 8001300:	468a      	mov	sl, r1
 8001302:	0fdf      	lsrs	r7, r3, #31
 8001304:	0fe9      	lsrs	r1, r5, #31
 8001306:	46bc      	mov	ip, r7
 8001308:	b083      	sub	sp, #12
 800130a:	4f2f      	ldr	r7, [pc, #188]	@ (80013c8 <__gedf2+0xdc>)
 800130c:	0004      	movs	r4, r0
 800130e:	4680      	mov	r8, r0
 8001310:	9101      	str	r1, [sp, #4]
 8001312:	0058      	lsls	r0, r3, #1
 8001314:	0319      	lsls	r1, r3, #12
 8001316:	4691      	mov	r9, r2
 8001318:	0b36      	lsrs	r6, r6, #12
 800131a:	0b09      	lsrs	r1, r1, #12
 800131c:	0d40      	lsrs	r0, r0, #21
 800131e:	45ba      	cmp	sl, r7
 8001320:	d01d      	beq.n	800135e <__gedf2+0x72>
 8001322:	42b8      	cmp	r0, r7
 8001324:	d00d      	beq.n	8001342 <__gedf2+0x56>
 8001326:	4657      	mov	r7, sl
 8001328:	2f00      	cmp	r7, #0
 800132a:	d12a      	bne.n	8001382 <__gedf2+0x96>
 800132c:	4334      	orrs	r4, r6
 800132e:	2800      	cmp	r0, #0
 8001330:	d124      	bne.n	800137c <__gedf2+0x90>
 8001332:	430a      	orrs	r2, r1
 8001334:	d036      	beq.n	80013a4 <__gedf2+0xb8>
 8001336:	2c00      	cmp	r4, #0
 8001338:	d141      	bne.n	80013be <__gedf2+0xd2>
 800133a:	4663      	mov	r3, ip
 800133c:	0058      	lsls	r0, r3, #1
 800133e:	3801      	subs	r0, #1
 8001340:	e015      	b.n	800136e <__gedf2+0x82>
 8001342:	4311      	orrs	r1, r2
 8001344:	d138      	bne.n	80013b8 <__gedf2+0xcc>
 8001346:	4653      	mov	r3, sl
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <__gedf2+0x64>
 800134c:	4326      	orrs	r6, r4
 800134e:	d0f4      	beq.n	800133a <__gedf2+0x4e>
 8001350:	9b01      	ldr	r3, [sp, #4]
 8001352:	4563      	cmp	r3, ip
 8001354:	d107      	bne.n	8001366 <__gedf2+0x7a>
 8001356:	9b01      	ldr	r3, [sp, #4]
 8001358:	0058      	lsls	r0, r3, #1
 800135a:	3801      	subs	r0, #1
 800135c:	e007      	b.n	800136e <__gedf2+0x82>
 800135e:	4326      	orrs	r6, r4
 8001360:	d12a      	bne.n	80013b8 <__gedf2+0xcc>
 8001362:	4550      	cmp	r0, sl
 8001364:	d021      	beq.n	80013aa <__gedf2+0xbe>
 8001366:	2001      	movs	r0, #1
 8001368:	9b01      	ldr	r3, [sp, #4]
 800136a:	425f      	negs	r7, r3
 800136c:	4338      	orrs	r0, r7
 800136e:	b003      	add	sp, #12
 8001370:	bcf0      	pop	{r4, r5, r6, r7}
 8001372:	46bb      	mov	fp, r7
 8001374:	46b2      	mov	sl, r6
 8001376:	46a9      	mov	r9, r5
 8001378:	46a0      	mov	r8, r4
 800137a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800137c:	2c00      	cmp	r4, #0
 800137e:	d0dc      	beq.n	800133a <__gedf2+0x4e>
 8001380:	e7e6      	b.n	8001350 <__gedf2+0x64>
 8001382:	2800      	cmp	r0, #0
 8001384:	d0ef      	beq.n	8001366 <__gedf2+0x7a>
 8001386:	9b01      	ldr	r3, [sp, #4]
 8001388:	4563      	cmp	r3, ip
 800138a:	d1ec      	bne.n	8001366 <__gedf2+0x7a>
 800138c:	4582      	cmp	sl, r0
 800138e:	dcea      	bgt.n	8001366 <__gedf2+0x7a>
 8001390:	dbe1      	blt.n	8001356 <__gedf2+0x6a>
 8001392:	428e      	cmp	r6, r1
 8001394:	d8e7      	bhi.n	8001366 <__gedf2+0x7a>
 8001396:	d1de      	bne.n	8001356 <__gedf2+0x6a>
 8001398:	45c8      	cmp	r8, r9
 800139a:	d8e4      	bhi.n	8001366 <__gedf2+0x7a>
 800139c:	2000      	movs	r0, #0
 800139e:	45c8      	cmp	r8, r9
 80013a0:	d2e5      	bcs.n	800136e <__gedf2+0x82>
 80013a2:	e7d8      	b.n	8001356 <__gedf2+0x6a>
 80013a4:	2c00      	cmp	r4, #0
 80013a6:	d0e2      	beq.n	800136e <__gedf2+0x82>
 80013a8:	e7dd      	b.n	8001366 <__gedf2+0x7a>
 80013aa:	4311      	orrs	r1, r2
 80013ac:	d104      	bne.n	80013b8 <__gedf2+0xcc>
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	4563      	cmp	r3, ip
 80013b2:	d1d8      	bne.n	8001366 <__gedf2+0x7a>
 80013b4:	2000      	movs	r0, #0
 80013b6:	e7da      	b.n	800136e <__gedf2+0x82>
 80013b8:	2002      	movs	r0, #2
 80013ba:	4240      	negs	r0, r0
 80013bc:	e7d7      	b.n	800136e <__gedf2+0x82>
 80013be:	9b01      	ldr	r3, [sp, #4]
 80013c0:	4563      	cmp	r3, ip
 80013c2:	d0e6      	beq.n	8001392 <__gedf2+0xa6>
 80013c4:	e7cf      	b.n	8001366 <__gedf2+0x7a>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	000007ff 	.word	0x000007ff

080013cc <__ledf2>:
 80013cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ce:	4657      	mov	r7, sl
 80013d0:	464e      	mov	r6, r9
 80013d2:	4645      	mov	r5, r8
 80013d4:	46de      	mov	lr, fp
 80013d6:	b5e0      	push	{r5, r6, r7, lr}
 80013d8:	000d      	movs	r5, r1
 80013da:	030e      	lsls	r6, r1, #12
 80013dc:	0049      	lsls	r1, r1, #1
 80013de:	0d49      	lsrs	r1, r1, #21
 80013e0:	468a      	mov	sl, r1
 80013e2:	0fdf      	lsrs	r7, r3, #31
 80013e4:	0fe9      	lsrs	r1, r5, #31
 80013e6:	46bc      	mov	ip, r7
 80013e8:	b083      	sub	sp, #12
 80013ea:	4f2e      	ldr	r7, [pc, #184]	@ (80014a4 <__ledf2+0xd8>)
 80013ec:	0004      	movs	r4, r0
 80013ee:	4680      	mov	r8, r0
 80013f0:	9101      	str	r1, [sp, #4]
 80013f2:	0058      	lsls	r0, r3, #1
 80013f4:	0319      	lsls	r1, r3, #12
 80013f6:	4691      	mov	r9, r2
 80013f8:	0b36      	lsrs	r6, r6, #12
 80013fa:	0b09      	lsrs	r1, r1, #12
 80013fc:	0d40      	lsrs	r0, r0, #21
 80013fe:	45ba      	cmp	sl, r7
 8001400:	d01e      	beq.n	8001440 <__ledf2+0x74>
 8001402:	42b8      	cmp	r0, r7
 8001404:	d00d      	beq.n	8001422 <__ledf2+0x56>
 8001406:	4657      	mov	r7, sl
 8001408:	2f00      	cmp	r7, #0
 800140a:	d127      	bne.n	800145c <__ledf2+0x90>
 800140c:	4334      	orrs	r4, r6
 800140e:	2800      	cmp	r0, #0
 8001410:	d133      	bne.n	800147a <__ledf2+0xae>
 8001412:	430a      	orrs	r2, r1
 8001414:	d034      	beq.n	8001480 <__ledf2+0xb4>
 8001416:	2c00      	cmp	r4, #0
 8001418:	d140      	bne.n	800149c <__ledf2+0xd0>
 800141a:	4663      	mov	r3, ip
 800141c:	0058      	lsls	r0, r3, #1
 800141e:	3801      	subs	r0, #1
 8001420:	e015      	b.n	800144e <__ledf2+0x82>
 8001422:	4311      	orrs	r1, r2
 8001424:	d112      	bne.n	800144c <__ledf2+0x80>
 8001426:	4653      	mov	r3, sl
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <__ledf2+0x64>
 800142c:	4326      	orrs	r6, r4
 800142e:	d0f4      	beq.n	800141a <__ledf2+0x4e>
 8001430:	9b01      	ldr	r3, [sp, #4]
 8001432:	4563      	cmp	r3, ip
 8001434:	d01d      	beq.n	8001472 <__ledf2+0xa6>
 8001436:	2001      	movs	r0, #1
 8001438:	9b01      	ldr	r3, [sp, #4]
 800143a:	425f      	negs	r7, r3
 800143c:	4338      	orrs	r0, r7
 800143e:	e006      	b.n	800144e <__ledf2+0x82>
 8001440:	4326      	orrs	r6, r4
 8001442:	d103      	bne.n	800144c <__ledf2+0x80>
 8001444:	4550      	cmp	r0, sl
 8001446:	d1f6      	bne.n	8001436 <__ledf2+0x6a>
 8001448:	4311      	orrs	r1, r2
 800144a:	d01c      	beq.n	8001486 <__ledf2+0xba>
 800144c:	2002      	movs	r0, #2
 800144e:	b003      	add	sp, #12
 8001450:	bcf0      	pop	{r4, r5, r6, r7}
 8001452:	46bb      	mov	fp, r7
 8001454:	46b2      	mov	sl, r6
 8001456:	46a9      	mov	r9, r5
 8001458:	46a0      	mov	r8, r4
 800145a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145c:	2800      	cmp	r0, #0
 800145e:	d0ea      	beq.n	8001436 <__ledf2+0x6a>
 8001460:	9b01      	ldr	r3, [sp, #4]
 8001462:	4563      	cmp	r3, ip
 8001464:	d1e7      	bne.n	8001436 <__ledf2+0x6a>
 8001466:	4582      	cmp	sl, r0
 8001468:	dce5      	bgt.n	8001436 <__ledf2+0x6a>
 800146a:	db02      	blt.n	8001472 <__ledf2+0xa6>
 800146c:	428e      	cmp	r6, r1
 800146e:	d8e2      	bhi.n	8001436 <__ledf2+0x6a>
 8001470:	d00e      	beq.n	8001490 <__ledf2+0xc4>
 8001472:	9b01      	ldr	r3, [sp, #4]
 8001474:	0058      	lsls	r0, r3, #1
 8001476:	3801      	subs	r0, #1
 8001478:	e7e9      	b.n	800144e <__ledf2+0x82>
 800147a:	2c00      	cmp	r4, #0
 800147c:	d0cd      	beq.n	800141a <__ledf2+0x4e>
 800147e:	e7d7      	b.n	8001430 <__ledf2+0x64>
 8001480:	2c00      	cmp	r4, #0
 8001482:	d0e4      	beq.n	800144e <__ledf2+0x82>
 8001484:	e7d7      	b.n	8001436 <__ledf2+0x6a>
 8001486:	9b01      	ldr	r3, [sp, #4]
 8001488:	2000      	movs	r0, #0
 800148a:	4563      	cmp	r3, ip
 800148c:	d0df      	beq.n	800144e <__ledf2+0x82>
 800148e:	e7d2      	b.n	8001436 <__ledf2+0x6a>
 8001490:	45c8      	cmp	r8, r9
 8001492:	d8d0      	bhi.n	8001436 <__ledf2+0x6a>
 8001494:	2000      	movs	r0, #0
 8001496:	45c8      	cmp	r8, r9
 8001498:	d2d9      	bcs.n	800144e <__ledf2+0x82>
 800149a:	e7ea      	b.n	8001472 <__ledf2+0xa6>
 800149c:	9b01      	ldr	r3, [sp, #4]
 800149e:	4563      	cmp	r3, ip
 80014a0:	d0e4      	beq.n	800146c <__ledf2+0xa0>
 80014a2:	e7c8      	b.n	8001436 <__ledf2+0x6a>
 80014a4:	000007ff 	.word	0x000007ff

080014a8 <__aeabi_dmul>:
 80014a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014aa:	4657      	mov	r7, sl
 80014ac:	464e      	mov	r6, r9
 80014ae:	46de      	mov	lr, fp
 80014b0:	4645      	mov	r5, r8
 80014b2:	b5e0      	push	{r5, r6, r7, lr}
 80014b4:	001f      	movs	r7, r3
 80014b6:	030b      	lsls	r3, r1, #12
 80014b8:	0b1b      	lsrs	r3, r3, #12
 80014ba:	0016      	movs	r6, r2
 80014bc:	469a      	mov	sl, r3
 80014be:	0fca      	lsrs	r2, r1, #31
 80014c0:	004b      	lsls	r3, r1, #1
 80014c2:	0004      	movs	r4, r0
 80014c4:	4691      	mov	r9, r2
 80014c6:	b085      	sub	sp, #20
 80014c8:	0d5b      	lsrs	r3, r3, #21
 80014ca:	d100      	bne.n	80014ce <__aeabi_dmul+0x26>
 80014cc:	e1cf      	b.n	800186e <__aeabi_dmul+0x3c6>
 80014ce:	4acd      	ldr	r2, [pc, #820]	@ (8001804 <__aeabi_dmul+0x35c>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d055      	beq.n	8001580 <__aeabi_dmul+0xd8>
 80014d4:	4651      	mov	r1, sl
 80014d6:	0f42      	lsrs	r2, r0, #29
 80014d8:	00c9      	lsls	r1, r1, #3
 80014da:	430a      	orrs	r2, r1
 80014dc:	2180      	movs	r1, #128	@ 0x80
 80014de:	0409      	lsls	r1, r1, #16
 80014e0:	4311      	orrs	r1, r2
 80014e2:	00c2      	lsls	r2, r0, #3
 80014e4:	4690      	mov	r8, r2
 80014e6:	4ac8      	ldr	r2, [pc, #800]	@ (8001808 <__aeabi_dmul+0x360>)
 80014e8:	468a      	mov	sl, r1
 80014ea:	4693      	mov	fp, r2
 80014ec:	449b      	add	fp, r3
 80014ee:	2300      	movs	r3, #0
 80014f0:	2500      	movs	r5, #0
 80014f2:	9302      	str	r3, [sp, #8]
 80014f4:	033c      	lsls	r4, r7, #12
 80014f6:	007b      	lsls	r3, r7, #1
 80014f8:	0ffa      	lsrs	r2, r7, #31
 80014fa:	9601      	str	r6, [sp, #4]
 80014fc:	0b24      	lsrs	r4, r4, #12
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	9200      	str	r2, [sp, #0]
 8001502:	d100      	bne.n	8001506 <__aeabi_dmul+0x5e>
 8001504:	e188      	b.n	8001818 <__aeabi_dmul+0x370>
 8001506:	4abf      	ldr	r2, [pc, #764]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d100      	bne.n	800150e <__aeabi_dmul+0x66>
 800150c:	e092      	b.n	8001634 <__aeabi_dmul+0x18c>
 800150e:	4abe      	ldr	r2, [pc, #760]	@ (8001808 <__aeabi_dmul+0x360>)
 8001510:	4694      	mov	ip, r2
 8001512:	4463      	add	r3, ip
 8001514:	449b      	add	fp, r3
 8001516:	2d0a      	cmp	r5, #10
 8001518:	dc42      	bgt.n	80015a0 <__aeabi_dmul+0xf8>
 800151a:	00e4      	lsls	r4, r4, #3
 800151c:	0f73      	lsrs	r3, r6, #29
 800151e:	4323      	orrs	r3, r4
 8001520:	2480      	movs	r4, #128	@ 0x80
 8001522:	4649      	mov	r1, r9
 8001524:	0424      	lsls	r4, r4, #16
 8001526:	431c      	orrs	r4, r3
 8001528:	00f3      	lsls	r3, r6, #3
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	9b00      	ldr	r3, [sp, #0]
 800152e:	2000      	movs	r0, #0
 8001530:	4059      	eors	r1, r3
 8001532:	b2cb      	uxtb	r3, r1
 8001534:	9303      	str	r3, [sp, #12]
 8001536:	2d02      	cmp	r5, #2
 8001538:	dc00      	bgt.n	800153c <__aeabi_dmul+0x94>
 800153a:	e094      	b.n	8001666 <__aeabi_dmul+0x1be>
 800153c:	2301      	movs	r3, #1
 800153e:	40ab      	lsls	r3, r5
 8001540:	001d      	movs	r5, r3
 8001542:	23a6      	movs	r3, #166	@ 0xa6
 8001544:	002a      	movs	r2, r5
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	401a      	ands	r2, r3
 800154a:	421d      	tst	r5, r3
 800154c:	d000      	beq.n	8001550 <__aeabi_dmul+0xa8>
 800154e:	e229      	b.n	80019a4 <__aeabi_dmul+0x4fc>
 8001550:	2390      	movs	r3, #144	@ 0x90
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	421d      	tst	r5, r3
 8001556:	d100      	bne.n	800155a <__aeabi_dmul+0xb2>
 8001558:	e24d      	b.n	80019f6 <__aeabi_dmul+0x54e>
 800155a:	2300      	movs	r3, #0
 800155c:	2480      	movs	r4, #128	@ 0x80
 800155e:	4699      	mov	r9, r3
 8001560:	0324      	lsls	r4, r4, #12
 8001562:	4ba8      	ldr	r3, [pc, #672]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001564:	0010      	movs	r0, r2
 8001566:	464a      	mov	r2, r9
 8001568:	051b      	lsls	r3, r3, #20
 800156a:	4323      	orrs	r3, r4
 800156c:	07d2      	lsls	r2, r2, #31
 800156e:	4313      	orrs	r3, r2
 8001570:	0019      	movs	r1, r3
 8001572:	b005      	add	sp, #20
 8001574:	bcf0      	pop	{r4, r5, r6, r7}
 8001576:	46bb      	mov	fp, r7
 8001578:	46b2      	mov	sl, r6
 800157a:	46a9      	mov	r9, r5
 800157c:	46a0      	mov	r8, r4
 800157e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001580:	4652      	mov	r2, sl
 8001582:	4302      	orrs	r2, r0
 8001584:	4690      	mov	r8, r2
 8001586:	d000      	beq.n	800158a <__aeabi_dmul+0xe2>
 8001588:	e1ac      	b.n	80018e4 <__aeabi_dmul+0x43c>
 800158a:	469b      	mov	fp, r3
 800158c:	2302      	movs	r3, #2
 800158e:	4692      	mov	sl, r2
 8001590:	2508      	movs	r5, #8
 8001592:	9302      	str	r3, [sp, #8]
 8001594:	e7ae      	b.n	80014f4 <__aeabi_dmul+0x4c>
 8001596:	9b00      	ldr	r3, [sp, #0]
 8001598:	46a2      	mov	sl, r4
 800159a:	4699      	mov	r9, r3
 800159c:	9b01      	ldr	r3, [sp, #4]
 800159e:	4698      	mov	r8, r3
 80015a0:	9b02      	ldr	r3, [sp, #8]
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dmul+0x100>
 80015a6:	e1ca      	b.n	800193e <__aeabi_dmul+0x496>
 80015a8:	2b03      	cmp	r3, #3
 80015aa:	d100      	bne.n	80015ae <__aeabi_dmul+0x106>
 80015ac:	e192      	b.n	80018d4 <__aeabi_dmul+0x42c>
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d110      	bne.n	80015d4 <__aeabi_dmul+0x12c>
 80015b2:	2300      	movs	r3, #0
 80015b4:	2400      	movs	r4, #0
 80015b6:	2200      	movs	r2, #0
 80015b8:	e7d4      	b.n	8001564 <__aeabi_dmul+0xbc>
 80015ba:	2201      	movs	r2, #1
 80015bc:	087b      	lsrs	r3, r7, #1
 80015be:	403a      	ands	r2, r7
 80015c0:	4313      	orrs	r3, r2
 80015c2:	4652      	mov	r2, sl
 80015c4:	07d2      	lsls	r2, r2, #31
 80015c6:	4313      	orrs	r3, r2
 80015c8:	4698      	mov	r8, r3
 80015ca:	4653      	mov	r3, sl
 80015cc:	085b      	lsrs	r3, r3, #1
 80015ce:	469a      	mov	sl, r3
 80015d0:	9b03      	ldr	r3, [sp, #12]
 80015d2:	4699      	mov	r9, r3
 80015d4:	465b      	mov	r3, fp
 80015d6:	1c58      	adds	r0, r3, #1
 80015d8:	2380      	movs	r3, #128	@ 0x80
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	445b      	add	r3, fp
 80015de:	2b00      	cmp	r3, #0
 80015e0:	dc00      	bgt.n	80015e4 <__aeabi_dmul+0x13c>
 80015e2:	e1b1      	b.n	8001948 <__aeabi_dmul+0x4a0>
 80015e4:	4642      	mov	r2, r8
 80015e6:	0752      	lsls	r2, r2, #29
 80015e8:	d00b      	beq.n	8001602 <__aeabi_dmul+0x15a>
 80015ea:	220f      	movs	r2, #15
 80015ec:	4641      	mov	r1, r8
 80015ee:	400a      	ands	r2, r1
 80015f0:	2a04      	cmp	r2, #4
 80015f2:	d006      	beq.n	8001602 <__aeabi_dmul+0x15a>
 80015f4:	4642      	mov	r2, r8
 80015f6:	1d11      	adds	r1, r2, #4
 80015f8:	4541      	cmp	r1, r8
 80015fa:	4192      	sbcs	r2, r2
 80015fc:	4688      	mov	r8, r1
 80015fe:	4252      	negs	r2, r2
 8001600:	4492      	add	sl, r2
 8001602:	4652      	mov	r2, sl
 8001604:	01d2      	lsls	r2, r2, #7
 8001606:	d506      	bpl.n	8001616 <__aeabi_dmul+0x16e>
 8001608:	4652      	mov	r2, sl
 800160a:	4b80      	ldr	r3, [pc, #512]	@ (800180c <__aeabi_dmul+0x364>)
 800160c:	401a      	ands	r2, r3
 800160e:	2380      	movs	r3, #128	@ 0x80
 8001610:	4692      	mov	sl, r2
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	18c3      	adds	r3, r0, r3
 8001616:	4a7e      	ldr	r2, [pc, #504]	@ (8001810 <__aeabi_dmul+0x368>)
 8001618:	4293      	cmp	r3, r2
 800161a:	dd00      	ble.n	800161e <__aeabi_dmul+0x176>
 800161c:	e18f      	b.n	800193e <__aeabi_dmul+0x496>
 800161e:	4642      	mov	r2, r8
 8001620:	08d1      	lsrs	r1, r2, #3
 8001622:	4652      	mov	r2, sl
 8001624:	0752      	lsls	r2, r2, #29
 8001626:	430a      	orrs	r2, r1
 8001628:	4651      	mov	r1, sl
 800162a:	055b      	lsls	r3, r3, #21
 800162c:	024c      	lsls	r4, r1, #9
 800162e:	0b24      	lsrs	r4, r4, #12
 8001630:	0d5b      	lsrs	r3, r3, #21
 8001632:	e797      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001634:	4b73      	ldr	r3, [pc, #460]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001636:	4326      	orrs	r6, r4
 8001638:	469c      	mov	ip, r3
 800163a:	44e3      	add	fp, ip
 800163c:	2e00      	cmp	r6, #0
 800163e:	d100      	bne.n	8001642 <__aeabi_dmul+0x19a>
 8001640:	e16f      	b.n	8001922 <__aeabi_dmul+0x47a>
 8001642:	2303      	movs	r3, #3
 8001644:	4649      	mov	r1, r9
 8001646:	431d      	orrs	r5, r3
 8001648:	9b00      	ldr	r3, [sp, #0]
 800164a:	4059      	eors	r1, r3
 800164c:	b2cb      	uxtb	r3, r1
 800164e:	9303      	str	r3, [sp, #12]
 8001650:	2d0a      	cmp	r5, #10
 8001652:	dd00      	ble.n	8001656 <__aeabi_dmul+0x1ae>
 8001654:	e133      	b.n	80018be <__aeabi_dmul+0x416>
 8001656:	2301      	movs	r3, #1
 8001658:	40ab      	lsls	r3, r5
 800165a:	001d      	movs	r5, r3
 800165c:	2303      	movs	r3, #3
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2288      	movs	r2, #136	@ 0x88
 8001662:	422a      	tst	r2, r5
 8001664:	d197      	bne.n	8001596 <__aeabi_dmul+0xee>
 8001666:	4642      	mov	r2, r8
 8001668:	4643      	mov	r3, r8
 800166a:	0412      	lsls	r2, r2, #16
 800166c:	0c12      	lsrs	r2, r2, #16
 800166e:	0016      	movs	r6, r2
 8001670:	9801      	ldr	r0, [sp, #4]
 8001672:	0c1d      	lsrs	r5, r3, #16
 8001674:	0c03      	lsrs	r3, r0, #16
 8001676:	0400      	lsls	r0, r0, #16
 8001678:	0c00      	lsrs	r0, r0, #16
 800167a:	4346      	muls	r6, r0
 800167c:	46b4      	mov	ip, r6
 800167e:	001e      	movs	r6, r3
 8001680:	436e      	muls	r6, r5
 8001682:	9600      	str	r6, [sp, #0]
 8001684:	0016      	movs	r6, r2
 8001686:	0007      	movs	r7, r0
 8001688:	435e      	muls	r6, r3
 800168a:	4661      	mov	r1, ip
 800168c:	46b0      	mov	r8, r6
 800168e:	436f      	muls	r7, r5
 8001690:	0c0e      	lsrs	r6, r1, #16
 8001692:	44b8      	add	r8, r7
 8001694:	4446      	add	r6, r8
 8001696:	42b7      	cmp	r7, r6
 8001698:	d905      	bls.n	80016a6 <__aeabi_dmul+0x1fe>
 800169a:	2180      	movs	r1, #128	@ 0x80
 800169c:	0249      	lsls	r1, r1, #9
 800169e:	4688      	mov	r8, r1
 80016a0:	9f00      	ldr	r7, [sp, #0]
 80016a2:	4447      	add	r7, r8
 80016a4:	9700      	str	r7, [sp, #0]
 80016a6:	4661      	mov	r1, ip
 80016a8:	0409      	lsls	r1, r1, #16
 80016aa:	0c09      	lsrs	r1, r1, #16
 80016ac:	0c37      	lsrs	r7, r6, #16
 80016ae:	0436      	lsls	r6, r6, #16
 80016b0:	468c      	mov	ip, r1
 80016b2:	0031      	movs	r1, r6
 80016b4:	4461      	add	r1, ip
 80016b6:	9101      	str	r1, [sp, #4]
 80016b8:	0011      	movs	r1, r2
 80016ba:	0c26      	lsrs	r6, r4, #16
 80016bc:	0424      	lsls	r4, r4, #16
 80016be:	0c24      	lsrs	r4, r4, #16
 80016c0:	4361      	muls	r1, r4
 80016c2:	468c      	mov	ip, r1
 80016c4:	0021      	movs	r1, r4
 80016c6:	4369      	muls	r1, r5
 80016c8:	4689      	mov	r9, r1
 80016ca:	4661      	mov	r1, ip
 80016cc:	0c09      	lsrs	r1, r1, #16
 80016ce:	4688      	mov	r8, r1
 80016d0:	4372      	muls	r2, r6
 80016d2:	444a      	add	r2, r9
 80016d4:	4442      	add	r2, r8
 80016d6:	4375      	muls	r5, r6
 80016d8:	4591      	cmp	r9, r2
 80016da:	d903      	bls.n	80016e4 <__aeabi_dmul+0x23c>
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	0249      	lsls	r1, r1, #9
 80016e0:	4688      	mov	r8, r1
 80016e2:	4445      	add	r5, r8
 80016e4:	0c11      	lsrs	r1, r2, #16
 80016e6:	4688      	mov	r8, r1
 80016e8:	4661      	mov	r1, ip
 80016ea:	0409      	lsls	r1, r1, #16
 80016ec:	0c09      	lsrs	r1, r1, #16
 80016ee:	468c      	mov	ip, r1
 80016f0:	0412      	lsls	r2, r2, #16
 80016f2:	4462      	add	r2, ip
 80016f4:	18b9      	adds	r1, r7, r2
 80016f6:	9102      	str	r1, [sp, #8]
 80016f8:	4651      	mov	r1, sl
 80016fa:	0c09      	lsrs	r1, r1, #16
 80016fc:	468c      	mov	ip, r1
 80016fe:	4651      	mov	r1, sl
 8001700:	040f      	lsls	r7, r1, #16
 8001702:	0c3f      	lsrs	r7, r7, #16
 8001704:	0039      	movs	r1, r7
 8001706:	4341      	muls	r1, r0
 8001708:	4445      	add	r5, r8
 800170a:	4688      	mov	r8, r1
 800170c:	4661      	mov	r1, ip
 800170e:	4341      	muls	r1, r0
 8001710:	468a      	mov	sl, r1
 8001712:	4641      	mov	r1, r8
 8001714:	4660      	mov	r0, ip
 8001716:	0c09      	lsrs	r1, r1, #16
 8001718:	4689      	mov	r9, r1
 800171a:	4358      	muls	r0, r3
 800171c:	437b      	muls	r3, r7
 800171e:	4453      	add	r3, sl
 8001720:	444b      	add	r3, r9
 8001722:	459a      	cmp	sl, r3
 8001724:	d903      	bls.n	800172e <__aeabi_dmul+0x286>
 8001726:	2180      	movs	r1, #128	@ 0x80
 8001728:	0249      	lsls	r1, r1, #9
 800172a:	4689      	mov	r9, r1
 800172c:	4448      	add	r0, r9
 800172e:	0c19      	lsrs	r1, r3, #16
 8001730:	4689      	mov	r9, r1
 8001732:	4641      	mov	r1, r8
 8001734:	0409      	lsls	r1, r1, #16
 8001736:	0c09      	lsrs	r1, r1, #16
 8001738:	4688      	mov	r8, r1
 800173a:	0039      	movs	r1, r7
 800173c:	4361      	muls	r1, r4
 800173e:	041b      	lsls	r3, r3, #16
 8001740:	4443      	add	r3, r8
 8001742:	4688      	mov	r8, r1
 8001744:	4661      	mov	r1, ip
 8001746:	434c      	muls	r4, r1
 8001748:	4371      	muls	r1, r6
 800174a:	468c      	mov	ip, r1
 800174c:	4641      	mov	r1, r8
 800174e:	4377      	muls	r7, r6
 8001750:	0c0e      	lsrs	r6, r1, #16
 8001752:	193f      	adds	r7, r7, r4
 8001754:	19f6      	adds	r6, r6, r7
 8001756:	4448      	add	r0, r9
 8001758:	42b4      	cmp	r4, r6
 800175a:	d903      	bls.n	8001764 <__aeabi_dmul+0x2bc>
 800175c:	2180      	movs	r1, #128	@ 0x80
 800175e:	0249      	lsls	r1, r1, #9
 8001760:	4689      	mov	r9, r1
 8001762:	44cc      	add	ip, r9
 8001764:	9902      	ldr	r1, [sp, #8]
 8001766:	9f00      	ldr	r7, [sp, #0]
 8001768:	4689      	mov	r9, r1
 800176a:	0431      	lsls	r1, r6, #16
 800176c:	444f      	add	r7, r9
 800176e:	4689      	mov	r9, r1
 8001770:	4641      	mov	r1, r8
 8001772:	4297      	cmp	r7, r2
 8001774:	4192      	sbcs	r2, r2
 8001776:	040c      	lsls	r4, r1, #16
 8001778:	0c24      	lsrs	r4, r4, #16
 800177a:	444c      	add	r4, r9
 800177c:	18ff      	adds	r7, r7, r3
 800177e:	4252      	negs	r2, r2
 8001780:	1964      	adds	r4, r4, r5
 8001782:	18a1      	adds	r1, r4, r2
 8001784:	429f      	cmp	r7, r3
 8001786:	419b      	sbcs	r3, r3
 8001788:	4688      	mov	r8, r1
 800178a:	4682      	mov	sl, r0
 800178c:	425b      	negs	r3, r3
 800178e:	4699      	mov	r9, r3
 8001790:	4590      	cmp	r8, r2
 8001792:	4192      	sbcs	r2, r2
 8001794:	42ac      	cmp	r4, r5
 8001796:	41a4      	sbcs	r4, r4
 8001798:	44c2      	add	sl, r8
 800179a:	44d1      	add	r9, sl
 800179c:	4252      	negs	r2, r2
 800179e:	4264      	negs	r4, r4
 80017a0:	4314      	orrs	r4, r2
 80017a2:	4599      	cmp	r9, r3
 80017a4:	419b      	sbcs	r3, r3
 80017a6:	4582      	cmp	sl, r0
 80017a8:	4192      	sbcs	r2, r2
 80017aa:	425b      	negs	r3, r3
 80017ac:	4252      	negs	r2, r2
 80017ae:	4313      	orrs	r3, r2
 80017b0:	464a      	mov	r2, r9
 80017b2:	0c36      	lsrs	r6, r6, #16
 80017b4:	19a4      	adds	r4, r4, r6
 80017b6:	18e3      	adds	r3, r4, r3
 80017b8:	4463      	add	r3, ip
 80017ba:	025b      	lsls	r3, r3, #9
 80017bc:	0dd2      	lsrs	r2, r2, #23
 80017be:	431a      	orrs	r2, r3
 80017c0:	9901      	ldr	r1, [sp, #4]
 80017c2:	4692      	mov	sl, r2
 80017c4:	027a      	lsls	r2, r7, #9
 80017c6:	430a      	orrs	r2, r1
 80017c8:	1e50      	subs	r0, r2, #1
 80017ca:	4182      	sbcs	r2, r0
 80017cc:	0dff      	lsrs	r7, r7, #23
 80017ce:	4317      	orrs	r7, r2
 80017d0:	464a      	mov	r2, r9
 80017d2:	0252      	lsls	r2, r2, #9
 80017d4:	4317      	orrs	r7, r2
 80017d6:	46b8      	mov	r8, r7
 80017d8:	01db      	lsls	r3, r3, #7
 80017da:	d500      	bpl.n	80017de <__aeabi_dmul+0x336>
 80017dc:	e6ed      	b.n	80015ba <__aeabi_dmul+0x112>
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <__aeabi_dmul+0x36c>)
 80017e0:	9a03      	ldr	r2, [sp, #12]
 80017e2:	445b      	add	r3, fp
 80017e4:	4691      	mov	r9, r2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	dc00      	bgt.n	80017ec <__aeabi_dmul+0x344>
 80017ea:	e0ac      	b.n	8001946 <__aeabi_dmul+0x49e>
 80017ec:	003a      	movs	r2, r7
 80017ee:	0752      	lsls	r2, r2, #29
 80017f0:	d100      	bne.n	80017f4 <__aeabi_dmul+0x34c>
 80017f2:	e710      	b.n	8001616 <__aeabi_dmul+0x16e>
 80017f4:	220f      	movs	r2, #15
 80017f6:	4658      	mov	r0, fp
 80017f8:	403a      	ands	r2, r7
 80017fa:	2a04      	cmp	r2, #4
 80017fc:	d000      	beq.n	8001800 <__aeabi_dmul+0x358>
 80017fe:	e6f9      	b.n	80015f4 <__aeabi_dmul+0x14c>
 8001800:	e709      	b.n	8001616 <__aeabi_dmul+0x16e>
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	000007ff 	.word	0x000007ff
 8001808:	fffffc01 	.word	0xfffffc01
 800180c:	feffffff 	.word	0xfeffffff
 8001810:	000007fe 	.word	0x000007fe
 8001814:	000003ff 	.word	0x000003ff
 8001818:	0022      	movs	r2, r4
 800181a:	4332      	orrs	r2, r6
 800181c:	d06f      	beq.n	80018fe <__aeabi_dmul+0x456>
 800181e:	2c00      	cmp	r4, #0
 8001820:	d100      	bne.n	8001824 <__aeabi_dmul+0x37c>
 8001822:	e0c2      	b.n	80019aa <__aeabi_dmul+0x502>
 8001824:	0020      	movs	r0, r4
 8001826:	f000 fddf 	bl	80023e8 <__clzsi2>
 800182a:	0002      	movs	r2, r0
 800182c:	0003      	movs	r3, r0
 800182e:	3a0b      	subs	r2, #11
 8001830:	201d      	movs	r0, #29
 8001832:	1a82      	subs	r2, r0, r2
 8001834:	0030      	movs	r0, r6
 8001836:	0019      	movs	r1, r3
 8001838:	40d0      	lsrs	r0, r2
 800183a:	3908      	subs	r1, #8
 800183c:	408c      	lsls	r4, r1
 800183e:	0002      	movs	r2, r0
 8001840:	4322      	orrs	r2, r4
 8001842:	0034      	movs	r4, r6
 8001844:	408c      	lsls	r4, r1
 8001846:	4659      	mov	r1, fp
 8001848:	1acb      	subs	r3, r1, r3
 800184a:	4986      	ldr	r1, [pc, #536]	@ (8001a64 <__aeabi_dmul+0x5bc>)
 800184c:	468b      	mov	fp, r1
 800184e:	449b      	add	fp, r3
 8001850:	2d0a      	cmp	r5, #10
 8001852:	dd00      	ble.n	8001856 <__aeabi_dmul+0x3ae>
 8001854:	e6a4      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001856:	4649      	mov	r1, r9
 8001858:	9b00      	ldr	r3, [sp, #0]
 800185a:	9401      	str	r4, [sp, #4]
 800185c:	4059      	eors	r1, r3
 800185e:	b2cb      	uxtb	r3, r1
 8001860:	0014      	movs	r4, r2
 8001862:	2000      	movs	r0, #0
 8001864:	9303      	str	r3, [sp, #12]
 8001866:	2d02      	cmp	r5, #2
 8001868:	dd00      	ble.n	800186c <__aeabi_dmul+0x3c4>
 800186a:	e667      	b.n	800153c <__aeabi_dmul+0x94>
 800186c:	e6fb      	b.n	8001666 <__aeabi_dmul+0x1be>
 800186e:	4653      	mov	r3, sl
 8001870:	4303      	orrs	r3, r0
 8001872:	4698      	mov	r8, r3
 8001874:	d03c      	beq.n	80018f0 <__aeabi_dmul+0x448>
 8001876:	4653      	mov	r3, sl
 8001878:	2b00      	cmp	r3, #0
 800187a:	d100      	bne.n	800187e <__aeabi_dmul+0x3d6>
 800187c:	e0a3      	b.n	80019c6 <__aeabi_dmul+0x51e>
 800187e:	4650      	mov	r0, sl
 8001880:	f000 fdb2 	bl	80023e8 <__clzsi2>
 8001884:	230b      	movs	r3, #11
 8001886:	425b      	negs	r3, r3
 8001888:	469c      	mov	ip, r3
 800188a:	0002      	movs	r2, r0
 800188c:	4484      	add	ip, r0
 800188e:	0011      	movs	r1, r2
 8001890:	4650      	mov	r0, sl
 8001892:	3908      	subs	r1, #8
 8001894:	4088      	lsls	r0, r1
 8001896:	231d      	movs	r3, #29
 8001898:	4680      	mov	r8, r0
 800189a:	4660      	mov	r0, ip
 800189c:	1a1b      	subs	r3, r3, r0
 800189e:	0020      	movs	r0, r4
 80018a0:	40d8      	lsrs	r0, r3
 80018a2:	0003      	movs	r3, r0
 80018a4:	4640      	mov	r0, r8
 80018a6:	4303      	orrs	r3, r0
 80018a8:	469a      	mov	sl, r3
 80018aa:	0023      	movs	r3, r4
 80018ac:	408b      	lsls	r3, r1
 80018ae:	4698      	mov	r8, r3
 80018b0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a64 <__aeabi_dmul+0x5bc>)
 80018b2:	2500      	movs	r5, #0
 80018b4:	1a9b      	subs	r3, r3, r2
 80018b6:	469b      	mov	fp, r3
 80018b8:	2300      	movs	r3, #0
 80018ba:	9302      	str	r3, [sp, #8]
 80018bc:	e61a      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018be:	2d0f      	cmp	r5, #15
 80018c0:	d000      	beq.n	80018c4 <__aeabi_dmul+0x41c>
 80018c2:	e0c9      	b.n	8001a58 <__aeabi_dmul+0x5b0>
 80018c4:	2380      	movs	r3, #128	@ 0x80
 80018c6:	4652      	mov	r2, sl
 80018c8:	031b      	lsls	r3, r3, #12
 80018ca:	421a      	tst	r2, r3
 80018cc:	d002      	beq.n	80018d4 <__aeabi_dmul+0x42c>
 80018ce:	421c      	tst	r4, r3
 80018d0:	d100      	bne.n	80018d4 <__aeabi_dmul+0x42c>
 80018d2:	e092      	b.n	80019fa <__aeabi_dmul+0x552>
 80018d4:	2480      	movs	r4, #128	@ 0x80
 80018d6:	4653      	mov	r3, sl
 80018d8:	0324      	lsls	r4, r4, #12
 80018da:	431c      	orrs	r4, r3
 80018dc:	0324      	lsls	r4, r4, #12
 80018de:	4642      	mov	r2, r8
 80018e0:	0b24      	lsrs	r4, r4, #12
 80018e2:	e63e      	b.n	8001562 <__aeabi_dmul+0xba>
 80018e4:	469b      	mov	fp, r3
 80018e6:	2303      	movs	r3, #3
 80018e8:	4680      	mov	r8, r0
 80018ea:	250c      	movs	r5, #12
 80018ec:	9302      	str	r3, [sp, #8]
 80018ee:	e601      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018f0:	2300      	movs	r3, #0
 80018f2:	469a      	mov	sl, r3
 80018f4:	469b      	mov	fp, r3
 80018f6:	3301      	adds	r3, #1
 80018f8:	2504      	movs	r5, #4
 80018fa:	9302      	str	r3, [sp, #8]
 80018fc:	e5fa      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018fe:	2101      	movs	r1, #1
 8001900:	430d      	orrs	r5, r1
 8001902:	2d0a      	cmp	r5, #10
 8001904:	dd00      	ble.n	8001908 <__aeabi_dmul+0x460>
 8001906:	e64b      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001908:	4649      	mov	r1, r9
 800190a:	9800      	ldr	r0, [sp, #0]
 800190c:	4041      	eors	r1, r0
 800190e:	b2c9      	uxtb	r1, r1
 8001910:	9103      	str	r1, [sp, #12]
 8001912:	2d02      	cmp	r5, #2
 8001914:	dc00      	bgt.n	8001918 <__aeabi_dmul+0x470>
 8001916:	e096      	b.n	8001a46 <__aeabi_dmul+0x59e>
 8001918:	2300      	movs	r3, #0
 800191a:	2400      	movs	r4, #0
 800191c:	2001      	movs	r0, #1
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	e60c      	b.n	800153c <__aeabi_dmul+0x94>
 8001922:	4649      	mov	r1, r9
 8001924:	2302      	movs	r3, #2
 8001926:	9a00      	ldr	r2, [sp, #0]
 8001928:	432b      	orrs	r3, r5
 800192a:	4051      	eors	r1, r2
 800192c:	b2ca      	uxtb	r2, r1
 800192e:	9203      	str	r2, [sp, #12]
 8001930:	2b0a      	cmp	r3, #10
 8001932:	dd00      	ble.n	8001936 <__aeabi_dmul+0x48e>
 8001934:	e634      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001936:	2d00      	cmp	r5, #0
 8001938:	d157      	bne.n	80019ea <__aeabi_dmul+0x542>
 800193a:	9b03      	ldr	r3, [sp, #12]
 800193c:	4699      	mov	r9, r3
 800193e:	2400      	movs	r4, #0
 8001940:	2200      	movs	r2, #0
 8001942:	4b49      	ldr	r3, [pc, #292]	@ (8001a68 <__aeabi_dmul+0x5c0>)
 8001944:	e60e      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001946:	4658      	mov	r0, fp
 8001948:	2101      	movs	r1, #1
 800194a:	1ac9      	subs	r1, r1, r3
 800194c:	2938      	cmp	r1, #56	@ 0x38
 800194e:	dd00      	ble.n	8001952 <__aeabi_dmul+0x4aa>
 8001950:	e62f      	b.n	80015b2 <__aeabi_dmul+0x10a>
 8001952:	291f      	cmp	r1, #31
 8001954:	dd56      	ble.n	8001a04 <__aeabi_dmul+0x55c>
 8001956:	221f      	movs	r2, #31
 8001958:	4654      	mov	r4, sl
 800195a:	4252      	negs	r2, r2
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	40dc      	lsrs	r4, r3
 8001960:	2920      	cmp	r1, #32
 8001962:	d007      	beq.n	8001974 <__aeabi_dmul+0x4cc>
 8001964:	4b41      	ldr	r3, [pc, #260]	@ (8001a6c <__aeabi_dmul+0x5c4>)
 8001966:	4642      	mov	r2, r8
 8001968:	469c      	mov	ip, r3
 800196a:	4653      	mov	r3, sl
 800196c:	4460      	add	r0, ip
 800196e:	4083      	lsls	r3, r0
 8001970:	431a      	orrs	r2, r3
 8001972:	4690      	mov	r8, r2
 8001974:	4642      	mov	r2, r8
 8001976:	2107      	movs	r1, #7
 8001978:	1e53      	subs	r3, r2, #1
 800197a:	419a      	sbcs	r2, r3
 800197c:	000b      	movs	r3, r1
 800197e:	4322      	orrs	r2, r4
 8001980:	4013      	ands	r3, r2
 8001982:	2400      	movs	r4, #0
 8001984:	4211      	tst	r1, r2
 8001986:	d009      	beq.n	800199c <__aeabi_dmul+0x4f4>
 8001988:	230f      	movs	r3, #15
 800198a:	4013      	ands	r3, r2
 800198c:	2b04      	cmp	r3, #4
 800198e:	d05d      	beq.n	8001a4c <__aeabi_dmul+0x5a4>
 8001990:	1d11      	adds	r1, r2, #4
 8001992:	4291      	cmp	r1, r2
 8001994:	419b      	sbcs	r3, r3
 8001996:	000a      	movs	r2, r1
 8001998:	425b      	negs	r3, r3
 800199a:	075b      	lsls	r3, r3, #29
 800199c:	08d2      	lsrs	r2, r2, #3
 800199e:	431a      	orrs	r2, r3
 80019a0:	2300      	movs	r3, #0
 80019a2:	e5df      	b.n	8001564 <__aeabi_dmul+0xbc>
 80019a4:	9b03      	ldr	r3, [sp, #12]
 80019a6:	4699      	mov	r9, r3
 80019a8:	e5fa      	b.n	80015a0 <__aeabi_dmul+0xf8>
 80019aa:	9801      	ldr	r0, [sp, #4]
 80019ac:	f000 fd1c 	bl	80023e8 <__clzsi2>
 80019b0:	0002      	movs	r2, r0
 80019b2:	0003      	movs	r3, r0
 80019b4:	3215      	adds	r2, #21
 80019b6:	3320      	adds	r3, #32
 80019b8:	2a1c      	cmp	r2, #28
 80019ba:	dc00      	bgt.n	80019be <__aeabi_dmul+0x516>
 80019bc:	e738      	b.n	8001830 <__aeabi_dmul+0x388>
 80019be:	9a01      	ldr	r2, [sp, #4]
 80019c0:	3808      	subs	r0, #8
 80019c2:	4082      	lsls	r2, r0
 80019c4:	e73f      	b.n	8001846 <__aeabi_dmul+0x39e>
 80019c6:	f000 fd0f 	bl	80023e8 <__clzsi2>
 80019ca:	2315      	movs	r3, #21
 80019cc:	469c      	mov	ip, r3
 80019ce:	4484      	add	ip, r0
 80019d0:	0002      	movs	r2, r0
 80019d2:	4663      	mov	r3, ip
 80019d4:	3220      	adds	r2, #32
 80019d6:	2b1c      	cmp	r3, #28
 80019d8:	dc00      	bgt.n	80019dc <__aeabi_dmul+0x534>
 80019da:	e758      	b.n	800188e <__aeabi_dmul+0x3e6>
 80019dc:	2300      	movs	r3, #0
 80019de:	4698      	mov	r8, r3
 80019e0:	0023      	movs	r3, r4
 80019e2:	3808      	subs	r0, #8
 80019e4:	4083      	lsls	r3, r0
 80019e6:	469a      	mov	sl, r3
 80019e8:	e762      	b.n	80018b0 <__aeabi_dmul+0x408>
 80019ea:	001d      	movs	r5, r3
 80019ec:	2300      	movs	r3, #0
 80019ee:	2400      	movs	r4, #0
 80019f0:	2002      	movs	r0, #2
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	e5a2      	b.n	800153c <__aeabi_dmul+0x94>
 80019f6:	9002      	str	r0, [sp, #8]
 80019f8:	e632      	b.n	8001660 <__aeabi_dmul+0x1b8>
 80019fa:	431c      	orrs	r4, r3
 80019fc:	9b00      	ldr	r3, [sp, #0]
 80019fe:	9a01      	ldr	r2, [sp, #4]
 8001a00:	4699      	mov	r9, r3
 8001a02:	e5ae      	b.n	8001562 <__aeabi_dmul+0xba>
 8001a04:	4b1a      	ldr	r3, [pc, #104]	@ (8001a70 <__aeabi_dmul+0x5c8>)
 8001a06:	4652      	mov	r2, sl
 8001a08:	18c3      	adds	r3, r0, r3
 8001a0a:	4640      	mov	r0, r8
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	40c8      	lsrs	r0, r1
 8001a10:	4302      	orrs	r2, r0
 8001a12:	4640      	mov	r0, r8
 8001a14:	4098      	lsls	r0, r3
 8001a16:	0003      	movs	r3, r0
 8001a18:	1e58      	subs	r0, r3, #1
 8001a1a:	4183      	sbcs	r3, r0
 8001a1c:	4654      	mov	r4, sl
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	40cc      	lsrs	r4, r1
 8001a22:	0753      	lsls	r3, r2, #29
 8001a24:	d009      	beq.n	8001a3a <__aeabi_dmul+0x592>
 8001a26:	230f      	movs	r3, #15
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d005      	beq.n	8001a3a <__aeabi_dmul+0x592>
 8001a2e:	1d13      	adds	r3, r2, #4
 8001a30:	4293      	cmp	r3, r2
 8001a32:	4192      	sbcs	r2, r2
 8001a34:	4252      	negs	r2, r2
 8001a36:	18a4      	adds	r4, r4, r2
 8001a38:	001a      	movs	r2, r3
 8001a3a:	0223      	lsls	r3, r4, #8
 8001a3c:	d508      	bpl.n	8001a50 <__aeabi_dmul+0x5a8>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	2400      	movs	r4, #0
 8001a42:	2200      	movs	r2, #0
 8001a44:	e58e      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001a46:	4689      	mov	r9, r1
 8001a48:	2400      	movs	r4, #0
 8001a4a:	e58b      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e7a5      	b.n	800199c <__aeabi_dmul+0x4f4>
 8001a50:	0763      	lsls	r3, r4, #29
 8001a52:	0264      	lsls	r4, r4, #9
 8001a54:	0b24      	lsrs	r4, r4, #12
 8001a56:	e7a1      	b.n	800199c <__aeabi_dmul+0x4f4>
 8001a58:	9b00      	ldr	r3, [sp, #0]
 8001a5a:	46a2      	mov	sl, r4
 8001a5c:	4699      	mov	r9, r3
 8001a5e:	9b01      	ldr	r3, [sp, #4]
 8001a60:	4698      	mov	r8, r3
 8001a62:	e737      	b.n	80018d4 <__aeabi_dmul+0x42c>
 8001a64:	fffffc0d 	.word	0xfffffc0d
 8001a68:	000007ff 	.word	0x000007ff
 8001a6c:	0000043e 	.word	0x0000043e
 8001a70:	0000041e 	.word	0x0000041e

08001a74 <__aeabi_dsub>:
 8001a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a76:	4657      	mov	r7, sl
 8001a78:	464e      	mov	r6, r9
 8001a7a:	4645      	mov	r5, r8
 8001a7c:	46de      	mov	lr, fp
 8001a7e:	b5e0      	push	{r5, r6, r7, lr}
 8001a80:	b083      	sub	sp, #12
 8001a82:	9000      	str	r0, [sp, #0]
 8001a84:	9101      	str	r1, [sp, #4]
 8001a86:	030c      	lsls	r4, r1, #12
 8001a88:	004d      	lsls	r5, r1, #1
 8001a8a:	0fce      	lsrs	r6, r1, #31
 8001a8c:	0a61      	lsrs	r1, r4, #9
 8001a8e:	9c00      	ldr	r4, [sp, #0]
 8001a90:	005f      	lsls	r7, r3, #1
 8001a92:	0f64      	lsrs	r4, r4, #29
 8001a94:	430c      	orrs	r4, r1
 8001a96:	9900      	ldr	r1, [sp, #0]
 8001a98:	9200      	str	r2, [sp, #0]
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	00c8      	lsls	r0, r1, #3
 8001a9e:	0319      	lsls	r1, r3, #12
 8001aa0:	0d7b      	lsrs	r3, r7, #21
 8001aa2:	4699      	mov	r9, r3
 8001aa4:	9b01      	ldr	r3, [sp, #4]
 8001aa6:	4fcc      	ldr	r7, [pc, #816]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001aa8:	0fdb      	lsrs	r3, r3, #31
 8001aaa:	469c      	mov	ip, r3
 8001aac:	0a4b      	lsrs	r3, r1, #9
 8001aae:	9900      	ldr	r1, [sp, #0]
 8001ab0:	4680      	mov	r8, r0
 8001ab2:	0f49      	lsrs	r1, r1, #29
 8001ab4:	4319      	orrs	r1, r3
 8001ab6:	9b00      	ldr	r3, [sp, #0]
 8001ab8:	468b      	mov	fp, r1
 8001aba:	00da      	lsls	r2, r3, #3
 8001abc:	4692      	mov	sl, r2
 8001abe:	0d6d      	lsrs	r5, r5, #21
 8001ac0:	45b9      	cmp	r9, r7
 8001ac2:	d100      	bne.n	8001ac6 <__aeabi_dsub+0x52>
 8001ac4:	e0bf      	b.n	8001c46 <__aeabi_dsub+0x1d2>
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	4661      	mov	r1, ip
 8001aca:	4059      	eors	r1, r3
 8001acc:	464b      	mov	r3, r9
 8001ace:	468c      	mov	ip, r1
 8001ad0:	1aeb      	subs	r3, r5, r3
 8001ad2:	428e      	cmp	r6, r1
 8001ad4:	d075      	beq.n	8001bc2 <__aeabi_dsub+0x14e>
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	dc00      	bgt.n	8001adc <__aeabi_dsub+0x68>
 8001ada:	e2a3      	b.n	8002024 <__aeabi_dsub+0x5b0>
 8001adc:	4649      	mov	r1, r9
 8001ade:	2900      	cmp	r1, #0
 8001ae0:	d100      	bne.n	8001ae4 <__aeabi_dsub+0x70>
 8001ae2:	e0ce      	b.n	8001c82 <__aeabi_dsub+0x20e>
 8001ae4:	42bd      	cmp	r5, r7
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dsub+0x76>
 8001ae8:	e200      	b.n	8001eec <__aeabi_dsub+0x478>
 8001aea:	2701      	movs	r7, #1
 8001aec:	2b38      	cmp	r3, #56	@ 0x38
 8001aee:	dc19      	bgt.n	8001b24 <__aeabi_dsub+0xb0>
 8001af0:	2780      	movs	r7, #128	@ 0x80
 8001af2:	4659      	mov	r1, fp
 8001af4:	043f      	lsls	r7, r7, #16
 8001af6:	4339      	orrs	r1, r7
 8001af8:	468b      	mov	fp, r1
 8001afa:	2b1f      	cmp	r3, #31
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dsub+0x8c>
 8001afe:	e1fa      	b.n	8001ef6 <__aeabi_dsub+0x482>
 8001b00:	2720      	movs	r7, #32
 8001b02:	1af9      	subs	r1, r7, r3
 8001b04:	468c      	mov	ip, r1
 8001b06:	4659      	mov	r1, fp
 8001b08:	4667      	mov	r7, ip
 8001b0a:	40b9      	lsls	r1, r7
 8001b0c:	000f      	movs	r7, r1
 8001b0e:	0011      	movs	r1, r2
 8001b10:	40d9      	lsrs	r1, r3
 8001b12:	430f      	orrs	r7, r1
 8001b14:	4661      	mov	r1, ip
 8001b16:	408a      	lsls	r2, r1
 8001b18:	1e51      	subs	r1, r2, #1
 8001b1a:	418a      	sbcs	r2, r1
 8001b1c:	4659      	mov	r1, fp
 8001b1e:	40d9      	lsrs	r1, r3
 8001b20:	4317      	orrs	r7, r2
 8001b22:	1a64      	subs	r4, r4, r1
 8001b24:	1bc7      	subs	r7, r0, r7
 8001b26:	42b8      	cmp	r0, r7
 8001b28:	4180      	sbcs	r0, r0
 8001b2a:	4240      	negs	r0, r0
 8001b2c:	1a24      	subs	r4, r4, r0
 8001b2e:	0223      	lsls	r3, r4, #8
 8001b30:	d400      	bmi.n	8001b34 <__aeabi_dsub+0xc0>
 8001b32:	e140      	b.n	8001db6 <__aeabi_dsub+0x342>
 8001b34:	0264      	lsls	r4, r4, #9
 8001b36:	0a64      	lsrs	r4, r4, #9
 8001b38:	2c00      	cmp	r4, #0
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_dsub+0xca>
 8001b3c:	e154      	b.n	8001de8 <__aeabi_dsub+0x374>
 8001b3e:	0020      	movs	r0, r4
 8001b40:	f000 fc52 	bl	80023e8 <__clzsi2>
 8001b44:	0003      	movs	r3, r0
 8001b46:	3b08      	subs	r3, #8
 8001b48:	2120      	movs	r1, #32
 8001b4a:	0038      	movs	r0, r7
 8001b4c:	1aca      	subs	r2, r1, r3
 8001b4e:	40d0      	lsrs	r0, r2
 8001b50:	409c      	lsls	r4, r3
 8001b52:	0002      	movs	r2, r0
 8001b54:	409f      	lsls	r7, r3
 8001b56:	4322      	orrs	r2, r4
 8001b58:	429d      	cmp	r5, r3
 8001b5a:	dd00      	ble.n	8001b5e <__aeabi_dsub+0xea>
 8001b5c:	e1a6      	b.n	8001eac <__aeabi_dsub+0x438>
 8001b5e:	1b58      	subs	r0, r3, r5
 8001b60:	3001      	adds	r0, #1
 8001b62:	1a09      	subs	r1, r1, r0
 8001b64:	003c      	movs	r4, r7
 8001b66:	408f      	lsls	r7, r1
 8001b68:	40c4      	lsrs	r4, r0
 8001b6a:	1e7b      	subs	r3, r7, #1
 8001b6c:	419f      	sbcs	r7, r3
 8001b6e:	0013      	movs	r3, r2
 8001b70:	408b      	lsls	r3, r1
 8001b72:	4327      	orrs	r7, r4
 8001b74:	431f      	orrs	r7, r3
 8001b76:	40c2      	lsrs	r2, r0
 8001b78:	003b      	movs	r3, r7
 8001b7a:	0014      	movs	r4, r2
 8001b7c:	2500      	movs	r5, #0
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	d100      	bne.n	8001b84 <__aeabi_dsub+0x110>
 8001b82:	e1f7      	b.n	8001f74 <__aeabi_dsub+0x500>
 8001b84:	077b      	lsls	r3, r7, #29
 8001b86:	d100      	bne.n	8001b8a <__aeabi_dsub+0x116>
 8001b88:	e377      	b.n	800227a <__aeabi_dsub+0x806>
 8001b8a:	230f      	movs	r3, #15
 8001b8c:	0038      	movs	r0, r7
 8001b8e:	403b      	ands	r3, r7
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d004      	beq.n	8001b9e <__aeabi_dsub+0x12a>
 8001b94:	1d38      	adds	r0, r7, #4
 8001b96:	42b8      	cmp	r0, r7
 8001b98:	41bf      	sbcs	r7, r7
 8001b9a:	427f      	negs	r7, r7
 8001b9c:	19e4      	adds	r4, r4, r7
 8001b9e:	0223      	lsls	r3, r4, #8
 8001ba0:	d400      	bmi.n	8001ba4 <__aeabi_dsub+0x130>
 8001ba2:	e368      	b.n	8002276 <__aeabi_dsub+0x802>
 8001ba4:	4b8c      	ldr	r3, [pc, #560]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001ba6:	3501      	adds	r5, #1
 8001ba8:	429d      	cmp	r5, r3
 8001baa:	d100      	bne.n	8001bae <__aeabi_dsub+0x13a>
 8001bac:	e0f4      	b.n	8001d98 <__aeabi_dsub+0x324>
 8001bae:	4b8b      	ldr	r3, [pc, #556]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001bb0:	056d      	lsls	r5, r5, #21
 8001bb2:	401c      	ands	r4, r3
 8001bb4:	0d6d      	lsrs	r5, r5, #21
 8001bb6:	0767      	lsls	r7, r4, #29
 8001bb8:	08c0      	lsrs	r0, r0, #3
 8001bba:	0264      	lsls	r4, r4, #9
 8001bbc:	4307      	orrs	r7, r0
 8001bbe:	0b24      	lsrs	r4, r4, #12
 8001bc0:	e0ec      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	dc00      	bgt.n	8001bc8 <__aeabi_dsub+0x154>
 8001bc6:	e329      	b.n	800221c <__aeabi_dsub+0x7a8>
 8001bc8:	4649      	mov	r1, r9
 8001bca:	2900      	cmp	r1, #0
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_dsub+0x15c>
 8001bce:	e0d6      	b.n	8001d7e <__aeabi_dsub+0x30a>
 8001bd0:	4659      	mov	r1, fp
 8001bd2:	4311      	orrs	r1, r2
 8001bd4:	d100      	bne.n	8001bd8 <__aeabi_dsub+0x164>
 8001bd6:	e12e      	b.n	8001e36 <__aeabi_dsub+0x3c2>
 8001bd8:	1e59      	subs	r1, r3, #1
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d100      	bne.n	8001be0 <__aeabi_dsub+0x16c>
 8001bde:	e1e6      	b.n	8001fae <__aeabi_dsub+0x53a>
 8001be0:	42bb      	cmp	r3, r7
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x172>
 8001be4:	e182      	b.n	8001eec <__aeabi_dsub+0x478>
 8001be6:	2701      	movs	r7, #1
 8001be8:	000b      	movs	r3, r1
 8001bea:	2938      	cmp	r1, #56	@ 0x38
 8001bec:	dc14      	bgt.n	8001c18 <__aeabi_dsub+0x1a4>
 8001bee:	2b1f      	cmp	r3, #31
 8001bf0:	dd00      	ble.n	8001bf4 <__aeabi_dsub+0x180>
 8001bf2:	e23c      	b.n	800206e <__aeabi_dsub+0x5fa>
 8001bf4:	2720      	movs	r7, #32
 8001bf6:	1af9      	subs	r1, r7, r3
 8001bf8:	468c      	mov	ip, r1
 8001bfa:	4659      	mov	r1, fp
 8001bfc:	4667      	mov	r7, ip
 8001bfe:	40b9      	lsls	r1, r7
 8001c00:	000f      	movs	r7, r1
 8001c02:	0011      	movs	r1, r2
 8001c04:	40d9      	lsrs	r1, r3
 8001c06:	430f      	orrs	r7, r1
 8001c08:	4661      	mov	r1, ip
 8001c0a:	408a      	lsls	r2, r1
 8001c0c:	1e51      	subs	r1, r2, #1
 8001c0e:	418a      	sbcs	r2, r1
 8001c10:	4659      	mov	r1, fp
 8001c12:	40d9      	lsrs	r1, r3
 8001c14:	4317      	orrs	r7, r2
 8001c16:	1864      	adds	r4, r4, r1
 8001c18:	183f      	adds	r7, r7, r0
 8001c1a:	4287      	cmp	r7, r0
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1824      	adds	r4, r4, r0
 8001c22:	0223      	lsls	r3, r4, #8
 8001c24:	d400      	bmi.n	8001c28 <__aeabi_dsub+0x1b4>
 8001c26:	e0c6      	b.n	8001db6 <__aeabi_dsub+0x342>
 8001c28:	4b6b      	ldr	r3, [pc, #428]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001c2a:	3501      	adds	r5, #1
 8001c2c:	429d      	cmp	r5, r3
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x1be>
 8001c30:	e0b2      	b.n	8001d98 <__aeabi_dsub+0x324>
 8001c32:	2101      	movs	r1, #1
 8001c34:	4b69      	ldr	r3, [pc, #420]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001c36:	087a      	lsrs	r2, r7, #1
 8001c38:	401c      	ands	r4, r3
 8001c3a:	4039      	ands	r1, r7
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	07e7      	lsls	r7, r4, #31
 8001c40:	4317      	orrs	r7, r2
 8001c42:	0864      	lsrs	r4, r4, #1
 8001c44:	e79e      	b.n	8001b84 <__aeabi_dsub+0x110>
 8001c46:	4b66      	ldr	r3, [pc, #408]	@ (8001de0 <__aeabi_dsub+0x36c>)
 8001c48:	4311      	orrs	r1, r2
 8001c4a:	468a      	mov	sl, r1
 8001c4c:	18eb      	adds	r3, r5, r3
 8001c4e:	2900      	cmp	r1, #0
 8001c50:	d028      	beq.n	8001ca4 <__aeabi_dsub+0x230>
 8001c52:	4566      	cmp	r6, ip
 8001c54:	d02c      	beq.n	8001cb0 <__aeabi_dsub+0x23c>
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d05b      	beq.n	8001d12 <__aeabi_dsub+0x29e>
 8001c5a:	2d00      	cmp	r5, #0
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x1ec>
 8001c5e:	e12c      	b.n	8001eba <__aeabi_dsub+0x446>
 8001c60:	465b      	mov	r3, fp
 8001c62:	4666      	mov	r6, ip
 8001c64:	075f      	lsls	r7, r3, #29
 8001c66:	08d2      	lsrs	r2, r2, #3
 8001c68:	4317      	orrs	r7, r2
 8001c6a:	08dd      	lsrs	r5, r3, #3
 8001c6c:	003b      	movs	r3, r7
 8001c6e:	432b      	orrs	r3, r5
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0x200>
 8001c72:	e0e2      	b.n	8001e3a <__aeabi_dsub+0x3c6>
 8001c74:	2480      	movs	r4, #128	@ 0x80
 8001c76:	0324      	lsls	r4, r4, #12
 8001c78:	432c      	orrs	r4, r5
 8001c7a:	0324      	lsls	r4, r4, #12
 8001c7c:	4d56      	ldr	r5, [pc, #344]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001c7e:	0b24      	lsrs	r4, r4, #12
 8001c80:	e08c      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001c82:	4659      	mov	r1, fp
 8001c84:	4311      	orrs	r1, r2
 8001c86:	d100      	bne.n	8001c8a <__aeabi_dsub+0x216>
 8001c88:	e0d5      	b.n	8001e36 <__aeabi_dsub+0x3c2>
 8001c8a:	1e59      	subs	r1, r3, #1
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d100      	bne.n	8001c92 <__aeabi_dsub+0x21e>
 8001c90:	e1b9      	b.n	8002006 <__aeabi_dsub+0x592>
 8001c92:	42bb      	cmp	r3, r7
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dsub+0x224>
 8001c96:	e1b1      	b.n	8001ffc <__aeabi_dsub+0x588>
 8001c98:	2701      	movs	r7, #1
 8001c9a:	000b      	movs	r3, r1
 8001c9c:	2938      	cmp	r1, #56	@ 0x38
 8001c9e:	dd00      	ble.n	8001ca2 <__aeabi_dsub+0x22e>
 8001ca0:	e740      	b.n	8001b24 <__aeabi_dsub+0xb0>
 8001ca2:	e72a      	b.n	8001afa <__aeabi_dsub+0x86>
 8001ca4:	4661      	mov	r1, ip
 8001ca6:	2701      	movs	r7, #1
 8001ca8:	4079      	eors	r1, r7
 8001caa:	468c      	mov	ip, r1
 8001cac:	4566      	cmp	r6, ip
 8001cae:	d1d2      	bne.n	8001c56 <__aeabi_dsub+0x1e2>
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dsub+0x242>
 8001cb4:	e0c5      	b.n	8001e42 <__aeabi_dsub+0x3ce>
 8001cb6:	2d00      	cmp	r5, #0
 8001cb8:	d000      	beq.n	8001cbc <__aeabi_dsub+0x248>
 8001cba:	e155      	b.n	8001f68 <__aeabi_dsub+0x4f4>
 8001cbc:	464b      	mov	r3, r9
 8001cbe:	0025      	movs	r5, r4
 8001cc0:	4305      	orrs	r5, r0
 8001cc2:	d100      	bne.n	8001cc6 <__aeabi_dsub+0x252>
 8001cc4:	e212      	b.n	80020ec <__aeabi_dsub+0x678>
 8001cc6:	1e59      	subs	r1, r3, #1
 8001cc8:	468c      	mov	ip, r1
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dsub+0x25c>
 8001cce:	e249      	b.n	8002164 <__aeabi_dsub+0x6f0>
 8001cd0:	4d41      	ldr	r5, [pc, #260]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001cd2:	42ab      	cmp	r3, r5
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dsub+0x264>
 8001cd6:	e28f      	b.n	80021f8 <__aeabi_dsub+0x784>
 8001cd8:	2701      	movs	r7, #1
 8001cda:	2938      	cmp	r1, #56	@ 0x38
 8001cdc:	dc11      	bgt.n	8001d02 <__aeabi_dsub+0x28e>
 8001cde:	4663      	mov	r3, ip
 8001ce0:	2b1f      	cmp	r3, #31
 8001ce2:	dd00      	ble.n	8001ce6 <__aeabi_dsub+0x272>
 8001ce4:	e25b      	b.n	800219e <__aeabi_dsub+0x72a>
 8001ce6:	4661      	mov	r1, ip
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0027      	movs	r7, r4
 8001cec:	1a5b      	subs	r3, r3, r1
 8001cee:	0005      	movs	r5, r0
 8001cf0:	4098      	lsls	r0, r3
 8001cf2:	409f      	lsls	r7, r3
 8001cf4:	40cd      	lsrs	r5, r1
 8001cf6:	1e43      	subs	r3, r0, #1
 8001cf8:	4198      	sbcs	r0, r3
 8001cfa:	40cc      	lsrs	r4, r1
 8001cfc:	432f      	orrs	r7, r5
 8001cfe:	4307      	orrs	r7, r0
 8001d00:	44a3      	add	fp, r4
 8001d02:	18bf      	adds	r7, r7, r2
 8001d04:	4297      	cmp	r7, r2
 8001d06:	4192      	sbcs	r2, r2
 8001d08:	4252      	negs	r2, r2
 8001d0a:	445a      	add	r2, fp
 8001d0c:	0014      	movs	r4, r2
 8001d0e:	464d      	mov	r5, r9
 8001d10:	e787      	b.n	8001c22 <__aeabi_dsub+0x1ae>
 8001d12:	4f34      	ldr	r7, [pc, #208]	@ (8001de4 <__aeabi_dsub+0x370>)
 8001d14:	1c6b      	adds	r3, r5, #1
 8001d16:	423b      	tst	r3, r7
 8001d18:	d000      	beq.n	8001d1c <__aeabi_dsub+0x2a8>
 8001d1a:	e0b6      	b.n	8001e8a <__aeabi_dsub+0x416>
 8001d1c:	4659      	mov	r1, fp
 8001d1e:	0023      	movs	r3, r4
 8001d20:	4311      	orrs	r1, r2
 8001d22:	000f      	movs	r7, r1
 8001d24:	4303      	orrs	r3, r0
 8001d26:	2d00      	cmp	r5, #0
 8001d28:	d000      	beq.n	8001d2c <__aeabi_dsub+0x2b8>
 8001d2a:	e126      	b.n	8001f7a <__aeabi_dsub+0x506>
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x2be>
 8001d30:	e1c0      	b.n	80020b4 <__aeabi_dsub+0x640>
 8001d32:	2900      	cmp	r1, #0
 8001d34:	d100      	bne.n	8001d38 <__aeabi_dsub+0x2c4>
 8001d36:	e0a1      	b.n	8001e7c <__aeabi_dsub+0x408>
 8001d38:	1a83      	subs	r3, r0, r2
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	465b      	mov	r3, fp
 8001d3e:	4540      	cmp	r0, r8
 8001d40:	41ad      	sbcs	r5, r5
 8001d42:	1ae3      	subs	r3, r4, r3
 8001d44:	426d      	negs	r5, r5
 8001d46:	1b5b      	subs	r3, r3, r5
 8001d48:	2580      	movs	r5, #128	@ 0x80
 8001d4a:	042d      	lsls	r5, r5, #16
 8001d4c:	422b      	tst	r3, r5
 8001d4e:	d100      	bne.n	8001d52 <__aeabi_dsub+0x2de>
 8001d50:	e14b      	b.n	8001fea <__aeabi_dsub+0x576>
 8001d52:	465b      	mov	r3, fp
 8001d54:	1a10      	subs	r0, r2, r0
 8001d56:	4282      	cmp	r2, r0
 8001d58:	4192      	sbcs	r2, r2
 8001d5a:	1b1c      	subs	r4, r3, r4
 8001d5c:	0007      	movs	r7, r0
 8001d5e:	2601      	movs	r6, #1
 8001d60:	4663      	mov	r3, ip
 8001d62:	4252      	negs	r2, r2
 8001d64:	1aa4      	subs	r4, r4, r2
 8001d66:	4327      	orrs	r7, r4
 8001d68:	401e      	ands	r6, r3
 8001d6a:	2f00      	cmp	r7, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x2fc>
 8001d6e:	e142      	b.n	8001ff6 <__aeabi_dsub+0x582>
 8001d70:	422c      	tst	r4, r5
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x302>
 8001d74:	e26d      	b.n	8002252 <__aeabi_dsub+0x7de>
 8001d76:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001d78:	2501      	movs	r5, #1
 8001d7a:	401c      	ands	r4, r3
 8001d7c:	e71b      	b.n	8001bb6 <__aeabi_dsub+0x142>
 8001d7e:	42bd      	cmp	r5, r7
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x310>
 8001d82:	e13b      	b.n	8001ffc <__aeabi_dsub+0x588>
 8001d84:	2701      	movs	r7, #1
 8001d86:	2b38      	cmp	r3, #56	@ 0x38
 8001d88:	dd00      	ble.n	8001d8c <__aeabi_dsub+0x318>
 8001d8a:	e745      	b.n	8001c18 <__aeabi_dsub+0x1a4>
 8001d8c:	2780      	movs	r7, #128	@ 0x80
 8001d8e:	4659      	mov	r1, fp
 8001d90:	043f      	lsls	r7, r7, #16
 8001d92:	4339      	orrs	r1, r7
 8001d94:	468b      	mov	fp, r1
 8001d96:	e72a      	b.n	8001bee <__aeabi_dsub+0x17a>
 8001d98:	2400      	movs	r4, #0
 8001d9a:	2700      	movs	r7, #0
 8001d9c:	052d      	lsls	r5, r5, #20
 8001d9e:	4325      	orrs	r5, r4
 8001da0:	07f6      	lsls	r6, r6, #31
 8001da2:	4335      	orrs	r5, r6
 8001da4:	0038      	movs	r0, r7
 8001da6:	0029      	movs	r1, r5
 8001da8:	b003      	add	sp, #12
 8001daa:	bcf0      	pop	{r4, r5, r6, r7}
 8001dac:	46bb      	mov	fp, r7
 8001dae:	46b2      	mov	sl, r6
 8001db0:	46a9      	mov	r9, r5
 8001db2:	46a0      	mov	r8, r4
 8001db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001db6:	077b      	lsls	r3, r7, #29
 8001db8:	d004      	beq.n	8001dc4 <__aeabi_dsub+0x350>
 8001dba:	230f      	movs	r3, #15
 8001dbc:	403b      	ands	r3, r7
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	d000      	beq.n	8001dc4 <__aeabi_dsub+0x350>
 8001dc2:	e6e7      	b.n	8001b94 <__aeabi_dsub+0x120>
 8001dc4:	002b      	movs	r3, r5
 8001dc6:	08f8      	lsrs	r0, r7, #3
 8001dc8:	4a03      	ldr	r2, [pc, #12]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001dca:	0767      	lsls	r7, r4, #29
 8001dcc:	4307      	orrs	r7, r0
 8001dce:	08e5      	lsrs	r5, r4, #3
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x362>
 8001dd4:	e74a      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001dd6:	e0a5      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001dd8:	000007ff 	.word	0x000007ff
 8001ddc:	ff7fffff 	.word	0xff7fffff
 8001de0:	fffff801 	.word	0xfffff801
 8001de4:	000007fe 	.word	0x000007fe
 8001de8:	0038      	movs	r0, r7
 8001dea:	f000 fafd 	bl	80023e8 <__clzsi2>
 8001dee:	0003      	movs	r3, r0
 8001df0:	3318      	adds	r3, #24
 8001df2:	2b1f      	cmp	r3, #31
 8001df4:	dc00      	bgt.n	8001df8 <__aeabi_dsub+0x384>
 8001df6:	e6a7      	b.n	8001b48 <__aeabi_dsub+0xd4>
 8001df8:	003a      	movs	r2, r7
 8001dfa:	3808      	subs	r0, #8
 8001dfc:	4082      	lsls	r2, r0
 8001dfe:	429d      	cmp	r5, r3
 8001e00:	dd00      	ble.n	8001e04 <__aeabi_dsub+0x390>
 8001e02:	e08a      	b.n	8001f1a <__aeabi_dsub+0x4a6>
 8001e04:	1b5b      	subs	r3, r3, r5
 8001e06:	1c58      	adds	r0, r3, #1
 8001e08:	281f      	cmp	r0, #31
 8001e0a:	dc00      	bgt.n	8001e0e <__aeabi_dsub+0x39a>
 8001e0c:	e1d8      	b.n	80021c0 <__aeabi_dsub+0x74c>
 8001e0e:	0017      	movs	r7, r2
 8001e10:	3b1f      	subs	r3, #31
 8001e12:	40df      	lsrs	r7, r3
 8001e14:	2820      	cmp	r0, #32
 8001e16:	d005      	beq.n	8001e24 <__aeabi_dsub+0x3b0>
 8001e18:	2340      	movs	r3, #64	@ 0x40
 8001e1a:	1a1b      	subs	r3, r3, r0
 8001e1c:	409a      	lsls	r2, r3
 8001e1e:	1e53      	subs	r3, r2, #1
 8001e20:	419a      	sbcs	r2, r3
 8001e22:	4317      	orrs	r7, r2
 8001e24:	2500      	movs	r5, #0
 8001e26:	2f00      	cmp	r7, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x3b8>
 8001e2a:	e0e5      	b.n	8001ff8 <__aeabi_dsub+0x584>
 8001e2c:	077b      	lsls	r3, r7, #29
 8001e2e:	d000      	beq.n	8001e32 <__aeabi_dsub+0x3be>
 8001e30:	e6ab      	b.n	8001b8a <__aeabi_dsub+0x116>
 8001e32:	002c      	movs	r4, r5
 8001e34:	e7c6      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001e36:	08c0      	lsrs	r0, r0, #3
 8001e38:	e7c6      	b.n	8001dc8 <__aeabi_dsub+0x354>
 8001e3a:	2700      	movs	r7, #0
 8001e3c:	2400      	movs	r4, #0
 8001e3e:	4dd1      	ldr	r5, [pc, #836]	@ (8002184 <__aeabi_dsub+0x710>)
 8001e40:	e7ac      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001e42:	4fd1      	ldr	r7, [pc, #836]	@ (8002188 <__aeabi_dsub+0x714>)
 8001e44:	1c6b      	adds	r3, r5, #1
 8001e46:	423b      	tst	r3, r7
 8001e48:	d171      	bne.n	8001f2e <__aeabi_dsub+0x4ba>
 8001e4a:	0023      	movs	r3, r4
 8001e4c:	4303      	orrs	r3, r0
 8001e4e:	2d00      	cmp	r5, #0
 8001e50:	d000      	beq.n	8001e54 <__aeabi_dsub+0x3e0>
 8001e52:	e14e      	b.n	80020f2 <__aeabi_dsub+0x67e>
 8001e54:	4657      	mov	r7, sl
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d100      	bne.n	8001e5c <__aeabi_dsub+0x3e8>
 8001e5a:	e1b5      	b.n	80021c8 <__aeabi_dsub+0x754>
 8001e5c:	2f00      	cmp	r7, #0
 8001e5e:	d00d      	beq.n	8001e7c <__aeabi_dsub+0x408>
 8001e60:	1883      	adds	r3, r0, r2
 8001e62:	4283      	cmp	r3, r0
 8001e64:	4180      	sbcs	r0, r0
 8001e66:	445c      	add	r4, fp
 8001e68:	4240      	negs	r0, r0
 8001e6a:	1824      	adds	r4, r4, r0
 8001e6c:	0222      	lsls	r2, r4, #8
 8001e6e:	d500      	bpl.n	8001e72 <__aeabi_dsub+0x3fe>
 8001e70:	e1c8      	b.n	8002204 <__aeabi_dsub+0x790>
 8001e72:	001f      	movs	r7, r3
 8001e74:	4698      	mov	r8, r3
 8001e76:	4327      	orrs	r7, r4
 8001e78:	d100      	bne.n	8001e7c <__aeabi_dsub+0x408>
 8001e7a:	e0bc      	b.n	8001ff6 <__aeabi_dsub+0x582>
 8001e7c:	4643      	mov	r3, r8
 8001e7e:	0767      	lsls	r7, r4, #29
 8001e80:	08db      	lsrs	r3, r3, #3
 8001e82:	431f      	orrs	r7, r3
 8001e84:	08e5      	lsrs	r5, r4, #3
 8001e86:	2300      	movs	r3, #0
 8001e88:	e04c      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001e8a:	1a83      	subs	r3, r0, r2
 8001e8c:	4698      	mov	r8, r3
 8001e8e:	465b      	mov	r3, fp
 8001e90:	4540      	cmp	r0, r8
 8001e92:	41bf      	sbcs	r7, r7
 8001e94:	1ae3      	subs	r3, r4, r3
 8001e96:	427f      	negs	r7, r7
 8001e98:	1bdb      	subs	r3, r3, r7
 8001e9a:	021f      	lsls	r7, r3, #8
 8001e9c:	d47c      	bmi.n	8001f98 <__aeabi_dsub+0x524>
 8001e9e:	4647      	mov	r7, r8
 8001ea0:	431f      	orrs	r7, r3
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dsub+0x432>
 8001ea4:	e0a6      	b.n	8001ff4 <__aeabi_dsub+0x580>
 8001ea6:	001c      	movs	r4, r3
 8001ea8:	4647      	mov	r7, r8
 8001eaa:	e645      	b.n	8001b38 <__aeabi_dsub+0xc4>
 8001eac:	4cb7      	ldr	r4, [pc, #732]	@ (800218c <__aeabi_dsub+0x718>)
 8001eae:	1aed      	subs	r5, r5, r3
 8001eb0:	4014      	ands	r4, r2
 8001eb2:	077b      	lsls	r3, r7, #29
 8001eb4:	d000      	beq.n	8001eb8 <__aeabi_dsub+0x444>
 8001eb6:	e780      	b.n	8001dba <__aeabi_dsub+0x346>
 8001eb8:	e784      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001eba:	464b      	mov	r3, r9
 8001ebc:	0025      	movs	r5, r4
 8001ebe:	4305      	orrs	r5, r0
 8001ec0:	d066      	beq.n	8001f90 <__aeabi_dsub+0x51c>
 8001ec2:	1e5f      	subs	r7, r3, #1
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d100      	bne.n	8001eca <__aeabi_dsub+0x456>
 8001ec8:	e0fc      	b.n	80020c4 <__aeabi_dsub+0x650>
 8001eca:	4dae      	ldr	r5, [pc, #696]	@ (8002184 <__aeabi_dsub+0x710>)
 8001ecc:	42ab      	cmp	r3, r5
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_dsub+0x45e>
 8001ed0:	e15e      	b.n	8002190 <__aeabi_dsub+0x71c>
 8001ed2:	4666      	mov	r6, ip
 8001ed4:	2f38      	cmp	r7, #56	@ 0x38
 8001ed6:	dc00      	bgt.n	8001eda <__aeabi_dsub+0x466>
 8001ed8:	e0b4      	b.n	8002044 <__aeabi_dsub+0x5d0>
 8001eda:	2001      	movs	r0, #1
 8001edc:	1a17      	subs	r7, r2, r0
 8001ede:	42ba      	cmp	r2, r7
 8001ee0:	4192      	sbcs	r2, r2
 8001ee2:	465b      	mov	r3, fp
 8001ee4:	4252      	negs	r2, r2
 8001ee6:	464d      	mov	r5, r9
 8001ee8:	1a9c      	subs	r4, r3, r2
 8001eea:	e620      	b.n	8001b2e <__aeabi_dsub+0xba>
 8001eec:	0767      	lsls	r7, r4, #29
 8001eee:	08c0      	lsrs	r0, r0, #3
 8001ef0:	4307      	orrs	r7, r0
 8001ef2:	08e5      	lsrs	r5, r4, #3
 8001ef4:	e6ba      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001ef6:	001f      	movs	r7, r3
 8001ef8:	4659      	mov	r1, fp
 8001efa:	3f20      	subs	r7, #32
 8001efc:	40f9      	lsrs	r1, r7
 8001efe:	000f      	movs	r7, r1
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d005      	beq.n	8001f10 <__aeabi_dsub+0x49c>
 8001f04:	2140      	movs	r1, #64	@ 0x40
 8001f06:	1acb      	subs	r3, r1, r3
 8001f08:	4659      	mov	r1, fp
 8001f0a:	4099      	lsls	r1, r3
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	4692      	mov	sl, r2
 8001f10:	4653      	mov	r3, sl
 8001f12:	1e5a      	subs	r2, r3, #1
 8001f14:	4193      	sbcs	r3, r2
 8001f16:	431f      	orrs	r7, r3
 8001f18:	e604      	b.n	8001b24 <__aeabi_dsub+0xb0>
 8001f1a:	1aeb      	subs	r3, r5, r3
 8001f1c:	4d9b      	ldr	r5, [pc, #620]	@ (800218c <__aeabi_dsub+0x718>)
 8001f1e:	4015      	ands	r5, r2
 8001f20:	076f      	lsls	r7, r5, #29
 8001f22:	08ed      	lsrs	r5, r5, #3
 8001f24:	032c      	lsls	r4, r5, #12
 8001f26:	055d      	lsls	r5, r3, #21
 8001f28:	0b24      	lsrs	r4, r4, #12
 8001f2a:	0d6d      	lsrs	r5, r5, #21
 8001f2c:	e736      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f2e:	4d95      	ldr	r5, [pc, #596]	@ (8002184 <__aeabi_dsub+0x710>)
 8001f30:	42ab      	cmp	r3, r5
 8001f32:	d100      	bne.n	8001f36 <__aeabi_dsub+0x4c2>
 8001f34:	e0d6      	b.n	80020e4 <__aeabi_dsub+0x670>
 8001f36:	1882      	adds	r2, r0, r2
 8001f38:	0021      	movs	r1, r4
 8001f3a:	4282      	cmp	r2, r0
 8001f3c:	4180      	sbcs	r0, r0
 8001f3e:	4459      	add	r1, fp
 8001f40:	4240      	negs	r0, r0
 8001f42:	1808      	adds	r0, r1, r0
 8001f44:	07c7      	lsls	r7, r0, #31
 8001f46:	0852      	lsrs	r2, r2, #1
 8001f48:	4317      	orrs	r7, r2
 8001f4a:	0844      	lsrs	r4, r0, #1
 8001f4c:	0752      	lsls	r2, r2, #29
 8001f4e:	d400      	bmi.n	8001f52 <__aeabi_dsub+0x4de>
 8001f50:	e185      	b.n	800225e <__aeabi_dsub+0x7ea>
 8001f52:	220f      	movs	r2, #15
 8001f54:	001d      	movs	r5, r3
 8001f56:	403a      	ands	r2, r7
 8001f58:	2a04      	cmp	r2, #4
 8001f5a:	d000      	beq.n	8001f5e <__aeabi_dsub+0x4ea>
 8001f5c:	e61a      	b.n	8001b94 <__aeabi_dsub+0x120>
 8001f5e:	08ff      	lsrs	r7, r7, #3
 8001f60:	0764      	lsls	r4, r4, #29
 8001f62:	4327      	orrs	r7, r4
 8001f64:	0905      	lsrs	r5, r0, #4
 8001f66:	e7dd      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001f68:	465b      	mov	r3, fp
 8001f6a:	08d2      	lsrs	r2, r2, #3
 8001f6c:	075f      	lsls	r7, r3, #29
 8001f6e:	4317      	orrs	r7, r2
 8001f70:	08dd      	lsrs	r5, r3, #3
 8001f72:	e67b      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001f74:	2700      	movs	r7, #0
 8001f76:	2400      	movs	r4, #0
 8001f78:	e710      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d000      	beq.n	8001f80 <__aeabi_dsub+0x50c>
 8001f7e:	e0d6      	b.n	800212e <__aeabi_dsub+0x6ba>
 8001f80:	2900      	cmp	r1, #0
 8001f82:	d000      	beq.n	8001f86 <__aeabi_dsub+0x512>
 8001f84:	e12f      	b.n	80021e6 <__aeabi_dsub+0x772>
 8001f86:	2480      	movs	r4, #128	@ 0x80
 8001f88:	2600      	movs	r6, #0
 8001f8a:	4d7e      	ldr	r5, [pc, #504]	@ (8002184 <__aeabi_dsub+0x710>)
 8001f8c:	0324      	lsls	r4, r4, #12
 8001f8e:	e705      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f90:	4666      	mov	r6, ip
 8001f92:	465c      	mov	r4, fp
 8001f94:	08d0      	lsrs	r0, r2, #3
 8001f96:	e717      	b.n	8001dc8 <__aeabi_dsub+0x354>
 8001f98:	465b      	mov	r3, fp
 8001f9a:	1a17      	subs	r7, r2, r0
 8001f9c:	42ba      	cmp	r2, r7
 8001f9e:	4192      	sbcs	r2, r2
 8001fa0:	1b1c      	subs	r4, r3, r4
 8001fa2:	2601      	movs	r6, #1
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	4252      	negs	r2, r2
 8001fa8:	1aa4      	subs	r4, r4, r2
 8001faa:	401e      	ands	r6, r3
 8001fac:	e5c4      	b.n	8001b38 <__aeabi_dsub+0xc4>
 8001fae:	1883      	adds	r3, r0, r2
 8001fb0:	4283      	cmp	r3, r0
 8001fb2:	4180      	sbcs	r0, r0
 8001fb4:	445c      	add	r4, fp
 8001fb6:	4240      	negs	r0, r0
 8001fb8:	1825      	adds	r5, r4, r0
 8001fba:	022a      	lsls	r2, r5, #8
 8001fbc:	d400      	bmi.n	8001fc0 <__aeabi_dsub+0x54c>
 8001fbe:	e0da      	b.n	8002176 <__aeabi_dsub+0x702>
 8001fc0:	4a72      	ldr	r2, [pc, #456]	@ (800218c <__aeabi_dsub+0x718>)
 8001fc2:	085b      	lsrs	r3, r3, #1
 8001fc4:	4015      	ands	r5, r2
 8001fc6:	07ea      	lsls	r2, r5, #31
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	0869      	lsrs	r1, r5, #1
 8001fcc:	075b      	lsls	r3, r3, #29
 8001fce:	d400      	bmi.n	8001fd2 <__aeabi_dsub+0x55e>
 8001fd0:	e14a      	b.n	8002268 <__aeabi_dsub+0x7f4>
 8001fd2:	230f      	movs	r3, #15
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x568>
 8001fda:	e0fc      	b.n	80021d6 <__aeabi_dsub+0x762>
 8001fdc:	1d17      	adds	r7, r2, #4
 8001fde:	4297      	cmp	r7, r2
 8001fe0:	41a4      	sbcs	r4, r4
 8001fe2:	4264      	negs	r4, r4
 8001fe4:	2502      	movs	r5, #2
 8001fe6:	1864      	adds	r4, r4, r1
 8001fe8:	e6ec      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001fea:	4647      	mov	r7, r8
 8001fec:	001c      	movs	r4, r3
 8001fee:	431f      	orrs	r7, r3
 8001ff0:	d000      	beq.n	8001ff4 <__aeabi_dsub+0x580>
 8001ff2:	e743      	b.n	8001e7c <__aeabi_dsub+0x408>
 8001ff4:	2600      	movs	r6, #0
 8001ff6:	2500      	movs	r5, #0
 8001ff8:	2400      	movs	r4, #0
 8001ffa:	e6cf      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001ffc:	08c0      	lsrs	r0, r0, #3
 8001ffe:	0767      	lsls	r7, r4, #29
 8002000:	4307      	orrs	r7, r0
 8002002:	08e5      	lsrs	r5, r4, #3
 8002004:	e632      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002006:	1a87      	subs	r7, r0, r2
 8002008:	465b      	mov	r3, fp
 800200a:	42b8      	cmp	r0, r7
 800200c:	4180      	sbcs	r0, r0
 800200e:	1ae4      	subs	r4, r4, r3
 8002010:	4240      	negs	r0, r0
 8002012:	1a24      	subs	r4, r4, r0
 8002014:	0223      	lsls	r3, r4, #8
 8002016:	d428      	bmi.n	800206a <__aeabi_dsub+0x5f6>
 8002018:	0763      	lsls	r3, r4, #29
 800201a:	08ff      	lsrs	r7, r7, #3
 800201c:	431f      	orrs	r7, r3
 800201e:	08e5      	lsrs	r5, r4, #3
 8002020:	2301      	movs	r3, #1
 8002022:	e77f      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002024:	2b00      	cmp	r3, #0
 8002026:	d100      	bne.n	800202a <__aeabi_dsub+0x5b6>
 8002028:	e673      	b.n	8001d12 <__aeabi_dsub+0x29e>
 800202a:	464b      	mov	r3, r9
 800202c:	1b5f      	subs	r7, r3, r5
 800202e:	003b      	movs	r3, r7
 8002030:	2d00      	cmp	r5, #0
 8002032:	d100      	bne.n	8002036 <__aeabi_dsub+0x5c2>
 8002034:	e742      	b.n	8001ebc <__aeabi_dsub+0x448>
 8002036:	2f38      	cmp	r7, #56	@ 0x38
 8002038:	dd00      	ble.n	800203c <__aeabi_dsub+0x5c8>
 800203a:	e0ec      	b.n	8002216 <__aeabi_dsub+0x7a2>
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	000e      	movs	r6, r1
 8002040:	041b      	lsls	r3, r3, #16
 8002042:	431c      	orrs	r4, r3
 8002044:	2f1f      	cmp	r7, #31
 8002046:	dc25      	bgt.n	8002094 <__aeabi_dsub+0x620>
 8002048:	2520      	movs	r5, #32
 800204a:	0023      	movs	r3, r4
 800204c:	1bed      	subs	r5, r5, r7
 800204e:	0001      	movs	r1, r0
 8002050:	40a8      	lsls	r0, r5
 8002052:	40ab      	lsls	r3, r5
 8002054:	40f9      	lsrs	r1, r7
 8002056:	1e45      	subs	r5, r0, #1
 8002058:	41a8      	sbcs	r0, r5
 800205a:	430b      	orrs	r3, r1
 800205c:	40fc      	lsrs	r4, r7
 800205e:	4318      	orrs	r0, r3
 8002060:	465b      	mov	r3, fp
 8002062:	1b1b      	subs	r3, r3, r4
 8002064:	469b      	mov	fp, r3
 8002066:	e739      	b.n	8001edc <__aeabi_dsub+0x468>
 8002068:	4666      	mov	r6, ip
 800206a:	2501      	movs	r5, #1
 800206c:	e562      	b.n	8001b34 <__aeabi_dsub+0xc0>
 800206e:	001f      	movs	r7, r3
 8002070:	4659      	mov	r1, fp
 8002072:	3f20      	subs	r7, #32
 8002074:	40f9      	lsrs	r1, r7
 8002076:	468c      	mov	ip, r1
 8002078:	2b20      	cmp	r3, #32
 800207a:	d005      	beq.n	8002088 <__aeabi_dsub+0x614>
 800207c:	2740      	movs	r7, #64	@ 0x40
 800207e:	4659      	mov	r1, fp
 8002080:	1afb      	subs	r3, r7, r3
 8002082:	4099      	lsls	r1, r3
 8002084:	430a      	orrs	r2, r1
 8002086:	4692      	mov	sl, r2
 8002088:	4657      	mov	r7, sl
 800208a:	1e7b      	subs	r3, r7, #1
 800208c:	419f      	sbcs	r7, r3
 800208e:	4663      	mov	r3, ip
 8002090:	431f      	orrs	r7, r3
 8002092:	e5c1      	b.n	8001c18 <__aeabi_dsub+0x1a4>
 8002094:	003b      	movs	r3, r7
 8002096:	0025      	movs	r5, r4
 8002098:	3b20      	subs	r3, #32
 800209a:	40dd      	lsrs	r5, r3
 800209c:	2f20      	cmp	r7, #32
 800209e:	d004      	beq.n	80020aa <__aeabi_dsub+0x636>
 80020a0:	2340      	movs	r3, #64	@ 0x40
 80020a2:	1bdb      	subs	r3, r3, r7
 80020a4:	409c      	lsls	r4, r3
 80020a6:	4320      	orrs	r0, r4
 80020a8:	4680      	mov	r8, r0
 80020aa:	4640      	mov	r0, r8
 80020ac:	1e43      	subs	r3, r0, #1
 80020ae:	4198      	sbcs	r0, r3
 80020b0:	4328      	orrs	r0, r5
 80020b2:	e713      	b.n	8001edc <__aeabi_dsub+0x468>
 80020b4:	2900      	cmp	r1, #0
 80020b6:	d09d      	beq.n	8001ff4 <__aeabi_dsub+0x580>
 80020b8:	2601      	movs	r6, #1
 80020ba:	4663      	mov	r3, ip
 80020bc:	465c      	mov	r4, fp
 80020be:	4690      	mov	r8, r2
 80020c0:	401e      	ands	r6, r3
 80020c2:	e6db      	b.n	8001e7c <__aeabi_dsub+0x408>
 80020c4:	1a17      	subs	r7, r2, r0
 80020c6:	465b      	mov	r3, fp
 80020c8:	42ba      	cmp	r2, r7
 80020ca:	4192      	sbcs	r2, r2
 80020cc:	1b1c      	subs	r4, r3, r4
 80020ce:	4252      	negs	r2, r2
 80020d0:	1aa4      	subs	r4, r4, r2
 80020d2:	0223      	lsls	r3, r4, #8
 80020d4:	d4c8      	bmi.n	8002068 <__aeabi_dsub+0x5f4>
 80020d6:	0763      	lsls	r3, r4, #29
 80020d8:	08ff      	lsrs	r7, r7, #3
 80020da:	431f      	orrs	r7, r3
 80020dc:	4666      	mov	r6, ip
 80020de:	2301      	movs	r3, #1
 80020e0:	08e5      	lsrs	r5, r4, #3
 80020e2:	e71f      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 80020e4:	001d      	movs	r5, r3
 80020e6:	2400      	movs	r4, #0
 80020e8:	2700      	movs	r7, #0
 80020ea:	e657      	b.n	8001d9c <__aeabi_dsub+0x328>
 80020ec:	465c      	mov	r4, fp
 80020ee:	08d0      	lsrs	r0, r2, #3
 80020f0:	e66a      	b.n	8001dc8 <__aeabi_dsub+0x354>
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dsub+0x684>
 80020f6:	e737      	b.n	8001f68 <__aeabi_dsub+0x4f4>
 80020f8:	4653      	mov	r3, sl
 80020fa:	08c0      	lsrs	r0, r0, #3
 80020fc:	0767      	lsls	r7, r4, #29
 80020fe:	4307      	orrs	r7, r0
 8002100:	08e5      	lsrs	r5, r4, #3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d100      	bne.n	8002108 <__aeabi_dsub+0x694>
 8002106:	e5b1      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002108:	2380      	movs	r3, #128	@ 0x80
 800210a:	031b      	lsls	r3, r3, #12
 800210c:	421d      	tst	r5, r3
 800210e:	d008      	beq.n	8002122 <__aeabi_dsub+0x6ae>
 8002110:	4659      	mov	r1, fp
 8002112:	08c8      	lsrs	r0, r1, #3
 8002114:	4218      	tst	r0, r3
 8002116:	d104      	bne.n	8002122 <__aeabi_dsub+0x6ae>
 8002118:	08d2      	lsrs	r2, r2, #3
 800211a:	0749      	lsls	r1, r1, #29
 800211c:	430a      	orrs	r2, r1
 800211e:	0017      	movs	r7, r2
 8002120:	0005      	movs	r5, r0
 8002122:	0f7b      	lsrs	r3, r7, #29
 8002124:	00ff      	lsls	r7, r7, #3
 8002126:	08ff      	lsrs	r7, r7, #3
 8002128:	075b      	lsls	r3, r3, #29
 800212a:	431f      	orrs	r7, r3
 800212c:	e59e      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 800212e:	08c0      	lsrs	r0, r0, #3
 8002130:	0763      	lsls	r3, r4, #29
 8002132:	4318      	orrs	r0, r3
 8002134:	08e5      	lsrs	r5, r4, #3
 8002136:	2900      	cmp	r1, #0
 8002138:	d053      	beq.n	80021e2 <__aeabi_dsub+0x76e>
 800213a:	2380      	movs	r3, #128	@ 0x80
 800213c:	031b      	lsls	r3, r3, #12
 800213e:	421d      	tst	r5, r3
 8002140:	d00a      	beq.n	8002158 <__aeabi_dsub+0x6e4>
 8002142:	4659      	mov	r1, fp
 8002144:	08cc      	lsrs	r4, r1, #3
 8002146:	421c      	tst	r4, r3
 8002148:	d106      	bne.n	8002158 <__aeabi_dsub+0x6e4>
 800214a:	2601      	movs	r6, #1
 800214c:	4663      	mov	r3, ip
 800214e:	0025      	movs	r5, r4
 8002150:	08d0      	lsrs	r0, r2, #3
 8002152:	0749      	lsls	r1, r1, #29
 8002154:	4308      	orrs	r0, r1
 8002156:	401e      	ands	r6, r3
 8002158:	0f47      	lsrs	r7, r0, #29
 800215a:	00c0      	lsls	r0, r0, #3
 800215c:	08c0      	lsrs	r0, r0, #3
 800215e:	077f      	lsls	r7, r7, #29
 8002160:	4307      	orrs	r7, r0
 8002162:	e583      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002164:	1883      	adds	r3, r0, r2
 8002166:	4293      	cmp	r3, r2
 8002168:	4192      	sbcs	r2, r2
 800216a:	445c      	add	r4, fp
 800216c:	4252      	negs	r2, r2
 800216e:	18a5      	adds	r5, r4, r2
 8002170:	022a      	lsls	r2, r5, #8
 8002172:	d500      	bpl.n	8002176 <__aeabi_dsub+0x702>
 8002174:	e724      	b.n	8001fc0 <__aeabi_dsub+0x54c>
 8002176:	076f      	lsls	r7, r5, #29
 8002178:	08db      	lsrs	r3, r3, #3
 800217a:	431f      	orrs	r7, r3
 800217c:	08ed      	lsrs	r5, r5, #3
 800217e:	2301      	movs	r3, #1
 8002180:	e6d0      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002182:	46c0      	nop			@ (mov r8, r8)
 8002184:	000007ff 	.word	0x000007ff
 8002188:	000007fe 	.word	0x000007fe
 800218c:	ff7fffff 	.word	0xff7fffff
 8002190:	465b      	mov	r3, fp
 8002192:	08d2      	lsrs	r2, r2, #3
 8002194:	075f      	lsls	r7, r3, #29
 8002196:	4666      	mov	r6, ip
 8002198:	4317      	orrs	r7, r2
 800219a:	08dd      	lsrs	r5, r3, #3
 800219c:	e566      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 800219e:	0025      	movs	r5, r4
 80021a0:	3b20      	subs	r3, #32
 80021a2:	40dd      	lsrs	r5, r3
 80021a4:	4663      	mov	r3, ip
 80021a6:	2b20      	cmp	r3, #32
 80021a8:	d005      	beq.n	80021b6 <__aeabi_dsub+0x742>
 80021aa:	2340      	movs	r3, #64	@ 0x40
 80021ac:	4661      	mov	r1, ip
 80021ae:	1a5b      	subs	r3, r3, r1
 80021b0:	409c      	lsls	r4, r3
 80021b2:	4320      	orrs	r0, r4
 80021b4:	4680      	mov	r8, r0
 80021b6:	4647      	mov	r7, r8
 80021b8:	1e7b      	subs	r3, r7, #1
 80021ba:	419f      	sbcs	r7, r3
 80021bc:	432f      	orrs	r7, r5
 80021be:	e5a0      	b.n	8001d02 <__aeabi_dsub+0x28e>
 80021c0:	2120      	movs	r1, #32
 80021c2:	2700      	movs	r7, #0
 80021c4:	1a09      	subs	r1, r1, r0
 80021c6:	e4d2      	b.n	8001b6e <__aeabi_dsub+0xfa>
 80021c8:	2f00      	cmp	r7, #0
 80021ca:	d100      	bne.n	80021ce <__aeabi_dsub+0x75a>
 80021cc:	e713      	b.n	8001ff6 <__aeabi_dsub+0x582>
 80021ce:	465c      	mov	r4, fp
 80021d0:	0017      	movs	r7, r2
 80021d2:	2500      	movs	r5, #0
 80021d4:	e5f6      	b.n	8001dc4 <__aeabi_dsub+0x350>
 80021d6:	08d7      	lsrs	r7, r2, #3
 80021d8:	0749      	lsls	r1, r1, #29
 80021da:	2302      	movs	r3, #2
 80021dc:	430f      	orrs	r7, r1
 80021de:	092d      	lsrs	r5, r5, #4
 80021e0:	e6a0      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 80021e2:	0007      	movs	r7, r0
 80021e4:	e542      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 80021e6:	465b      	mov	r3, fp
 80021e8:	2601      	movs	r6, #1
 80021ea:	075f      	lsls	r7, r3, #29
 80021ec:	08dd      	lsrs	r5, r3, #3
 80021ee:	4663      	mov	r3, ip
 80021f0:	08d2      	lsrs	r2, r2, #3
 80021f2:	4317      	orrs	r7, r2
 80021f4:	401e      	ands	r6, r3
 80021f6:	e539      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 80021f8:	465b      	mov	r3, fp
 80021fa:	08d2      	lsrs	r2, r2, #3
 80021fc:	075f      	lsls	r7, r3, #29
 80021fe:	4317      	orrs	r7, r2
 8002200:	08dd      	lsrs	r5, r3, #3
 8002202:	e533      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002204:	4a1e      	ldr	r2, [pc, #120]	@ (8002280 <__aeabi_dsub+0x80c>)
 8002206:	08db      	lsrs	r3, r3, #3
 8002208:	4022      	ands	r2, r4
 800220a:	0757      	lsls	r7, r2, #29
 800220c:	0252      	lsls	r2, r2, #9
 800220e:	2501      	movs	r5, #1
 8002210:	431f      	orrs	r7, r3
 8002212:	0b14      	lsrs	r4, r2, #12
 8002214:	e5c2      	b.n	8001d9c <__aeabi_dsub+0x328>
 8002216:	000e      	movs	r6, r1
 8002218:	2001      	movs	r0, #1
 800221a:	e65f      	b.n	8001edc <__aeabi_dsub+0x468>
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <__aeabi_dsub+0x7c8>
 8002220:	464b      	mov	r3, r9
 8002222:	1b5b      	subs	r3, r3, r5
 8002224:	469c      	mov	ip, r3
 8002226:	2d00      	cmp	r5, #0
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x7b8>
 800222a:	e548      	b.n	8001cbe <__aeabi_dsub+0x24a>
 800222c:	2701      	movs	r7, #1
 800222e:	2b38      	cmp	r3, #56	@ 0x38
 8002230:	dd00      	ble.n	8002234 <__aeabi_dsub+0x7c0>
 8002232:	e566      	b.n	8001d02 <__aeabi_dsub+0x28e>
 8002234:	2380      	movs	r3, #128	@ 0x80
 8002236:	041b      	lsls	r3, r3, #16
 8002238:	431c      	orrs	r4, r3
 800223a:	e550      	b.n	8001cde <__aeabi_dsub+0x26a>
 800223c:	1c6b      	adds	r3, r5, #1
 800223e:	4d11      	ldr	r5, [pc, #68]	@ (8002284 <__aeabi_dsub+0x810>)
 8002240:	422b      	tst	r3, r5
 8002242:	d000      	beq.n	8002246 <__aeabi_dsub+0x7d2>
 8002244:	e673      	b.n	8001f2e <__aeabi_dsub+0x4ba>
 8002246:	4659      	mov	r1, fp
 8002248:	0023      	movs	r3, r4
 800224a:	4311      	orrs	r1, r2
 800224c:	468a      	mov	sl, r1
 800224e:	4303      	orrs	r3, r0
 8002250:	e600      	b.n	8001e54 <__aeabi_dsub+0x3e0>
 8002252:	0767      	lsls	r7, r4, #29
 8002254:	08c0      	lsrs	r0, r0, #3
 8002256:	2300      	movs	r3, #0
 8002258:	4307      	orrs	r7, r0
 800225a:	08e5      	lsrs	r5, r4, #3
 800225c:	e662      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 800225e:	0764      	lsls	r4, r4, #29
 8002260:	08ff      	lsrs	r7, r7, #3
 8002262:	4327      	orrs	r7, r4
 8002264:	0905      	lsrs	r5, r0, #4
 8002266:	e65d      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002268:	08d2      	lsrs	r2, r2, #3
 800226a:	0749      	lsls	r1, r1, #29
 800226c:	4311      	orrs	r1, r2
 800226e:	000f      	movs	r7, r1
 8002270:	2302      	movs	r3, #2
 8002272:	092d      	lsrs	r5, r5, #4
 8002274:	e656      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002276:	0007      	movs	r7, r0
 8002278:	e5a4      	b.n	8001dc4 <__aeabi_dsub+0x350>
 800227a:	0038      	movs	r0, r7
 800227c:	e48f      	b.n	8001b9e <__aeabi_dsub+0x12a>
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	ff7fffff 	.word	0xff7fffff
 8002284:	000007fe 	.word	0x000007fe

08002288 <__aeabi_dcmpun>:
 8002288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228a:	46c6      	mov	lr, r8
 800228c:	031e      	lsls	r6, r3, #12
 800228e:	0b36      	lsrs	r6, r6, #12
 8002290:	46b0      	mov	r8, r6
 8002292:	4e0d      	ldr	r6, [pc, #52]	@ (80022c8 <__aeabi_dcmpun+0x40>)
 8002294:	030c      	lsls	r4, r1, #12
 8002296:	004d      	lsls	r5, r1, #1
 8002298:	005f      	lsls	r7, r3, #1
 800229a:	b500      	push	{lr}
 800229c:	0b24      	lsrs	r4, r4, #12
 800229e:	0d6d      	lsrs	r5, r5, #21
 80022a0:	0d7f      	lsrs	r7, r7, #21
 80022a2:	42b5      	cmp	r5, r6
 80022a4:	d00b      	beq.n	80022be <__aeabi_dcmpun+0x36>
 80022a6:	4908      	ldr	r1, [pc, #32]	@ (80022c8 <__aeabi_dcmpun+0x40>)
 80022a8:	2000      	movs	r0, #0
 80022aa:	428f      	cmp	r7, r1
 80022ac:	d104      	bne.n	80022b8 <__aeabi_dcmpun+0x30>
 80022ae:	4646      	mov	r6, r8
 80022b0:	4316      	orrs	r6, r2
 80022b2:	0030      	movs	r0, r6
 80022b4:	1e43      	subs	r3, r0, #1
 80022b6:	4198      	sbcs	r0, r3
 80022b8:	bc80      	pop	{r7}
 80022ba:	46b8      	mov	r8, r7
 80022bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022be:	4304      	orrs	r4, r0
 80022c0:	2001      	movs	r0, #1
 80022c2:	2c00      	cmp	r4, #0
 80022c4:	d1f8      	bne.n	80022b8 <__aeabi_dcmpun+0x30>
 80022c6:	e7ee      	b.n	80022a6 <__aeabi_dcmpun+0x1e>
 80022c8:	000007ff 	.word	0x000007ff

080022cc <__aeabi_d2iz>:
 80022cc:	000b      	movs	r3, r1
 80022ce:	0002      	movs	r2, r0
 80022d0:	b570      	push	{r4, r5, r6, lr}
 80022d2:	4d16      	ldr	r5, [pc, #88]	@ (800232c <__aeabi_d2iz+0x60>)
 80022d4:	030c      	lsls	r4, r1, #12
 80022d6:	b082      	sub	sp, #8
 80022d8:	0049      	lsls	r1, r1, #1
 80022da:	2000      	movs	r0, #0
 80022dc:	9200      	str	r2, [sp, #0]
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	0b24      	lsrs	r4, r4, #12
 80022e2:	0d49      	lsrs	r1, r1, #21
 80022e4:	0fde      	lsrs	r6, r3, #31
 80022e6:	42a9      	cmp	r1, r5
 80022e8:	dd04      	ble.n	80022f4 <__aeabi_d2iz+0x28>
 80022ea:	4811      	ldr	r0, [pc, #68]	@ (8002330 <__aeabi_d2iz+0x64>)
 80022ec:	4281      	cmp	r1, r0
 80022ee:	dd03      	ble.n	80022f8 <__aeabi_d2iz+0x2c>
 80022f0:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <__aeabi_d2iz+0x68>)
 80022f2:	18f0      	adds	r0, r6, r3
 80022f4:	b002      	add	sp, #8
 80022f6:	bd70      	pop	{r4, r5, r6, pc}
 80022f8:	2080      	movs	r0, #128	@ 0x80
 80022fa:	0340      	lsls	r0, r0, #13
 80022fc:	4320      	orrs	r0, r4
 80022fe:	4c0e      	ldr	r4, [pc, #56]	@ (8002338 <__aeabi_d2iz+0x6c>)
 8002300:	1a64      	subs	r4, r4, r1
 8002302:	2c1f      	cmp	r4, #31
 8002304:	dd08      	ble.n	8002318 <__aeabi_d2iz+0x4c>
 8002306:	4b0d      	ldr	r3, [pc, #52]	@ (800233c <__aeabi_d2iz+0x70>)
 8002308:	1a5b      	subs	r3, r3, r1
 800230a:	40d8      	lsrs	r0, r3
 800230c:	0003      	movs	r3, r0
 800230e:	4258      	negs	r0, r3
 8002310:	2e00      	cmp	r6, #0
 8002312:	d1ef      	bne.n	80022f4 <__aeabi_d2iz+0x28>
 8002314:	0018      	movs	r0, r3
 8002316:	e7ed      	b.n	80022f4 <__aeabi_d2iz+0x28>
 8002318:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <__aeabi_d2iz+0x74>)
 800231a:	9a00      	ldr	r2, [sp, #0]
 800231c:	469c      	mov	ip, r3
 800231e:	0003      	movs	r3, r0
 8002320:	4461      	add	r1, ip
 8002322:	408b      	lsls	r3, r1
 8002324:	40e2      	lsrs	r2, r4
 8002326:	4313      	orrs	r3, r2
 8002328:	e7f1      	b.n	800230e <__aeabi_d2iz+0x42>
 800232a:	46c0      	nop			@ (mov r8, r8)
 800232c:	000003fe 	.word	0x000003fe
 8002330:	0000041d 	.word	0x0000041d
 8002334:	7fffffff 	.word	0x7fffffff
 8002338:	00000433 	.word	0x00000433
 800233c:	00000413 	.word	0x00000413
 8002340:	fffffbed 	.word	0xfffffbed

08002344 <__aeabi_i2d>:
 8002344:	b570      	push	{r4, r5, r6, lr}
 8002346:	2800      	cmp	r0, #0
 8002348:	d016      	beq.n	8002378 <__aeabi_i2d+0x34>
 800234a:	17c3      	asrs	r3, r0, #31
 800234c:	18c5      	adds	r5, r0, r3
 800234e:	405d      	eors	r5, r3
 8002350:	0fc4      	lsrs	r4, r0, #31
 8002352:	0028      	movs	r0, r5
 8002354:	f000 f848 	bl	80023e8 <__clzsi2>
 8002358:	4b10      	ldr	r3, [pc, #64]	@ (800239c <__aeabi_i2d+0x58>)
 800235a:	1a1b      	subs	r3, r3, r0
 800235c:	055b      	lsls	r3, r3, #21
 800235e:	0d5b      	lsrs	r3, r3, #21
 8002360:	280a      	cmp	r0, #10
 8002362:	dc14      	bgt.n	800238e <__aeabi_i2d+0x4a>
 8002364:	0002      	movs	r2, r0
 8002366:	002e      	movs	r6, r5
 8002368:	3215      	adds	r2, #21
 800236a:	4096      	lsls	r6, r2
 800236c:	220b      	movs	r2, #11
 800236e:	1a12      	subs	r2, r2, r0
 8002370:	40d5      	lsrs	r5, r2
 8002372:	032d      	lsls	r5, r5, #12
 8002374:	0b2d      	lsrs	r5, r5, #12
 8002376:	e003      	b.n	8002380 <__aeabi_i2d+0x3c>
 8002378:	2400      	movs	r4, #0
 800237a:	2300      	movs	r3, #0
 800237c:	2500      	movs	r5, #0
 800237e:	2600      	movs	r6, #0
 8002380:	051b      	lsls	r3, r3, #20
 8002382:	432b      	orrs	r3, r5
 8002384:	07e4      	lsls	r4, r4, #31
 8002386:	4323      	orrs	r3, r4
 8002388:	0030      	movs	r0, r6
 800238a:	0019      	movs	r1, r3
 800238c:	bd70      	pop	{r4, r5, r6, pc}
 800238e:	380b      	subs	r0, #11
 8002390:	4085      	lsls	r5, r0
 8002392:	032d      	lsls	r5, r5, #12
 8002394:	2600      	movs	r6, #0
 8002396:	0b2d      	lsrs	r5, r5, #12
 8002398:	e7f2      	b.n	8002380 <__aeabi_i2d+0x3c>
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	0000041e 	.word	0x0000041e

080023a0 <__aeabi_ui2d>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	1e04      	subs	r4, r0, #0
 80023a4:	d010      	beq.n	80023c8 <__aeabi_ui2d+0x28>
 80023a6:	f000 f81f 	bl	80023e8 <__clzsi2>
 80023aa:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <__aeabi_ui2d+0x44>)
 80023ac:	1a1b      	subs	r3, r3, r0
 80023ae:	055b      	lsls	r3, r3, #21
 80023b0:	0d5b      	lsrs	r3, r3, #21
 80023b2:	280a      	cmp	r0, #10
 80023b4:	dc0f      	bgt.n	80023d6 <__aeabi_ui2d+0x36>
 80023b6:	220b      	movs	r2, #11
 80023b8:	0021      	movs	r1, r4
 80023ba:	1a12      	subs	r2, r2, r0
 80023bc:	40d1      	lsrs	r1, r2
 80023be:	3015      	adds	r0, #21
 80023c0:	030a      	lsls	r2, r1, #12
 80023c2:	4084      	lsls	r4, r0
 80023c4:	0b12      	lsrs	r2, r2, #12
 80023c6:	e001      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2200      	movs	r2, #0
 80023cc:	051b      	lsls	r3, r3, #20
 80023ce:	4313      	orrs	r3, r2
 80023d0:	0020      	movs	r0, r4
 80023d2:	0019      	movs	r1, r3
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	0022      	movs	r2, r4
 80023d8:	380b      	subs	r0, #11
 80023da:	4082      	lsls	r2, r0
 80023dc:	0312      	lsls	r2, r2, #12
 80023de:	2400      	movs	r4, #0
 80023e0:	0b12      	lsrs	r2, r2, #12
 80023e2:	e7f3      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023e4:	0000041e 	.word	0x0000041e

080023e8 <__clzsi2>:
 80023e8:	211c      	movs	r1, #28
 80023ea:	2301      	movs	r3, #1
 80023ec:	041b      	lsls	r3, r3, #16
 80023ee:	4298      	cmp	r0, r3
 80023f0:	d301      	bcc.n	80023f6 <__clzsi2+0xe>
 80023f2:	0c00      	lsrs	r0, r0, #16
 80023f4:	3910      	subs	r1, #16
 80023f6:	0a1b      	lsrs	r3, r3, #8
 80023f8:	4298      	cmp	r0, r3
 80023fa:	d301      	bcc.n	8002400 <__clzsi2+0x18>
 80023fc:	0a00      	lsrs	r0, r0, #8
 80023fe:	3908      	subs	r1, #8
 8002400:	091b      	lsrs	r3, r3, #4
 8002402:	4298      	cmp	r0, r3
 8002404:	d301      	bcc.n	800240a <__clzsi2+0x22>
 8002406:	0900      	lsrs	r0, r0, #4
 8002408:	3904      	subs	r1, #4
 800240a:	a202      	add	r2, pc, #8	@ (adr r2, 8002414 <__clzsi2+0x2c>)
 800240c:	5c10      	ldrb	r0, [r2, r0]
 800240e:	1840      	adds	r0, r0, r1
 8002410:	4770      	bx	lr
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	02020304 	.word	0x02020304
 8002418:	01010101 	.word	0x01010101
	...

08002424 <HCSR04_Init>:
#include <HCSR04.h>
#include "main.h"
#include <stdint.h>

void HCSR04_Init(HCSR04_Config *sensor) {
 8002424:	b590      	push	{r4, r7, lr}
 8002426:	b089      	sub	sp, #36	@ 0x24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800242c:	240c      	movs	r4, #12
 800242e:	193b      	adds	r3, r7, r4
 8002430:	0018      	movs	r0, r3
 8002432:	2314      	movs	r3, #20
 8002434:	001a      	movs	r2, r3
 8002436:	2100      	movs	r1, #0
 8002438:	f003 f9dc 	bl	80057f4 <memset>

	    // 1. TRIG LB KONFIGURLSA (Kimenetnek KELL lennie)
	GPIO_InitStruct.Pin = sensor->TRIGPin;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	889b      	ldrh	r3, [r3, #4]
 8002440:	001a      	movs	r2, r3
 8002442:	193b      	adds	r3, r7, r4
 8002444:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002446:	193b      	adds	r3, r7, r4
 8002448:	2201      	movs	r2, #1
 800244a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	193b      	adds	r3, r7, r4
 800244e:	2200      	movs	r2, #0
 8002450:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002452:	193b      	adds	r3, r7, r4
 8002454:	2200      	movs	r2, #0
 8002456:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(sensor->TRIG_Port, &GPIO_InitStruct);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	193a      	adds	r2, r7, r4
 800245e:	0011      	movs	r1, r2
 8002460:	0018      	movs	r0, r3
 8002462:	f000 fd6b 	bl	8002f3c <HAL_GPIO_Init>


	HAL_GPIO_WritePin(sensor->TRIG_Port, sensor->TRIGPin, GPIO_PIN_RESET);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6818      	ldr	r0, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	889b      	ldrh	r3, [r3, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	0019      	movs	r1, r3
 8002472:	f000 fef0 	bl	8003256 <HAL_GPIO_WritePin>

	    // 2. ECHO LB KONFIGURLSA (Bemenetnek KELL lennie)
	GPIO_InitStruct.Pin = sensor->ECHOPin;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	899b      	ldrh	r3, [r3, #12]
 800247a:	001a      	movs	r2, r3
 800247c:	193b      	adds	r3, r7, r4
 800247e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002480:	193b      	adds	r3, r7, r4
 8002482:	2200      	movs	r2, #0
 8002484:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	193b      	adds	r3, r7, r4
 8002488:	2200      	movs	r2, #0
 800248a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(sensor->ECHO_Port, &GPIO_InitStruct);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	193a      	adds	r2, r7, r4
 8002492:	0011      	movs	r1, r2
 8002494:	0018      	movs	r0, r3
 8002496:	f000 fd51 	bl	8002f3c <HAL_GPIO_Init>

}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	46bd      	mov	sp, r7
 800249e:	b009      	add	sp, #36	@ 0x24
 80024a0:	bd90      	pop	{r4, r7, pc}

080024a2 <compare>:

static uint32_t compare(const void *a, const void *b)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
 80024aa:	6039      	str	r1, [r7, #0]
	return *(uint32_t*)a - *(uint32_t*)b;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	1ad3      	subs	r3, r2, r3
}
 80024b6:	0018      	movs	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b002      	add	sp, #8
 80024bc:	bd80      	pop	{r7, pc}

080024be <delay_us>:

static void delay_us(HCSR04_Config *sensor, uint32_t us, int freq)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b084      	sub	sp, #16
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
 	__HAL_TIM_SET_COUNTER(sensor->Timer, 0);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2200      	movs	r2, #0
 80024d2:	625a      	str	r2, [r3, #36]	@ 0x24
 	while(__HAL_TIM_GET_COUNTER(sensor->Timer) < us * freq);
 80024d4:	46c0      	nop			@ (mov r8, r8)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68b9      	ldr	r1, [r7, #8]
 80024e2:	434b      	muls	r3, r1
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d3f6      	bcc.n	80024d6 <delay_us+0x18>
}
 80024e8:	46c0      	nop			@ (mov r8, r8)
 80024ea:	46c0      	nop			@ (mov r8, r8)
 80024ec:	46bd      	mov	sp, r7
 80024ee:	b004      	add	sp, #16
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <readHCSR04>:

static uint32_t readHCSR04(HCSR04_Config *sensor, int freq)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
 uint32_t localTime = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 
 	HAL_GPIO_WritePin(sensor -> TRIG_Port, sensor -> TRIGPin, GPIO_PIN_SET);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6818      	ldr	r0, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	889b      	ldrh	r3, [r3, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	0019      	movs	r1, r3
 800250e:	f000 fea2 	bl	8003256 <HAL_GPIO_WritePin>
	delay_us(sensor, 10, freq);
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	210a      	movs	r1, #10
 8002518:	0018      	movs	r0, r3
 800251a:	f7ff ffd0 	bl	80024be <delay_us>
	HAL_GPIO_WritePin(sensor -> TRIG_Port, sensor -> TRIGPin, GPIO_PIN_RESET);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	889b      	ldrh	r3, [r3, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	0019      	movs	r1, r3
 800252a:	f000 fe94 	bl	8003256 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(sensor -> Timer, 0);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2200      	movs	r2, #0
 8002536:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(sensor -> ECHO_Port, sensor ->  ECHOPin) == 0)
 8002538:	e008      	b.n	800254c <readHCSR04+0x58>
	{
		if(__HAL_TIM_GET_COUNTER(sensor -> Timer) > 30000)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002542:	4a1f      	ldr	r2, [pc, #124]	@ (80025c0 <readHCSR04+0xcc>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d901      	bls.n	800254c <readHCSR04+0x58>
			return 35505;
 8002548:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <readHCSR04+0xd0>)
 800254a:	e035      	b.n	80025b8 <readHCSR04+0xc4>
	while(HAL_GPIO_ReadPin(sensor -> ECHO_Port, sensor ->  ECHOPin) == 0)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	899b      	ldrh	r3, [r3, #12]
 8002554:	0019      	movs	r1, r3
 8002556:	0010      	movs	r0, r2
 8002558:	f000 fe60 	bl	800321c <HAL_GPIO_ReadPin>
 800255c:	1e03      	subs	r3, r0, #0
 800255e:	d0ec      	beq.n	800253a <readHCSR04+0x46>
	}
	__HAL_TIM_SET_COUNTER(sensor -> Timer, 0);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2200      	movs	r2, #0
 8002568:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(sensor -> ECHO_Port, sensor -> ECHOPin) == 1)
 800256a:	e006      	b.n	800257a <readHCSR04+0x86>
	{
		if(__HAL_TIM_GET_COUNTER(sensor -> Timer) > 65534)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002574:	4a14      	ldr	r2, [pc, #80]	@ (80025c8 <readHCSR04+0xd4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d80b      	bhi.n	8002592 <readHCSR04+0x9e>
	while(HAL_GPIO_ReadPin(sensor -> ECHO_Port, sensor -> ECHOPin) == 1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	899b      	ldrh	r3, [r3, #12]
 8002582:	0019      	movs	r1, r3
 8002584:	0010      	movs	r0, r2
 8002586:	f000 fe49 	bl	800321c <HAL_GPIO_ReadPin>
 800258a:	0003      	movs	r3, r0
 800258c:	2b01      	cmp	r3, #1
 800258e:	d0ed      	beq.n	800256c <readHCSR04+0x78>
 8002590:	e000      	b.n	8002594 <readHCSR04+0xa0>
			break;
 8002592:	46c0      	nop			@ (mov r8, r8)
	}
	localTime = __HAL_TIM_GET_COUNTER(sensor -> Timer);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259c:	60fb      	str	r3, [r7, #12]
	return (localTime * 10 )/ 58 * freq;
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	0013      	movs	r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	189b      	adds	r3, r3, r2
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	213a      	movs	r1, #58	@ 0x3a
 80025aa:	0018      	movs	r0, r3
 80025ac:	f7fd fdc8 	bl	8000140 <__udivsi3>
 80025b0:	0003      	movs	r3, r0
 80025b2:	001a      	movs	r2, r3
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	4353      	muls	r3, r2
}
 80025b8:	0018      	movs	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	b004      	add	sp, #16
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	00007530 	.word	0x00007530
 80025c4:	00008ab1 	.word	0x00008ab1
 80025c8:	0000fffe 	.word	0x0000fffe

080025cc <HCSR04_getDistance>:

uint32_t HCSR04_getDistance(HCSR04_Config *sensor, int numOfMeasures, int unit, int freq)
{
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	46c6      	mov	lr, r8
 80025d0:	b500      	push	{lr}
 80025d2:	b08e      	sub	sp, #56	@ 0x38
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6278      	str	r0, [r7, #36]	@ 0x24
 80025d8:	6239      	str	r1, [r7, #32]
 80025da:	61fa      	str	r2, [r7, #28]
 80025dc:	61bb      	str	r3, [r7, #24]
 80025de:	466b      	mov	r3, sp
 80025e0:	4698      	mov	r8, r3
			uint32_t measurements[numOfMeasures];
 80025e2:	6a3b      	ldr	r3, [r7, #32]
 80025e4:	1e5a      	subs	r2, r3, #1
 80025e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80025e8:	001a      	movs	r2, r3
 80025ea:	60ba      	str	r2, [r7, #8]
 80025ec:	2200      	movs	r2, #0
 80025ee:	60fa      	str	r2, [r7, #12]
 80025f0:	68b8      	ldr	r0, [r7, #8]
 80025f2:	68f9      	ldr	r1, [r7, #12]
 80025f4:	0002      	movs	r2, r0
 80025f6:	0ed2      	lsrs	r2, r2, #27
 80025f8:	000e      	movs	r6, r1
 80025fa:	0176      	lsls	r6, r6, #5
 80025fc:	617e      	str	r6, [r7, #20]
 80025fe:	697e      	ldr	r6, [r7, #20]
 8002600:	4316      	orrs	r6, r2
 8002602:	617e      	str	r6, [r7, #20]
 8002604:	0002      	movs	r2, r0
 8002606:	0152      	lsls	r2, r2, #5
 8002608:	613a      	str	r2, [r7, #16]
 800260a:	001a      	movs	r2, r3
 800260c:	603a      	str	r2, [r7, #0]
 800260e:	2200      	movs	r2, #0
 8002610:	607a      	str	r2, [r7, #4]
 8002612:	6838      	ldr	r0, [r7, #0]
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	0002      	movs	r2, r0
 8002618:	0ed2      	lsrs	r2, r2, #27
 800261a:	000e      	movs	r6, r1
 800261c:	0175      	lsls	r5, r6, #5
 800261e:	4315      	orrs	r5, r2
 8002620:	0002      	movs	r2, r0
 8002622:	0154      	lsls	r4, r2, #5
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	3307      	adds	r3, #7
 8002628:	08db      	lsrs	r3, r3, #3
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	466a      	mov	r2, sp
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	469d      	mov	sp, r3
 8002632:	466b      	mov	r3, sp
 8002634:	3303      	adds	r3, #3
 8002636:	089b      	lsrs	r3, r3, #2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for(int i=0; i<numOfMeasures -1 ; i++)
 800263c:	2300      	movs	r3, #0
 800263e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002640:	e014      	b.n	800266c <HCSR04_getDistance+0xa0>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002642:	b672      	cpsid	i
}
 8002644:	46c0      	nop			@ (mov r8, r8)
	  		{
	  			__disable_irq();
	  			measurements[i] = readHCSR04(sensor, freq);
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	0011      	movs	r1, r2
 800264c:	0018      	movs	r0, r3
 800264e:	f7ff ff51 	bl	80024f4 <readHCSR04>
 8002652:	0001      	movs	r1, r0
 8002654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002656:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002658:	0092      	lsls	r2, r2, #2
 800265a:	50d1      	str	r1, [r2, r3]
  __ASM volatile ("cpsie i" : : : "memory");
 800265c:	b662      	cpsie	i
}
 800265e:	46c0      	nop			@ (mov r8, r8)
	  			__enable_irq();
	  			HAL_Delay(5);
 8002660:	2005      	movs	r0, #5
 8002662:	f000 fb93 	bl	8002d8c <HAL_Delay>
			for(int i=0; i<numOfMeasures -1 ; i++)
 8002666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002668:	3301      	adds	r3, #1
 800266a:	637b      	str	r3, [r7, #52]	@ 0x34
 800266c:	6a3b      	ldr	r3, [r7, #32]
 800266e:	3b01      	subs	r3, #1
 8002670:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002672:	429a      	cmp	r2, r3
 8002674:	dbe5      	blt.n	8002642 <HCSR04_getDistance+0x76>
	  		}
	  		qsort(measurements, numOfMeasures, sizeof(uint32_t), compare);
 8002676:	4b17      	ldr	r3, [pc, #92]	@ (80026d4 <HCSR04_getDistance+0x108>)
 8002678:	6a39      	ldr	r1, [r7, #32]
 800267a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800267c:	2204      	movs	r2, #4
 800267e:	f002 f9df 	bl	8004a40 <qsort>

	  		switch(unit){
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	2b02      	cmp	r3, #2
 8002686:	d014      	beq.n	80026b2 <HCSR04_getDistance+0xe6>
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	2b02      	cmp	r3, #2
 800268c:	dc19      	bgt.n	80026c2 <HCSR04_getDistance+0xf6>
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <HCSR04_getDistance+0xd0>
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d003      	beq.n	80026a2 <HCSR04_getDistance+0xd6>
 800269a:	e012      	b.n	80026c2 <HCSR04_getDistance+0xf6>
	  		case 0:
	  			return measurements[2];
 800269c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	e011      	b.n	80026c6 <HCSR04_getDistance+0xfa>
	  		case 1:
	  			return measurements[2] / 10;
 80026a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	210a      	movs	r1, #10
 80026a8:	0018      	movs	r0, r3
 80026aa:	f7fd fd49 	bl	8000140 <__udivsi3>
 80026ae:	0003      	movs	r3, r0
 80026b0:	e009      	b.n	80026c6 <HCSR04_getDistance+0xfa>
	  		case 2:
	  			return (measurements[2]*10)/256;
 80026b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	0013      	movs	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	189b      	adds	r3, r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	0a1b      	lsrs	r3, r3, #8
 80026c0:	e001      	b.n	80026c6 <HCSR04_getDistance+0xfa>
	  		default: return measurements[2];
 80026c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	46c5      	mov	sp, r8
	  		}

}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b00e      	add	sp, #56	@ 0x38
 80026ce:	bc80      	pop	{r7}
 80026d0:	46b8      	mov	r8, r7
 80026d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026d4:	080024a3 	.word	0x080024a3

080026d8 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  // Ez a sor mondja meg, hogy keressen egy huart2-t a kdban brhol
  extern UART_HandleTypeDef huart2;

  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 10);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	68b9      	ldr	r1, [r7, #8]
 80026ea:	4804      	ldr	r0, [pc, #16]	@ (80026fc <_write+0x24>)
 80026ec:	230a      	movs	r3, #10
 80026ee:	f001 fd5f 	bl	80041b0 <HAL_UART_Transmit>
  return len;
 80026f2:	687b      	ldr	r3, [r7, #4]
}
 80026f4:	0018      	movs	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b004      	add	sp, #16
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	20000238 	.word	0x20000238

08002700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002706:	f000 fadd 	bl	8002cc4 <HAL_Init>
  int compare(const void *a, const void *b);

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800270a:	f000 f839 	bl	8002780 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800270e:	f000 f8ff 	bl	8002910 <MX_GPIO_Init>
  MX_TIM1_Init();
 8002712:	f000 f875 	bl	8002800 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002716:	f000 f8cb 	bl	80028b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 800271a:	4b16      	ldr	r3, [pc, #88]	@ (8002774 <main+0x74>)
 800271c:	0018      	movs	r0, r3
 800271e:	f001 fa65 	bl	8003bec <HAL_TIM_Base_Start>

  HCSR04_Config sensor;
  sensor.Timer = &htim1;
 8002722:	003b      	movs	r3, r7
 8002724:	4a13      	ldr	r2, [pc, #76]	@ (8002774 <main+0x74>)
 8002726:	611a      	str	r2, [r3, #16]
  sensor.TRIG_Port = TRIG_GPIO_Port;
 8002728:	003b      	movs	r3, r7
 800272a:	4a13      	ldr	r2, [pc, #76]	@ (8002778 <main+0x78>)
 800272c:	601a      	str	r2, [r3, #0]
  sensor.TRIGPin = TRIG_Pin;
 800272e:	003b      	movs	r3, r7
 8002730:	2220      	movs	r2, #32
 8002732:	809a      	strh	r2, [r3, #4]
  sensor.ECHO_Port = ECHO_GPIO_Port;
 8002734:	003b      	movs	r3, r7
 8002736:	4a10      	ldr	r2, [pc, #64]	@ (8002778 <main+0x78>)
 8002738:	609a      	str	r2, [r3, #8]
  sensor.ECHOPin = ECHO_Pin;
 800273a:	003b      	movs	r3, r7
 800273c:	2210      	movs	r2, #16
 800273e:	819a      	strh	r2, [r3, #12]

  HCSR04_Init(&sensor);
 8002740:	003b      	movs	r3, r7
 8002742:	0018      	movs	r0, r3
 8002744:	f7ff fe6e 	bl	8002424 <HCSR04_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  uint16_t distance = HCSR04_getDistance(&sensor, 15, 0, 1);
 8002748:	0038      	movs	r0, r7
 800274a:	2301      	movs	r3, #1
 800274c:	2200      	movs	r2, #0
 800274e:	210f      	movs	r1, #15
 8002750:	f7ff ff3c 	bl	80025cc <HCSR04_getDistance>
 8002754:	0002      	movs	r2, r0
 8002756:	2116      	movs	r1, #22
 8002758:	187b      	adds	r3, r7, r1
 800275a:	801a      	strh	r2, [r3, #0]
	  printf("tavolsag %d mm\r\n", distance);
 800275c:	187b      	adds	r3, r7, r1
 800275e:	881a      	ldrh	r2, [r3, #0]
 8002760:	4b06      	ldr	r3, [pc, #24]	@ (800277c <main+0x7c>)
 8002762:	0011      	movs	r1, r2
 8002764:	0018      	movs	r0, r3
 8002766:	f002 ffe9 	bl	800573c <iprintf>
	  HAL_Delay(250);
 800276a:	20fa      	movs	r0, #250	@ 0xfa
 800276c:	f000 fb0e 	bl	8002d8c <HAL_Delay>
  {
 8002770:	46c0      	nop			@ (mov r8, r8)
 8002772:	e7e9      	b.n	8002748 <main+0x48>
 8002774:	200001f0 	.word	0x200001f0
 8002778:	48000400 	.word	0x48000400
 800277c:	08007778 	.word	0x08007778

08002780 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002780:	b590      	push	{r4, r7, lr}
 8002782:	b091      	sub	sp, #68	@ 0x44
 8002784:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002786:	2410      	movs	r4, #16
 8002788:	193b      	adds	r3, r7, r4
 800278a:	0018      	movs	r0, r3
 800278c:	2330      	movs	r3, #48	@ 0x30
 800278e:	001a      	movs	r2, r3
 8002790:	2100      	movs	r1, #0
 8002792:	f003 f82f 	bl	80057f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002796:	003b      	movs	r3, r7
 8002798:	0018      	movs	r0, r3
 800279a:	2310      	movs	r3, #16
 800279c:	001a      	movs	r2, r3
 800279e:	2100      	movs	r1, #0
 80027a0:	f003 f828 	bl	80057f4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80027a4:	0021      	movs	r1, r4
 80027a6:	187b      	adds	r3, r7, r1
 80027a8:	2202      	movs	r2, #2
 80027aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027ac:	187b      	adds	r3, r7, r1
 80027ae:	2201      	movs	r2, #1
 80027b0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80027b2:	187b      	adds	r3, r7, r1
 80027b4:	2210      	movs	r2, #16
 80027b6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80027b8:	187b      	adds	r3, r7, r1
 80027ba:	2200      	movs	r2, #0
 80027bc:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027be:	187b      	adds	r3, r7, r1
 80027c0:	0018      	movs	r0, r3
 80027c2:	f000 fd65 	bl	8003290 <HAL_RCC_OscConfig>
 80027c6:	1e03      	subs	r3, r0, #0
 80027c8:	d001      	beq.n	80027ce <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80027ca:	f000 f8f9 	bl	80029c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027ce:	003b      	movs	r3, r7
 80027d0:	2207      	movs	r2, #7
 80027d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80027d4:	003b      	movs	r3, r7
 80027d6:	2200      	movs	r2, #0
 80027d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027da:	003b      	movs	r3, r7
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027e0:	003b      	movs	r3, r7
 80027e2:	2200      	movs	r2, #0
 80027e4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80027e6:	003b      	movs	r3, r7
 80027e8:	2100      	movs	r1, #0
 80027ea:	0018      	movs	r0, r3
 80027ec:	f001 f86a 	bl	80038c4 <HAL_RCC_ClockConfig>
 80027f0:	1e03      	subs	r3, r0, #0
 80027f2:	d001      	beq.n	80027f8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80027f4:	f000 f8e4 	bl	80029c0 <Error_Handler>
  }
}
 80027f8:	46c0      	nop			@ (mov r8, r8)
 80027fa:	46bd      	mov	sp, r7
 80027fc:	b011      	add	sp, #68	@ 0x44
 80027fe:	bd90      	pop	{r4, r7, pc}

08002800 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002806:	2308      	movs	r3, #8
 8002808:	18fb      	adds	r3, r7, r3
 800280a:	0018      	movs	r0, r3
 800280c:	2310      	movs	r3, #16
 800280e:	001a      	movs	r2, r3
 8002810:	2100      	movs	r1, #0
 8002812:	f002 ffef 	bl	80057f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002816:	003b      	movs	r3, r7
 8002818:	0018      	movs	r0, r3
 800281a:	2308      	movs	r3, #8
 800281c:	001a      	movs	r2, r3
 800281e:	2100      	movs	r1, #0
 8002820:	f002 ffe8 	bl	80057f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002824:	4b1f      	ldr	r3, [pc, #124]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 8002826:	4a20      	ldr	r2, [pc, #128]	@ (80028a8 <MX_TIM1_Init+0xa8>)
 8002828:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 800282a:	4b1e      	ldr	r3, [pc, #120]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 800282c:	2207      	movs	r2, #7
 800282e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002830:	4b1c      	ldr	r3, [pc, #112]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 8002832:	2200      	movs	r2, #0
 8002834:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002836:	4b1b      	ldr	r3, [pc, #108]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 8002838:	4a1c      	ldr	r2, [pc, #112]	@ (80028ac <MX_TIM1_Init+0xac>)
 800283a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800283c:	4b19      	ldr	r3, [pc, #100]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 800283e:	2200      	movs	r2, #0
 8002840:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002842:	4b18      	ldr	r3, [pc, #96]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 8002844:	2200      	movs	r2, #0
 8002846:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002848:	4b16      	ldr	r3, [pc, #88]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800284e:	4b15      	ldr	r3, [pc, #84]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 8002850:	0018      	movs	r0, r3
 8002852:	f001 f97b 	bl	8003b4c <HAL_TIM_Base_Init>
 8002856:	1e03      	subs	r3, r0, #0
 8002858:	d001      	beq.n	800285e <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800285a:	f000 f8b1 	bl	80029c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800285e:	2108      	movs	r1, #8
 8002860:	187b      	adds	r3, r7, r1
 8002862:	2280      	movs	r2, #128	@ 0x80
 8002864:	0152      	lsls	r2, r2, #5
 8002866:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002868:	187a      	adds	r2, r7, r1
 800286a:	4b0e      	ldr	r3, [pc, #56]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 800286c:	0011      	movs	r1, r2
 800286e:	0018      	movs	r0, r3
 8002870:	f001 fa00 	bl	8003c74 <HAL_TIM_ConfigClockSource>
 8002874:	1e03      	subs	r3, r0, #0
 8002876:	d001      	beq.n	800287c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002878:	f000 f8a2 	bl	80029c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800287c:	003b      	movs	r3, r7
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002882:	003b      	movs	r3, r7
 8002884:	2200      	movs	r2, #0
 8002886:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002888:	003a      	movs	r2, r7
 800288a:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <MX_TIM1_Init+0xa4>)
 800288c:	0011      	movs	r1, r2
 800288e:	0018      	movs	r0, r3
 8002890:	f001 fbe2 	bl	8004058 <HAL_TIMEx_MasterConfigSynchronization>
 8002894:	1e03      	subs	r3, r0, #0
 8002896:	d001      	beq.n	800289c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8002898:	f000 f892 	bl	80029c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800289c:	46c0      	nop			@ (mov r8, r8)
 800289e:	46bd      	mov	sp, r7
 80028a0:	b006      	add	sp, #24
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	200001f0 	.word	0x200001f0
 80028a8:	40012c00 	.word	0x40012c00
 80028ac:	0000ffff 	.word	0x0000ffff

080028b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028b4:	4b14      	ldr	r3, [pc, #80]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028b6:	4a15      	ldr	r2, [pc, #84]	@ (800290c <MX_USART2_UART_Init+0x5c>)
 80028b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028ba:	4b13      	ldr	r3, [pc, #76]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028bc:	22e1      	movs	r2, #225	@ 0xe1
 80028be:	0252      	lsls	r2, r2, #9
 80028c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028c2:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028d6:	220c      	movs	r2, #12
 80028d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028da:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028dc:	2200      	movs	r2, #0
 80028de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e0:	4b09      	ldr	r3, [pc, #36]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028e6:	4b08      	ldr	r3, [pc, #32]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028ec:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028f2:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028f4:	0018      	movs	r0, r3
 80028f6:	f001 fc07 	bl	8004108 <HAL_UART_Init>
 80028fa:	1e03      	subs	r3, r0, #0
 80028fc:	d001      	beq.n	8002902 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80028fe:	f000 f85f 	bl	80029c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002902:	46c0      	nop			@ (mov r8, r8)
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000238 	.word	0x20000238
 800290c:	40004400 	.word	0x40004400

08002910 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	b089      	sub	sp, #36	@ 0x24
 8002914:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002916:	240c      	movs	r4, #12
 8002918:	193b      	adds	r3, r7, r4
 800291a:	0018      	movs	r0, r3
 800291c:	2314      	movs	r3, #20
 800291e:	001a      	movs	r2, r3
 8002920:	2100      	movs	r1, #0
 8002922:	f002 ff67 	bl	80057f4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	4b24      	ldr	r3, [pc, #144]	@ (80029b8 <MX_GPIO_Init+0xa8>)
 8002928:	695a      	ldr	r2, [r3, #20]
 800292a:	4b23      	ldr	r3, [pc, #140]	@ (80029b8 <MX_GPIO_Init+0xa8>)
 800292c:	2180      	movs	r1, #128	@ 0x80
 800292e:	0289      	lsls	r1, r1, #10
 8002930:	430a      	orrs	r2, r1
 8002932:	615a      	str	r2, [r3, #20]
 8002934:	4b20      	ldr	r3, [pc, #128]	@ (80029b8 <MX_GPIO_Init+0xa8>)
 8002936:	695a      	ldr	r2, [r3, #20]
 8002938:	2380      	movs	r3, #128	@ 0x80
 800293a:	029b      	lsls	r3, r3, #10
 800293c:	4013      	ands	r3, r2
 800293e:	60bb      	str	r3, [r7, #8]
 8002940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	4b1d      	ldr	r3, [pc, #116]	@ (80029b8 <MX_GPIO_Init+0xa8>)
 8002944:	695a      	ldr	r2, [r3, #20]
 8002946:	4b1c      	ldr	r3, [pc, #112]	@ (80029b8 <MX_GPIO_Init+0xa8>)
 8002948:	2180      	movs	r1, #128	@ 0x80
 800294a:	02c9      	lsls	r1, r1, #11
 800294c:	430a      	orrs	r2, r1
 800294e:	615a      	str	r2, [r3, #20]
 8002950:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <MX_GPIO_Init+0xa8>)
 8002952:	695a      	ldr	r2, [r3, #20]
 8002954:	2380      	movs	r3, #128	@ 0x80
 8002956:	02db      	lsls	r3, r3, #11
 8002958:	4013      	ands	r3, r2
 800295a:	607b      	str	r3, [r7, #4]
 800295c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800295e:	4b17      	ldr	r3, [pc, #92]	@ (80029bc <MX_GPIO_Init+0xac>)
 8002960:	2200      	movs	r2, #0
 8002962:	2120      	movs	r1, #32
 8002964:	0018      	movs	r0, r3
 8002966:	f000 fc76 	bl	8003256 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 800296a:	193b      	adds	r3, r7, r4
 800296c:	2210      	movs	r2, #16
 800296e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002970:	193b      	adds	r3, r7, r4
 8002972:	2200      	movs	r2, #0
 8002974:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	193b      	adds	r3, r7, r4
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800297c:	193b      	adds	r3, r7, r4
 800297e:	4a0f      	ldr	r2, [pc, #60]	@ (80029bc <MX_GPIO_Init+0xac>)
 8002980:	0019      	movs	r1, r3
 8002982:	0010      	movs	r0, r2
 8002984:	f000 fada 	bl	8002f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8002988:	0021      	movs	r1, r4
 800298a:	187b      	adds	r3, r7, r1
 800298c:	2220      	movs	r2, #32
 800298e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002990:	187b      	adds	r3, r7, r1
 8002992:	2201      	movs	r2, #1
 8002994:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002996:	187b      	adds	r3, r7, r1
 8002998:	2202      	movs	r2, #2
 800299a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299c:	187b      	adds	r3, r7, r1
 800299e:	2200      	movs	r2, #0
 80029a0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 80029a2:	187b      	adds	r3, r7, r1
 80029a4:	4a05      	ldr	r2, [pc, #20]	@ (80029bc <MX_GPIO_Init+0xac>)
 80029a6:	0019      	movs	r1, r3
 80029a8:	0010      	movs	r0, r2
 80029aa:	f000 fac7 	bl	8002f3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b009      	add	sp, #36	@ 0x24
 80029b4:	bd90      	pop	{r4, r7, pc}
 80029b6:	46c0      	nop			@ (mov r8, r8)
 80029b8:	40021000 	.word	0x40021000
 80029bc:	48000400 	.word	0x48000400

080029c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80029c4:	b672      	cpsid	i
}
 80029c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029c8:	46c0      	nop			@ (mov r8, r8)
 80029ca:	e7fd      	b.n	80029c8 <Error_Handler+0x8>

080029cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002a10 <HAL_MspInit+0x44>)
 80029d4:	699a      	ldr	r2, [r3, #24]
 80029d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a10 <HAL_MspInit+0x44>)
 80029d8:	2101      	movs	r1, #1
 80029da:	430a      	orrs	r2, r1
 80029dc:	619a      	str	r2, [r3, #24]
 80029de:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <HAL_MspInit+0x44>)
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	2201      	movs	r2, #1
 80029e4:	4013      	ands	r3, r2
 80029e6:	607b      	str	r3, [r7, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ea:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <HAL_MspInit+0x44>)
 80029ec:	69da      	ldr	r2, [r3, #28]
 80029ee:	4b08      	ldr	r3, [pc, #32]	@ (8002a10 <HAL_MspInit+0x44>)
 80029f0:	2180      	movs	r1, #128	@ 0x80
 80029f2:	0549      	lsls	r1, r1, #21
 80029f4:	430a      	orrs	r2, r1
 80029f6:	61da      	str	r2, [r3, #28]
 80029f8:	4b05      	ldr	r3, [pc, #20]	@ (8002a10 <HAL_MspInit+0x44>)
 80029fa:	69da      	ldr	r2, [r3, #28]
 80029fc:	2380      	movs	r3, #128	@ 0x80
 80029fe:	055b      	lsls	r3, r3, #21
 8002a00:	4013      	ands	r3, r2
 8002a02:	603b      	str	r3, [r7, #0]
 8002a04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a06:	46c0      	nop			@ (mov r8, r8)
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	b002      	add	sp, #8
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	46c0      	nop			@ (mov r8, r8)
 8002a10:	40021000 	.word	0x40021000

08002a14 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a0a      	ldr	r2, [pc, #40]	@ (8002a4c <HAL_TIM_Base_MspInit+0x38>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d10d      	bne.n	8002a42 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a26:	4b0a      	ldr	r3, [pc, #40]	@ (8002a50 <HAL_TIM_Base_MspInit+0x3c>)
 8002a28:	699a      	ldr	r2, [r3, #24]
 8002a2a:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <HAL_TIM_Base_MspInit+0x3c>)
 8002a2c:	2180      	movs	r1, #128	@ 0x80
 8002a2e:	0109      	lsls	r1, r1, #4
 8002a30:	430a      	orrs	r2, r1
 8002a32:	619a      	str	r2, [r3, #24]
 8002a34:	4b06      	ldr	r3, [pc, #24]	@ (8002a50 <HAL_TIM_Base_MspInit+0x3c>)
 8002a36:	699a      	ldr	r2, [r3, #24]
 8002a38:	2380      	movs	r3, #128	@ 0x80
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002a42:	46c0      	nop			@ (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b004      	add	sp, #16
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	40012c00 	.word	0x40012c00
 8002a50:	40021000 	.word	0x40021000

08002a54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b08b      	sub	sp, #44	@ 0x2c
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a5c:	2414      	movs	r4, #20
 8002a5e:	193b      	adds	r3, r7, r4
 8002a60:	0018      	movs	r0, r3
 8002a62:	2314      	movs	r3, #20
 8002a64:	001a      	movs	r2, r3
 8002a66:	2100      	movs	r1, #0
 8002a68:	f002 fec4 	bl	80057f4 <memset>
  if(huart->Instance==USART2)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae4 <HAL_UART_MspInit+0x90>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d132      	bne.n	8002adc <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a76:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae8 <HAL_UART_MspInit+0x94>)
 8002a78:	69da      	ldr	r2, [r3, #28]
 8002a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae8 <HAL_UART_MspInit+0x94>)
 8002a7c:	2180      	movs	r1, #128	@ 0x80
 8002a7e:	0289      	lsls	r1, r1, #10
 8002a80:	430a      	orrs	r2, r1
 8002a82:	61da      	str	r2, [r3, #28]
 8002a84:	4b18      	ldr	r3, [pc, #96]	@ (8002ae8 <HAL_UART_MspInit+0x94>)
 8002a86:	69da      	ldr	r2, [r3, #28]
 8002a88:	2380      	movs	r3, #128	@ 0x80
 8002a8a:	029b      	lsls	r3, r3, #10
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
 8002a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a92:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <HAL_UART_MspInit+0x94>)
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	4b14      	ldr	r3, [pc, #80]	@ (8002ae8 <HAL_UART_MspInit+0x94>)
 8002a98:	2180      	movs	r1, #128	@ 0x80
 8002a9a:	0289      	lsls	r1, r1, #10
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	615a      	str	r2, [r3, #20]
 8002aa0:	4b11      	ldr	r3, [pc, #68]	@ (8002ae8 <HAL_UART_MspInit+0x94>)
 8002aa2:	695a      	ldr	r2, [r3, #20]
 8002aa4:	2380      	movs	r3, #128	@ 0x80
 8002aa6:	029b      	lsls	r3, r3, #10
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002aae:	0021      	movs	r1, r4
 8002ab0:	187b      	adds	r3, r7, r1
 8002ab2:	220c      	movs	r2, #12
 8002ab4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab6:	187b      	adds	r3, r7, r1
 8002ab8:	2202      	movs	r2, #2
 8002aba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abc:	187b      	adds	r3, r7, r1
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ac2:	187b      	adds	r3, r7, r1
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002ac8:	187b      	adds	r3, r7, r1
 8002aca:	2201      	movs	r2, #1
 8002acc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ace:	187a      	adds	r2, r7, r1
 8002ad0:	2390      	movs	r3, #144	@ 0x90
 8002ad2:	05db      	lsls	r3, r3, #23
 8002ad4:	0011      	movs	r1, r2
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f000 fa30 	bl	8002f3c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002adc:	46c0      	nop			@ (mov r8, r8)
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b00b      	add	sp, #44	@ 0x2c
 8002ae2:	bd90      	pop	{r4, r7, pc}
 8002ae4:	40004400 	.word	0x40004400
 8002ae8:	40021000 	.word	0x40021000

08002aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002af0:	46c0      	nop			@ (mov r8, r8)
 8002af2:	e7fd      	b.n	8002af0 <NMI_Handler+0x4>

08002af4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002af8:	46c0      	nop			@ (mov r8, r8)
 8002afa:	e7fd      	b.n	8002af8 <HardFault_Handler+0x4>

08002afc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b0a:	46c0      	nop			@ (mov r8, r8)
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b14:	f000 f91e 	bl	8002d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b18:	46c0      	nop			@ (mov r8, r8)
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	af00      	add	r7, sp, #0
  return 1;
 8002b22:	2301      	movs	r3, #1
}
 8002b24:	0018      	movs	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <_kill>:

int _kill(int pid, int sig)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b082      	sub	sp, #8
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b34:	f002 feb8 	bl	80058a8 <__errno>
 8002b38:	0003      	movs	r3, r0
 8002b3a:	2216      	movs	r2, #22
 8002b3c:	601a      	str	r2, [r3, #0]
  return -1;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	425b      	negs	r3, r3
}
 8002b42:	0018      	movs	r0, r3
 8002b44:	46bd      	mov	sp, r7
 8002b46:	b002      	add	sp, #8
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <_exit>:

void _exit (int status)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b082      	sub	sp, #8
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b52:	2301      	movs	r3, #1
 8002b54:	425a      	negs	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	0011      	movs	r1, r2
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	f7ff ffe5 	bl	8002b2a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b60:	46c0      	nop			@ (mov r8, r8)
 8002b62:	e7fd      	b.n	8002b60 <_exit+0x16>

08002b64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	e00a      	b.n	8002b8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b76:	e000      	b.n	8002b7a <_read+0x16>
 8002b78:	bf00      	nop
 8002b7a:	0001      	movs	r1, r0
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	60ba      	str	r2, [r7, #8]
 8002b82:	b2ca      	uxtb	r2, r1
 8002b84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	617b      	str	r3, [r7, #20]
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	dbf0      	blt.n	8002b76 <_read+0x12>
  }

  return len;
 8002b94:	687b      	ldr	r3, [r7, #4]
}
 8002b96:	0018      	movs	r0, r3
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b006      	add	sp, #24
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <_close>:
  }
  return len;
}

int _close(int file)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b082      	sub	sp, #8
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	425b      	negs	r3, r3
}
 8002baa:	0018      	movs	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	b002      	add	sp, #8
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b082      	sub	sp, #8
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
 8002bba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	2280      	movs	r2, #128	@ 0x80
 8002bc0:	0192      	lsls	r2, r2, #6
 8002bc2:	605a      	str	r2, [r3, #4]
  return 0;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	b002      	add	sp, #8
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <_isatty>:

int _isatty(int file)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002bd6:	2301      	movs	r3, #1
}
 8002bd8:	0018      	movs	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b002      	add	sp, #8
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	0018      	movs	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b004      	add	sp, #16
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c00:	4a14      	ldr	r2, [pc, #80]	@ (8002c54 <_sbrk+0x5c>)
 8002c02:	4b15      	ldr	r3, [pc, #84]	@ (8002c58 <_sbrk+0x60>)
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c0c:	4b13      	ldr	r3, [pc, #76]	@ (8002c5c <_sbrk+0x64>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d102      	bne.n	8002c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c14:	4b11      	ldr	r3, [pc, #68]	@ (8002c5c <_sbrk+0x64>)
 8002c16:	4a12      	ldr	r2, [pc, #72]	@ (8002c60 <_sbrk+0x68>)
 8002c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c1a:	4b10      	ldr	r3, [pc, #64]	@ (8002c5c <_sbrk+0x64>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	18d3      	adds	r3, r2, r3
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d207      	bcs.n	8002c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c28:	f002 fe3e 	bl	80058a8 <__errno>
 8002c2c:	0003      	movs	r3, r0
 8002c2e:	220c      	movs	r2, #12
 8002c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c32:	2301      	movs	r3, #1
 8002c34:	425b      	negs	r3, r3
 8002c36:	e009      	b.n	8002c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c38:	4b08      	ldr	r3, [pc, #32]	@ (8002c5c <_sbrk+0x64>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c3e:	4b07      	ldr	r3, [pc, #28]	@ (8002c5c <_sbrk+0x64>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	18d2      	adds	r2, r2, r3
 8002c46:	4b05      	ldr	r3, [pc, #20]	@ (8002c5c <_sbrk+0x64>)
 8002c48:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
}
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b006      	add	sp, #24
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20002000 	.word	0x20002000
 8002c58:	00000400 	.word	0x00000400
 8002c5c:	200002c0 	.word	0x200002c0
 8002c60:	20000418 	.word	0x20000418

08002c64 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002c68:	46c0      	nop			@ (mov r8, r8)
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c70:	480d      	ldr	r0, [pc, #52]	@ (8002ca8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c72:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c74:	f7ff fff6 	bl	8002c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c78:	480c      	ldr	r0, [pc, #48]	@ (8002cac <LoopForever+0x6>)
  ldr r1, =_edata
 8002c7a:	490d      	ldr	r1, [pc, #52]	@ (8002cb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb4 <LoopForever+0xe>)
  movs r3, #0
 8002c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c80:	e002      	b.n	8002c88 <LoopCopyDataInit>

08002c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c86:	3304      	adds	r3, #4

08002c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c8c:	d3f9      	bcc.n	8002c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c90:	4c0a      	ldr	r4, [pc, #40]	@ (8002cbc <LoopForever+0x16>)
  movs r3, #0
 8002c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c94:	e001      	b.n	8002c9a <LoopFillZerobss>

08002c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c98:	3204      	adds	r2, #4

08002c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c9c:	d3fb      	bcc.n	8002c96 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002c9e:	f002 fe09 	bl	80058b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ca2:	f7ff fd2d 	bl	8002700 <main>

08002ca6 <LoopForever>:

LoopForever:
    b LoopForever
 8002ca6:	e7fe      	b.n	8002ca6 <LoopForever>
  ldr   r0, =_estack
 8002ca8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cb0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002cb4:	08007b84 	.word	0x08007b84
  ldr r2, =_sbss
 8002cb8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002cbc:	20000414 	.word	0x20000414

08002cc0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002cc0:	e7fe      	b.n	8002cc0 <ADC1_IRQHandler>
	...

08002cc4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc8:	4b07      	ldr	r3, [pc, #28]	@ (8002ce8 <HAL_Init+0x24>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	4b06      	ldr	r3, [pc, #24]	@ (8002ce8 <HAL_Init+0x24>)
 8002cce:	2110      	movs	r1, #16
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002cd4:	2003      	movs	r0, #3
 8002cd6:	f000 f809 	bl	8002cec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cda:	f7ff fe77 	bl	80029cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	46c0      	nop			@ (mov r8, r8)
 8002ce8:	40022000 	.word	0x40022000

08002cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cec:	b590      	push	{r4, r7, lr}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cf4:	4b14      	ldr	r3, [pc, #80]	@ (8002d48 <HAL_InitTick+0x5c>)
 8002cf6:	681c      	ldr	r4, [r3, #0]
 8002cf8:	4b14      	ldr	r3, [pc, #80]	@ (8002d4c <HAL_InitTick+0x60>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	0019      	movs	r1, r3
 8002cfe:	23fa      	movs	r3, #250	@ 0xfa
 8002d00:	0098      	lsls	r0, r3, #2
 8002d02:	f7fd fa1d 	bl	8000140 <__udivsi3>
 8002d06:	0003      	movs	r3, r0
 8002d08:	0019      	movs	r1, r3
 8002d0a:	0020      	movs	r0, r4
 8002d0c:	f7fd fa18 	bl	8000140 <__udivsi3>
 8002d10:	0003      	movs	r3, r0
 8002d12:	0018      	movs	r0, r3
 8002d14:	f000 f905 	bl	8002f22 <HAL_SYSTICK_Config>
 8002d18:	1e03      	subs	r3, r0, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e00f      	b.n	8002d40 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	d80b      	bhi.n	8002d3e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	2301      	movs	r3, #1
 8002d2a:	425b      	negs	r3, r3
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f000 f8e2 	bl	8002ef8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d34:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <HAL_InitTick+0x64>)
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	e000      	b.n	8002d40 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
}
 8002d40:	0018      	movs	r0, r3
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b003      	add	sp, #12
 8002d46:	bd90      	pop	{r4, r7, pc}
 8002d48:	20000000 	.word	0x20000000
 8002d4c:	20000008 	.word	0x20000008
 8002d50:	20000004 	.word	0x20000004

08002d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d58:	4b05      	ldr	r3, [pc, #20]	@ (8002d70 <HAL_IncTick+0x1c>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	001a      	movs	r2, r3
 8002d5e:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_IncTick+0x20>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	18d2      	adds	r2, r2, r3
 8002d64:	4b03      	ldr	r3, [pc, #12]	@ (8002d74 <HAL_IncTick+0x20>)
 8002d66:	601a      	str	r2, [r3, #0]
}
 8002d68:	46c0      	nop			@ (mov r8, r8)
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	46c0      	nop			@ (mov r8, r8)
 8002d70:	20000008 	.word	0x20000008
 8002d74:	200002c4 	.word	0x200002c4

08002d78 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d7c:	4b02      	ldr	r3, [pc, #8]	@ (8002d88 <HAL_GetTick+0x10>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	200002c4 	.word	0x200002c4

08002d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d94:	f7ff fff0 	bl	8002d78 <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	3301      	adds	r3, #1
 8002da4:	d005      	beq.n	8002db2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002da6:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <HAL_Delay+0x44>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	001a      	movs	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	189b      	adds	r3, r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002db2:	46c0      	nop			@ (mov r8, r8)
 8002db4:	f7ff ffe0 	bl	8002d78 <HAL_GetTick>
 8002db8:	0002      	movs	r2, r0
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d8f7      	bhi.n	8002db4 <HAL_Delay+0x28>
  {
  }
}
 8002dc4:	46c0      	nop			@ (mov r8, r8)
 8002dc6:	46c0      	nop			@ (mov r8, r8)
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	b004      	add	sp, #16
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			@ (mov r8, r8)
 8002dd0:	20000008 	.word	0x20000008

08002dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dd4:	b590      	push	{r4, r7, lr}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	0002      	movs	r2, r0
 8002ddc:	6039      	str	r1, [r7, #0]
 8002dde:	1dfb      	adds	r3, r7, #7
 8002de0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002de2:	1dfb      	adds	r3, r7, #7
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b7f      	cmp	r3, #127	@ 0x7f
 8002de8:	d828      	bhi.n	8002e3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dea:	4a2f      	ldr	r2, [pc, #188]	@ (8002ea8 <__NVIC_SetPriority+0xd4>)
 8002dec:	1dfb      	adds	r3, r7, #7
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	b25b      	sxtb	r3, r3
 8002df2:	089b      	lsrs	r3, r3, #2
 8002df4:	33c0      	adds	r3, #192	@ 0xc0
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	589b      	ldr	r3, [r3, r2]
 8002dfa:	1dfa      	adds	r2, r7, #7
 8002dfc:	7812      	ldrb	r2, [r2, #0]
 8002dfe:	0011      	movs	r1, r2
 8002e00:	2203      	movs	r2, #3
 8002e02:	400a      	ands	r2, r1
 8002e04:	00d2      	lsls	r2, r2, #3
 8002e06:	21ff      	movs	r1, #255	@ 0xff
 8002e08:	4091      	lsls	r1, r2
 8002e0a:	000a      	movs	r2, r1
 8002e0c:	43d2      	mvns	r2, r2
 8002e0e:	401a      	ands	r2, r3
 8002e10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	019b      	lsls	r3, r3, #6
 8002e16:	22ff      	movs	r2, #255	@ 0xff
 8002e18:	401a      	ands	r2, r3
 8002e1a:	1dfb      	adds	r3, r7, #7
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	0018      	movs	r0, r3
 8002e20:	2303      	movs	r3, #3
 8002e22:	4003      	ands	r3, r0
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e28:	481f      	ldr	r0, [pc, #124]	@ (8002ea8 <__NVIC_SetPriority+0xd4>)
 8002e2a:	1dfb      	adds	r3, r7, #7
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	b25b      	sxtb	r3, r3
 8002e30:	089b      	lsrs	r3, r3, #2
 8002e32:	430a      	orrs	r2, r1
 8002e34:	33c0      	adds	r3, #192	@ 0xc0
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002e3a:	e031      	b.n	8002ea0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002eac <__NVIC_SetPriority+0xd8>)
 8002e3e:	1dfb      	adds	r3, r7, #7
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	0019      	movs	r1, r3
 8002e44:	230f      	movs	r3, #15
 8002e46:	400b      	ands	r3, r1
 8002e48:	3b08      	subs	r3, #8
 8002e4a:	089b      	lsrs	r3, r3, #2
 8002e4c:	3306      	adds	r3, #6
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	18d3      	adds	r3, r2, r3
 8002e52:	3304      	adds	r3, #4
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	1dfa      	adds	r2, r7, #7
 8002e58:	7812      	ldrb	r2, [r2, #0]
 8002e5a:	0011      	movs	r1, r2
 8002e5c:	2203      	movs	r2, #3
 8002e5e:	400a      	ands	r2, r1
 8002e60:	00d2      	lsls	r2, r2, #3
 8002e62:	21ff      	movs	r1, #255	@ 0xff
 8002e64:	4091      	lsls	r1, r2
 8002e66:	000a      	movs	r2, r1
 8002e68:	43d2      	mvns	r2, r2
 8002e6a:	401a      	ands	r2, r3
 8002e6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	019b      	lsls	r3, r3, #6
 8002e72:	22ff      	movs	r2, #255	@ 0xff
 8002e74:	401a      	ands	r2, r3
 8002e76:	1dfb      	adds	r3, r7, #7
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	4003      	ands	r3, r0
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e84:	4809      	ldr	r0, [pc, #36]	@ (8002eac <__NVIC_SetPriority+0xd8>)
 8002e86:	1dfb      	adds	r3, r7, #7
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	001c      	movs	r4, r3
 8002e8c:	230f      	movs	r3, #15
 8002e8e:	4023      	ands	r3, r4
 8002e90:	3b08      	subs	r3, #8
 8002e92:	089b      	lsrs	r3, r3, #2
 8002e94:	430a      	orrs	r2, r1
 8002e96:	3306      	adds	r3, #6
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	18c3      	adds	r3, r0, r3
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	601a      	str	r2, [r3, #0]
}
 8002ea0:	46c0      	nop			@ (mov r8, r8)
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b003      	add	sp, #12
 8002ea6:	bd90      	pop	{r4, r7, pc}
 8002ea8:	e000e100 	.word	0xe000e100
 8002eac:	e000ed00 	.word	0xe000ed00

08002eb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	1e5a      	subs	r2, r3, #1
 8002ebc:	2380      	movs	r3, #128	@ 0x80
 8002ebe:	045b      	lsls	r3, r3, #17
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d301      	bcc.n	8002ec8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e010      	b.n	8002eea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef4 <SysTick_Config+0x44>)
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	3a01      	subs	r2, #1
 8002ece:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	425b      	negs	r3, r3
 8002ed4:	2103      	movs	r1, #3
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f7ff ff7c 	bl	8002dd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002edc:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <SysTick_Config+0x44>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ee2:	4b04      	ldr	r3, [pc, #16]	@ (8002ef4 <SysTick_Config+0x44>)
 8002ee4:	2207      	movs	r2, #7
 8002ee6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	0018      	movs	r0, r3
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b002      	add	sp, #8
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	46c0      	nop			@ (mov r8, r8)
 8002ef4:	e000e010 	.word	0xe000e010

08002ef8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	607a      	str	r2, [r7, #4]
 8002f02:	210f      	movs	r1, #15
 8002f04:	187b      	adds	r3, r7, r1
 8002f06:	1c02      	adds	r2, r0, #0
 8002f08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	187b      	adds	r3, r7, r1
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	b25b      	sxtb	r3, r3
 8002f12:	0011      	movs	r1, r2
 8002f14:	0018      	movs	r0, r3
 8002f16:	f7ff ff5d 	bl	8002dd4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8002f1a:	46c0      	nop			@ (mov r8, r8)
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	b004      	add	sp, #16
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b082      	sub	sp, #8
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	f7ff ffbf 	bl	8002eb0 <SysTick_Config>
 8002f32:	0003      	movs	r3, r0
}
 8002f34:	0018      	movs	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b002      	add	sp, #8
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f46:	2300      	movs	r3, #0
 8002f48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f4a:	e14f      	b.n	80031ec <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2101      	movs	r1, #1
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	4091      	lsls	r1, r2
 8002f56:	000a      	movs	r2, r1
 8002f58:	4013      	ands	r3, r2
 8002f5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d100      	bne.n	8002f64 <HAL_GPIO_Init+0x28>
 8002f62:	e140      	b.n	80031e6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2203      	movs	r2, #3
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d005      	beq.n	8002f7c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2203      	movs	r2, #3
 8002f76:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d130      	bne.n	8002fde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	2203      	movs	r2, #3
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	0013      	movs	r3, r2
 8002f8c:	43da      	mvns	r2, r3
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	4013      	ands	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68da      	ldr	r2, [r3, #12]
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	005b      	lsls	r3, r3, #1
 8002f9c:	409a      	lsls	r2, r3
 8002f9e:	0013      	movs	r3, r2
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	0013      	movs	r3, r2
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	091b      	lsrs	r3, r3, #4
 8002fc8:	2201      	movs	r2, #1
 8002fca:	401a      	ands	r2, r3
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	409a      	lsls	r2, r3
 8002fd0:	0013      	movs	r3, r2
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b03      	cmp	r3, #3
 8002fe8:	d017      	beq.n	800301a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	409a      	lsls	r2, r3
 8002ff8:	0013      	movs	r3, r2
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4013      	ands	r3, r2
 8003000:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	409a      	lsls	r2, r3
 800300c:	0013      	movs	r3, r2
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2203      	movs	r2, #3
 8003020:	4013      	ands	r3, r2
 8003022:	2b02      	cmp	r3, #2
 8003024:	d123      	bne.n	800306e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	08da      	lsrs	r2, r3, #3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3208      	adds	r2, #8
 800302e:	0092      	lsls	r2, r2, #2
 8003030:	58d3      	ldr	r3, [r2, r3]
 8003032:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	2207      	movs	r2, #7
 8003038:	4013      	ands	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	220f      	movs	r2, #15
 800303e:	409a      	lsls	r2, r3
 8003040:	0013      	movs	r3, r2
 8003042:	43da      	mvns	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	4013      	ands	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	2107      	movs	r1, #7
 8003052:	400b      	ands	r3, r1
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	409a      	lsls	r2, r3
 8003058:	0013      	movs	r3, r2
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	08da      	lsrs	r2, r3, #3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3208      	adds	r2, #8
 8003068:	0092      	lsls	r2, r2, #2
 800306a:	6939      	ldr	r1, [r7, #16]
 800306c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	2203      	movs	r2, #3
 800307a:	409a      	lsls	r2, r3
 800307c:	0013      	movs	r3, r2
 800307e:	43da      	mvns	r2, r3
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2203      	movs	r2, #3
 800308c:	401a      	ands	r2, r3
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	409a      	lsls	r2, r3
 8003094:	0013      	movs	r3, r2
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	23c0      	movs	r3, #192	@ 0xc0
 80030a8:	029b      	lsls	r3, r3, #10
 80030aa:	4013      	ands	r3, r2
 80030ac:	d100      	bne.n	80030b0 <HAL_GPIO_Init+0x174>
 80030ae:	e09a      	b.n	80031e6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b0:	4b54      	ldr	r3, [pc, #336]	@ (8003204 <HAL_GPIO_Init+0x2c8>)
 80030b2:	699a      	ldr	r2, [r3, #24]
 80030b4:	4b53      	ldr	r3, [pc, #332]	@ (8003204 <HAL_GPIO_Init+0x2c8>)
 80030b6:	2101      	movs	r1, #1
 80030b8:	430a      	orrs	r2, r1
 80030ba:	619a      	str	r2, [r3, #24]
 80030bc:	4b51      	ldr	r3, [pc, #324]	@ (8003204 <HAL_GPIO_Init+0x2c8>)
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	2201      	movs	r2, #1
 80030c2:	4013      	ands	r3, r2
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80030c8:	4a4f      	ldr	r2, [pc, #316]	@ (8003208 <HAL_GPIO_Init+0x2cc>)
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	089b      	lsrs	r3, r3, #2
 80030ce:	3302      	adds	r3, #2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	589b      	ldr	r3, [r3, r2]
 80030d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	2203      	movs	r2, #3
 80030da:	4013      	ands	r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	220f      	movs	r2, #15
 80030e0:	409a      	lsls	r2, r3
 80030e2:	0013      	movs	r3, r2
 80030e4:	43da      	mvns	r2, r3
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	4013      	ands	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	2390      	movs	r3, #144	@ 0x90
 80030f0:	05db      	lsls	r3, r3, #23
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d013      	beq.n	800311e <HAL_GPIO_Init+0x1e2>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a44      	ldr	r2, [pc, #272]	@ (800320c <HAL_GPIO_Init+0x2d0>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00d      	beq.n	800311a <HAL_GPIO_Init+0x1de>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a43      	ldr	r2, [pc, #268]	@ (8003210 <HAL_GPIO_Init+0x2d4>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d007      	beq.n	8003116 <HAL_GPIO_Init+0x1da>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a42      	ldr	r2, [pc, #264]	@ (8003214 <HAL_GPIO_Init+0x2d8>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d101      	bne.n	8003112 <HAL_GPIO_Init+0x1d6>
 800310e:	2303      	movs	r3, #3
 8003110:	e006      	b.n	8003120 <HAL_GPIO_Init+0x1e4>
 8003112:	2305      	movs	r3, #5
 8003114:	e004      	b.n	8003120 <HAL_GPIO_Init+0x1e4>
 8003116:	2302      	movs	r3, #2
 8003118:	e002      	b.n	8003120 <HAL_GPIO_Init+0x1e4>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <HAL_GPIO_Init+0x1e4>
 800311e:	2300      	movs	r3, #0
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	2103      	movs	r1, #3
 8003124:	400a      	ands	r2, r1
 8003126:	0092      	lsls	r2, r2, #2
 8003128:	4093      	lsls	r3, r2
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003130:	4935      	ldr	r1, [pc, #212]	@ (8003208 <HAL_GPIO_Init+0x2cc>)
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	089b      	lsrs	r3, r3, #2
 8003136:	3302      	adds	r3, #2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800313e:	4b36      	ldr	r3, [pc, #216]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	43da      	mvns	r2, r3
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	4013      	ands	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	2380      	movs	r3, #128	@ 0x80
 8003154:	035b      	lsls	r3, r3, #13
 8003156:	4013      	ands	r3, r2
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4313      	orrs	r3, r2
 8003160:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003162:	4b2d      	ldr	r3, [pc, #180]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003168:	4b2b      	ldr	r3, [pc, #172]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	43da      	mvns	r2, r3
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	2380      	movs	r3, #128	@ 0x80
 800317e:	039b      	lsls	r3, r3, #14
 8003180:	4013      	ands	r3, r2
 8003182:	d003      	beq.n	800318c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800318c:	4b22      	ldr	r3, [pc, #136]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003192:	4b21      	ldr	r3, [pc, #132]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	43da      	mvns	r2, r3
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	4013      	ands	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	2380      	movs	r3, #128	@ 0x80
 80031a8:	029b      	lsls	r3, r3, #10
 80031aa:	4013      	ands	r3, r2
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80031b6:	4b18      	ldr	r3, [pc, #96]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80031bc:	4b16      	ldr	r3, [pc, #88]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	43da      	mvns	r2, r3
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	4013      	ands	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685a      	ldr	r2, [r3, #4]
 80031d0:	2380      	movs	r3, #128	@ 0x80
 80031d2:	025b      	lsls	r3, r3, #9
 80031d4:	4013      	ands	r3, r2
 80031d6:	d003      	beq.n	80031e0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4313      	orrs	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80031e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003218 <HAL_GPIO_Init+0x2dc>)
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	3301      	adds	r3, #1
 80031ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	40da      	lsrs	r2, r3
 80031f4:	1e13      	subs	r3, r2, #0
 80031f6:	d000      	beq.n	80031fa <HAL_GPIO_Init+0x2be>
 80031f8:	e6a8      	b.n	8002f4c <HAL_GPIO_Init+0x10>
  } 
}
 80031fa:	46c0      	nop			@ (mov r8, r8)
 80031fc:	46c0      	nop			@ (mov r8, r8)
 80031fe:	46bd      	mov	sp, r7
 8003200:	b006      	add	sp, #24
 8003202:	bd80      	pop	{r7, pc}
 8003204:	40021000 	.word	0x40021000
 8003208:	40010000 	.word	0x40010000
 800320c:	48000400 	.word	0x48000400
 8003210:	48000800 	.word	0x48000800
 8003214:	48000c00 	.word	0x48000c00
 8003218:	40010400 	.word	0x40010400

0800321c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	000a      	movs	r2, r1
 8003226:	1cbb      	adds	r3, r7, #2
 8003228:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	1cba      	adds	r2, r7, #2
 8003230:	8812      	ldrh	r2, [r2, #0]
 8003232:	4013      	ands	r3, r2
 8003234:	d004      	beq.n	8003240 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003236:	230f      	movs	r3, #15
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	2201      	movs	r2, #1
 800323c:	701a      	strb	r2, [r3, #0]
 800323e:	e003      	b.n	8003248 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003240:	230f      	movs	r3, #15
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003248:	230f      	movs	r3, #15
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	781b      	ldrb	r3, [r3, #0]
  }
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b004      	add	sp, #16
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	0008      	movs	r0, r1
 8003260:	0011      	movs	r1, r2
 8003262:	1cbb      	adds	r3, r7, #2
 8003264:	1c02      	adds	r2, r0, #0
 8003266:	801a      	strh	r2, [r3, #0]
 8003268:	1c7b      	adds	r3, r7, #1
 800326a:	1c0a      	adds	r2, r1, #0
 800326c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800326e:	1c7b      	adds	r3, r7, #1
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d004      	beq.n	8003280 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003276:	1cbb      	adds	r3, r7, #2
 8003278:	881a      	ldrh	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800327e:	e003      	b.n	8003288 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003280:	1cbb      	adds	r3, r7, #2
 8003282:	881a      	ldrh	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003288:	46c0      	nop			@ (mov r8, r8)
 800328a:	46bd      	mov	sp, r7
 800328c:	b002      	add	sp, #8
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b088      	sub	sp, #32
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e301      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2201      	movs	r2, #1
 80032a8:	4013      	ands	r3, r2
 80032aa:	d100      	bne.n	80032ae <HAL_RCC_OscConfig+0x1e>
 80032ac:	e08d      	b.n	80033ca <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80032ae:	4bc3      	ldr	r3, [pc, #780]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	220c      	movs	r2, #12
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d00e      	beq.n	80032d8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032ba:	4bc0      	ldr	r3, [pc, #768]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	220c      	movs	r2, #12
 80032c0:	4013      	ands	r3, r2
 80032c2:	2b08      	cmp	r3, #8
 80032c4:	d116      	bne.n	80032f4 <HAL_RCC_OscConfig+0x64>
 80032c6:	4bbd      	ldr	r3, [pc, #756]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80032c8:	685a      	ldr	r2, [r3, #4]
 80032ca:	2380      	movs	r3, #128	@ 0x80
 80032cc:	025b      	lsls	r3, r3, #9
 80032ce:	401a      	ands	r2, r3
 80032d0:	2380      	movs	r3, #128	@ 0x80
 80032d2:	025b      	lsls	r3, r3, #9
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d10d      	bne.n	80032f4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d8:	4bb8      	ldr	r3, [pc, #736]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	2380      	movs	r3, #128	@ 0x80
 80032de:	029b      	lsls	r3, r3, #10
 80032e0:	4013      	ands	r3, r2
 80032e2:	d100      	bne.n	80032e6 <HAL_RCC_OscConfig+0x56>
 80032e4:	e070      	b.n	80033c8 <HAL_RCC_OscConfig+0x138>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d000      	beq.n	80032f0 <HAL_RCC_OscConfig+0x60>
 80032ee:	e06b      	b.n	80033c8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e2d8      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d107      	bne.n	800330c <HAL_RCC_OscConfig+0x7c>
 80032fc:	4baf      	ldr	r3, [pc, #700]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4bae      	ldr	r3, [pc, #696]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003302:	2180      	movs	r1, #128	@ 0x80
 8003304:	0249      	lsls	r1, r1, #9
 8003306:	430a      	orrs	r2, r1
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	e02f      	b.n	800336c <HAL_RCC_OscConfig+0xdc>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10c      	bne.n	800332e <HAL_RCC_OscConfig+0x9e>
 8003314:	4ba9      	ldr	r3, [pc, #676]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	4ba8      	ldr	r3, [pc, #672]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 800331a:	49a9      	ldr	r1, [pc, #676]	@ (80035c0 <HAL_RCC_OscConfig+0x330>)
 800331c:	400a      	ands	r2, r1
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	4ba6      	ldr	r3, [pc, #664]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	4ba5      	ldr	r3, [pc, #660]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003326:	49a7      	ldr	r1, [pc, #668]	@ (80035c4 <HAL_RCC_OscConfig+0x334>)
 8003328:	400a      	ands	r2, r1
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	e01e      	b.n	800336c <HAL_RCC_OscConfig+0xdc>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b05      	cmp	r3, #5
 8003334:	d10e      	bne.n	8003354 <HAL_RCC_OscConfig+0xc4>
 8003336:	4ba1      	ldr	r3, [pc, #644]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	4ba0      	ldr	r3, [pc, #640]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 800333c:	2180      	movs	r1, #128	@ 0x80
 800333e:	02c9      	lsls	r1, r1, #11
 8003340:	430a      	orrs	r2, r1
 8003342:	601a      	str	r2, [r3, #0]
 8003344:	4b9d      	ldr	r3, [pc, #628]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4b9c      	ldr	r3, [pc, #624]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 800334a:	2180      	movs	r1, #128	@ 0x80
 800334c:	0249      	lsls	r1, r1, #9
 800334e:	430a      	orrs	r2, r1
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	e00b      	b.n	800336c <HAL_RCC_OscConfig+0xdc>
 8003354:	4b99      	ldr	r3, [pc, #612]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4b98      	ldr	r3, [pc, #608]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 800335a:	4999      	ldr	r1, [pc, #612]	@ (80035c0 <HAL_RCC_OscConfig+0x330>)
 800335c:	400a      	ands	r2, r1
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	4b96      	ldr	r3, [pc, #600]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4b95      	ldr	r3, [pc, #596]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003366:	4997      	ldr	r1, [pc, #604]	@ (80035c4 <HAL_RCC_OscConfig+0x334>)
 8003368:	400a      	ands	r2, r1
 800336a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d014      	beq.n	800339e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003374:	f7ff fd00 	bl	8002d78 <HAL_GetTick>
 8003378:	0003      	movs	r3, r0
 800337a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800337e:	f7ff fcfb 	bl	8002d78 <HAL_GetTick>
 8003382:	0002      	movs	r2, r0
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b64      	cmp	r3, #100	@ 0x64
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e28a      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003390:	4b8a      	ldr	r3, [pc, #552]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	2380      	movs	r3, #128	@ 0x80
 8003396:	029b      	lsls	r3, r3, #10
 8003398:	4013      	ands	r3, r2
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0xee>
 800339c:	e015      	b.n	80033ca <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339e:	f7ff fceb 	bl	8002d78 <HAL_GetTick>
 80033a2:	0003      	movs	r3, r0
 80033a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033a8:	f7ff fce6 	bl	8002d78 <HAL_GetTick>
 80033ac:	0002      	movs	r2, r0
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b64      	cmp	r3, #100	@ 0x64
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e275      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ba:	4b80      	ldr	r3, [pc, #512]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	2380      	movs	r3, #128	@ 0x80
 80033c0:	029b      	lsls	r3, r3, #10
 80033c2:	4013      	ands	r3, r2
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0x118>
 80033c6:	e000      	b.n	80033ca <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033c8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2202      	movs	r2, #2
 80033d0:	4013      	ands	r3, r2
 80033d2:	d100      	bne.n	80033d6 <HAL_RCC_OscConfig+0x146>
 80033d4:	e069      	b.n	80034aa <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80033d6:	4b79      	ldr	r3, [pc, #484]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	220c      	movs	r2, #12
 80033dc:	4013      	ands	r3, r2
 80033de:	d00b      	beq.n	80033f8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80033e0:	4b76      	ldr	r3, [pc, #472]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	220c      	movs	r2, #12
 80033e6:	4013      	ands	r3, r2
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	d11c      	bne.n	8003426 <HAL_RCC_OscConfig+0x196>
 80033ec:	4b73      	ldr	r3, [pc, #460]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	2380      	movs	r3, #128	@ 0x80
 80033f2:	025b      	lsls	r3, r3, #9
 80033f4:	4013      	ands	r3, r2
 80033f6:	d116      	bne.n	8003426 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033f8:	4b70      	ldr	r3, [pc, #448]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2202      	movs	r2, #2
 80033fe:	4013      	ands	r3, r2
 8003400:	d005      	beq.n	800340e <HAL_RCC_OscConfig+0x17e>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d001      	beq.n	800340e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e24b      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340e:	4b6b      	ldr	r3, [pc, #428]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	22f8      	movs	r2, #248	@ 0xf8
 8003414:	4393      	bics	r3, r2
 8003416:	0019      	movs	r1, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	00da      	lsls	r2, r3, #3
 800341e:	4b67      	ldr	r3, [pc, #412]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003420:	430a      	orrs	r2, r1
 8003422:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003424:	e041      	b.n	80034aa <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d024      	beq.n	8003478 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800342e:	4b63      	ldr	r3, [pc, #396]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	4b62      	ldr	r3, [pc, #392]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003434:	2101      	movs	r1, #1
 8003436:	430a      	orrs	r2, r1
 8003438:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800343a:	f7ff fc9d 	bl	8002d78 <HAL_GetTick>
 800343e:	0003      	movs	r3, r0
 8003440:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003444:	f7ff fc98 	bl	8002d78 <HAL_GetTick>
 8003448:	0002      	movs	r2, r0
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e227      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003456:	4b59      	ldr	r3, [pc, #356]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2202      	movs	r2, #2
 800345c:	4013      	ands	r3, r2
 800345e:	d0f1      	beq.n	8003444 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003460:	4b56      	ldr	r3, [pc, #344]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	22f8      	movs	r2, #248	@ 0xf8
 8003466:	4393      	bics	r3, r2
 8003468:	0019      	movs	r1, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	00da      	lsls	r2, r3, #3
 8003470:	4b52      	ldr	r3, [pc, #328]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003472:	430a      	orrs	r2, r1
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	e018      	b.n	80034aa <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003478:	4b50      	ldr	r3, [pc, #320]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	4b4f      	ldr	r3, [pc, #316]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 800347e:	2101      	movs	r1, #1
 8003480:	438a      	bics	r2, r1
 8003482:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003484:	f7ff fc78 	bl	8002d78 <HAL_GetTick>
 8003488:	0003      	movs	r3, r0
 800348a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800348e:	f7ff fc73 	bl	8002d78 <HAL_GetTick>
 8003492:	0002      	movs	r2, r0
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e202      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034a0:	4b46      	ldr	r3, [pc, #280]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2202      	movs	r2, #2
 80034a6:	4013      	ands	r3, r2
 80034a8:	d1f1      	bne.n	800348e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2208      	movs	r2, #8
 80034b0:	4013      	ands	r3, r2
 80034b2:	d036      	beq.n	8003522 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d019      	beq.n	80034f0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034bc:	4b3f      	ldr	r3, [pc, #252]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80034be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034c0:	4b3e      	ldr	r3, [pc, #248]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80034c2:	2101      	movs	r1, #1
 80034c4:	430a      	orrs	r2, r1
 80034c6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034c8:	f7ff fc56 	bl	8002d78 <HAL_GetTick>
 80034cc:	0003      	movs	r3, r0
 80034ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034d2:	f7ff fc51 	bl	8002d78 <HAL_GetTick>
 80034d6:	0002      	movs	r2, r0
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e1e0      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034e4:	4b35      	ldr	r3, [pc, #212]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80034e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e8:	2202      	movs	r2, #2
 80034ea:	4013      	ands	r3, r2
 80034ec:	d0f1      	beq.n	80034d2 <HAL_RCC_OscConfig+0x242>
 80034ee:	e018      	b.n	8003522 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034f0:	4b32      	ldr	r3, [pc, #200]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80034f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034f4:	4b31      	ldr	r3, [pc, #196]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80034f6:	2101      	movs	r1, #1
 80034f8:	438a      	bics	r2, r1
 80034fa:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034fc:	f7ff fc3c 	bl	8002d78 <HAL_GetTick>
 8003500:	0003      	movs	r3, r0
 8003502:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003504:	e008      	b.n	8003518 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003506:	f7ff fc37 	bl	8002d78 <HAL_GetTick>
 800350a:	0002      	movs	r2, r0
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d901      	bls.n	8003518 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e1c6      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003518:	4b28      	ldr	r3, [pc, #160]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 800351a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351c:	2202      	movs	r2, #2
 800351e:	4013      	ands	r3, r2
 8003520:	d1f1      	bne.n	8003506 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2204      	movs	r2, #4
 8003528:	4013      	ands	r3, r2
 800352a:	d100      	bne.n	800352e <HAL_RCC_OscConfig+0x29e>
 800352c:	e0b4      	b.n	8003698 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800352e:	201f      	movs	r0, #31
 8003530:	183b      	adds	r3, r7, r0
 8003532:	2200      	movs	r2, #0
 8003534:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003536:	4b21      	ldr	r3, [pc, #132]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003538:	69da      	ldr	r2, [r3, #28]
 800353a:	2380      	movs	r3, #128	@ 0x80
 800353c:	055b      	lsls	r3, r3, #21
 800353e:	4013      	ands	r3, r2
 8003540:	d110      	bne.n	8003564 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003542:	4b1e      	ldr	r3, [pc, #120]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003544:	69da      	ldr	r2, [r3, #28]
 8003546:	4b1d      	ldr	r3, [pc, #116]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003548:	2180      	movs	r1, #128	@ 0x80
 800354a:	0549      	lsls	r1, r1, #21
 800354c:	430a      	orrs	r2, r1
 800354e:	61da      	str	r2, [r3, #28]
 8003550:	4b1a      	ldr	r3, [pc, #104]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 8003552:	69da      	ldr	r2, [r3, #28]
 8003554:	2380      	movs	r3, #128	@ 0x80
 8003556:	055b      	lsls	r3, r3, #21
 8003558:	4013      	ands	r3, r2
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800355e:	183b      	adds	r3, r7, r0
 8003560:	2201      	movs	r2, #1
 8003562:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003564:	4b18      	ldr	r3, [pc, #96]	@ (80035c8 <HAL_RCC_OscConfig+0x338>)
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	2380      	movs	r3, #128	@ 0x80
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	4013      	ands	r3, r2
 800356e:	d11a      	bne.n	80035a6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003570:	4b15      	ldr	r3, [pc, #84]	@ (80035c8 <HAL_RCC_OscConfig+0x338>)
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	4b14      	ldr	r3, [pc, #80]	@ (80035c8 <HAL_RCC_OscConfig+0x338>)
 8003576:	2180      	movs	r1, #128	@ 0x80
 8003578:	0049      	lsls	r1, r1, #1
 800357a:	430a      	orrs	r2, r1
 800357c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800357e:	f7ff fbfb 	bl	8002d78 <HAL_GetTick>
 8003582:	0003      	movs	r3, r0
 8003584:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003588:	f7ff fbf6 	bl	8002d78 <HAL_GetTick>
 800358c:	0002      	movs	r2, r0
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b64      	cmp	r3, #100	@ 0x64
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e185      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800359a:	4b0b      	ldr	r3, [pc, #44]	@ (80035c8 <HAL_RCC_OscConfig+0x338>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	2380      	movs	r3, #128	@ 0x80
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	4013      	ands	r3, r2
 80035a4:	d0f0      	beq.n	8003588 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d10e      	bne.n	80035cc <HAL_RCC_OscConfig+0x33c>
 80035ae:	4b03      	ldr	r3, [pc, #12]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80035b0:	6a1a      	ldr	r2, [r3, #32]
 80035b2:	4b02      	ldr	r3, [pc, #8]	@ (80035bc <HAL_RCC_OscConfig+0x32c>)
 80035b4:	2101      	movs	r1, #1
 80035b6:	430a      	orrs	r2, r1
 80035b8:	621a      	str	r2, [r3, #32]
 80035ba:	e035      	b.n	8003628 <HAL_RCC_OscConfig+0x398>
 80035bc:	40021000 	.word	0x40021000
 80035c0:	fffeffff 	.word	0xfffeffff
 80035c4:	fffbffff 	.word	0xfffbffff
 80035c8:	40007000 	.word	0x40007000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d10c      	bne.n	80035ee <HAL_RCC_OscConfig+0x35e>
 80035d4:	4bb6      	ldr	r3, [pc, #728]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80035d6:	6a1a      	ldr	r2, [r3, #32]
 80035d8:	4bb5      	ldr	r3, [pc, #724]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80035da:	2101      	movs	r1, #1
 80035dc:	438a      	bics	r2, r1
 80035de:	621a      	str	r2, [r3, #32]
 80035e0:	4bb3      	ldr	r3, [pc, #716]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80035e2:	6a1a      	ldr	r2, [r3, #32]
 80035e4:	4bb2      	ldr	r3, [pc, #712]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80035e6:	2104      	movs	r1, #4
 80035e8:	438a      	bics	r2, r1
 80035ea:	621a      	str	r2, [r3, #32]
 80035ec:	e01c      	b.n	8003628 <HAL_RCC_OscConfig+0x398>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b05      	cmp	r3, #5
 80035f4:	d10c      	bne.n	8003610 <HAL_RCC_OscConfig+0x380>
 80035f6:	4bae      	ldr	r3, [pc, #696]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80035f8:	6a1a      	ldr	r2, [r3, #32]
 80035fa:	4bad      	ldr	r3, [pc, #692]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80035fc:	2104      	movs	r1, #4
 80035fe:	430a      	orrs	r2, r1
 8003600:	621a      	str	r2, [r3, #32]
 8003602:	4bab      	ldr	r3, [pc, #684]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003604:	6a1a      	ldr	r2, [r3, #32]
 8003606:	4baa      	ldr	r3, [pc, #680]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003608:	2101      	movs	r1, #1
 800360a:	430a      	orrs	r2, r1
 800360c:	621a      	str	r2, [r3, #32]
 800360e:	e00b      	b.n	8003628 <HAL_RCC_OscConfig+0x398>
 8003610:	4ba7      	ldr	r3, [pc, #668]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003612:	6a1a      	ldr	r2, [r3, #32]
 8003614:	4ba6      	ldr	r3, [pc, #664]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003616:	2101      	movs	r1, #1
 8003618:	438a      	bics	r2, r1
 800361a:	621a      	str	r2, [r3, #32]
 800361c:	4ba4      	ldr	r3, [pc, #656]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800361e:	6a1a      	ldr	r2, [r3, #32]
 8003620:	4ba3      	ldr	r3, [pc, #652]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003622:	2104      	movs	r1, #4
 8003624:	438a      	bics	r2, r1
 8003626:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d014      	beq.n	800365a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003630:	f7ff fba2 	bl	8002d78 <HAL_GetTick>
 8003634:	0003      	movs	r3, r0
 8003636:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003638:	e009      	b.n	800364e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800363a:	f7ff fb9d 	bl	8002d78 <HAL_GetTick>
 800363e:	0002      	movs	r2, r0
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	4a9b      	ldr	r2, [pc, #620]	@ (80038b4 <HAL_RCC_OscConfig+0x624>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e12b      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800364e:	4b98      	ldr	r3, [pc, #608]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	2202      	movs	r2, #2
 8003654:	4013      	ands	r3, r2
 8003656:	d0f0      	beq.n	800363a <HAL_RCC_OscConfig+0x3aa>
 8003658:	e013      	b.n	8003682 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800365a:	f7ff fb8d 	bl	8002d78 <HAL_GetTick>
 800365e:	0003      	movs	r3, r0
 8003660:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003662:	e009      	b.n	8003678 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003664:	f7ff fb88 	bl	8002d78 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	4a91      	ldr	r2, [pc, #580]	@ (80038b4 <HAL_RCC_OscConfig+0x624>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d901      	bls.n	8003678 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e116      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003678:	4b8d      	ldr	r3, [pc, #564]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	2202      	movs	r2, #2
 800367e:	4013      	ands	r3, r2
 8003680:	d1f0      	bne.n	8003664 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003682:	231f      	movs	r3, #31
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d105      	bne.n	8003698 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800368c:	4b88      	ldr	r3, [pc, #544]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800368e:	69da      	ldr	r2, [r3, #28]
 8003690:	4b87      	ldr	r3, [pc, #540]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003692:	4989      	ldr	r1, [pc, #548]	@ (80038b8 <HAL_RCC_OscConfig+0x628>)
 8003694:	400a      	ands	r2, r1
 8003696:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2210      	movs	r2, #16
 800369e:	4013      	ands	r3, r2
 80036a0:	d063      	beq.n	800376a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d12a      	bne.n	8003700 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80036aa:	4b81      	ldr	r3, [pc, #516]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80036ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036ae:	4b80      	ldr	r3, [pc, #512]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80036b0:	2104      	movs	r1, #4
 80036b2:	430a      	orrs	r2, r1
 80036b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80036b6:	4b7e      	ldr	r3, [pc, #504]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80036b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036ba:	4b7d      	ldr	r3, [pc, #500]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80036bc:	2101      	movs	r1, #1
 80036be:	430a      	orrs	r2, r1
 80036c0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036c2:	f7ff fb59 	bl	8002d78 <HAL_GetTick>
 80036c6:	0003      	movs	r3, r0
 80036c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80036ca:	e008      	b.n	80036de <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80036cc:	f7ff fb54 	bl	8002d78 <HAL_GetTick>
 80036d0:	0002      	movs	r2, r0
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e0e3      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80036de:	4b74      	ldr	r3, [pc, #464]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80036e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e2:	2202      	movs	r2, #2
 80036e4:	4013      	ands	r3, r2
 80036e6:	d0f1      	beq.n	80036cc <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80036e8:	4b71      	ldr	r3, [pc, #452]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80036ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ec:	22f8      	movs	r2, #248	@ 0xf8
 80036ee:	4393      	bics	r3, r2
 80036f0:	0019      	movs	r1, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	00da      	lsls	r2, r3, #3
 80036f8:	4b6d      	ldr	r3, [pc, #436]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80036fa:	430a      	orrs	r2, r1
 80036fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80036fe:	e034      	b.n	800376a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	695b      	ldr	r3, [r3, #20]
 8003704:	3305      	adds	r3, #5
 8003706:	d111      	bne.n	800372c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003708:	4b69      	ldr	r3, [pc, #420]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800370a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800370c:	4b68      	ldr	r3, [pc, #416]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800370e:	2104      	movs	r1, #4
 8003710:	438a      	bics	r2, r1
 8003712:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003714:	4b66      	ldr	r3, [pc, #408]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003718:	22f8      	movs	r2, #248	@ 0xf8
 800371a:	4393      	bics	r3, r2
 800371c:	0019      	movs	r1, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	00da      	lsls	r2, r3, #3
 8003724:	4b62      	ldr	r3, [pc, #392]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003726:	430a      	orrs	r2, r1
 8003728:	635a      	str	r2, [r3, #52]	@ 0x34
 800372a:	e01e      	b.n	800376a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800372c:	4b60      	ldr	r3, [pc, #384]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800372e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003730:	4b5f      	ldr	r3, [pc, #380]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003732:	2104      	movs	r1, #4
 8003734:	430a      	orrs	r2, r1
 8003736:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003738:	4b5d      	ldr	r3, [pc, #372]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800373a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800373c:	4b5c      	ldr	r3, [pc, #368]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800373e:	2101      	movs	r1, #1
 8003740:	438a      	bics	r2, r1
 8003742:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003744:	f7ff fb18 	bl	8002d78 <HAL_GetTick>
 8003748:	0003      	movs	r3, r0
 800374a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800374e:	f7ff fb13 	bl	8002d78 <HAL_GetTick>
 8003752:	0002      	movs	r2, r0
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e0a2      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003760:	4b53      	ldr	r3, [pc, #332]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003764:	2202      	movs	r2, #2
 8003766:	4013      	ands	r3, r2
 8003768:	d1f1      	bne.n	800374e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a1b      	ldr	r3, [r3, #32]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d100      	bne.n	8003774 <HAL_RCC_OscConfig+0x4e4>
 8003772:	e097      	b.n	80038a4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003774:	4b4e      	ldr	r3, [pc, #312]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	220c      	movs	r2, #12
 800377a:	4013      	ands	r3, r2
 800377c:	2b08      	cmp	r3, #8
 800377e:	d100      	bne.n	8003782 <HAL_RCC_OscConfig+0x4f2>
 8003780:	e06b      	b.n	800385a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	2b02      	cmp	r3, #2
 8003788:	d14c      	bne.n	8003824 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800378a:	4b49      	ldr	r3, [pc, #292]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	4b48      	ldr	r3, [pc, #288]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003790:	494a      	ldr	r1, [pc, #296]	@ (80038bc <HAL_RCC_OscConfig+0x62c>)
 8003792:	400a      	ands	r2, r1
 8003794:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003796:	f7ff faef 	bl	8002d78 <HAL_GetTick>
 800379a:	0003      	movs	r3, r0
 800379c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800379e:	e008      	b.n	80037b2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037a0:	f7ff faea 	bl	8002d78 <HAL_GetTick>
 80037a4:	0002      	movs	r2, r0
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e079      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037b2:	4b3f      	ldr	r3, [pc, #252]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	2380      	movs	r3, #128	@ 0x80
 80037b8:	049b      	lsls	r3, r3, #18
 80037ba:	4013      	ands	r3, r2
 80037bc:	d1f0      	bne.n	80037a0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037be:	4b3c      	ldr	r3, [pc, #240]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80037c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c2:	220f      	movs	r2, #15
 80037c4:	4393      	bics	r3, r2
 80037c6:	0019      	movs	r1, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037cc:	4b38      	ldr	r3, [pc, #224]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80037ce:	430a      	orrs	r2, r1
 80037d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80037d2:	4b37      	ldr	r3, [pc, #220]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	4a3a      	ldr	r2, [pc, #232]	@ (80038c0 <HAL_RCC_OscConfig+0x630>)
 80037d8:	4013      	ands	r3, r2
 80037da:	0019      	movs	r1, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	431a      	orrs	r2, r3
 80037e6:	4b32      	ldr	r3, [pc, #200]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80037e8:	430a      	orrs	r2, r1
 80037ea:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037ec:	4b30      	ldr	r3, [pc, #192]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	4b2f      	ldr	r3, [pc, #188]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 80037f2:	2180      	movs	r1, #128	@ 0x80
 80037f4:	0449      	lsls	r1, r1, #17
 80037f6:	430a      	orrs	r2, r1
 80037f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fa:	f7ff fabd 	bl	8002d78 <HAL_GetTick>
 80037fe:	0003      	movs	r3, r0
 8003800:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003804:	f7ff fab8 	bl	8002d78 <HAL_GetTick>
 8003808:	0002      	movs	r2, r0
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e047      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003816:	4b26      	ldr	r3, [pc, #152]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	2380      	movs	r3, #128	@ 0x80
 800381c:	049b      	lsls	r3, r3, #18
 800381e:	4013      	ands	r3, r2
 8003820:	d0f0      	beq.n	8003804 <HAL_RCC_OscConfig+0x574>
 8003822:	e03f      	b.n	80038a4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003824:	4b22      	ldr	r3, [pc, #136]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	4b21      	ldr	r3, [pc, #132]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800382a:	4924      	ldr	r1, [pc, #144]	@ (80038bc <HAL_RCC_OscConfig+0x62c>)
 800382c:	400a      	ands	r2, r1
 800382e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003830:	f7ff faa2 	bl	8002d78 <HAL_GetTick>
 8003834:	0003      	movs	r3, r0
 8003836:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800383a:	f7ff fa9d 	bl	8002d78 <HAL_GetTick>
 800383e:	0002      	movs	r2, r0
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e02c      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800384c:	4b18      	ldr	r3, [pc, #96]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	2380      	movs	r3, #128	@ 0x80
 8003852:	049b      	lsls	r3, r3, #18
 8003854:	4013      	ands	r3, r2
 8003856:	d1f0      	bne.n	800383a <HAL_RCC_OscConfig+0x5aa>
 8003858:	e024      	b.n	80038a4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e01f      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003866:	4b12      	ldr	r3, [pc, #72]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800386c:	4b10      	ldr	r3, [pc, #64]	@ (80038b0 <HAL_RCC_OscConfig+0x620>)
 800386e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003870:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	2380      	movs	r3, #128	@ 0x80
 8003876:	025b      	lsls	r3, r3, #9
 8003878:	401a      	ands	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387e:	429a      	cmp	r2, r3
 8003880:	d10e      	bne.n	80038a0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	220f      	movs	r2, #15
 8003886:	401a      	ands	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800388c:	429a      	cmp	r2, r3
 800388e:	d107      	bne.n	80038a0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	23f0      	movs	r3, #240	@ 0xf0
 8003894:	039b      	lsls	r3, r3, #14
 8003896:	401a      	ands	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800389c:	429a      	cmp	r2, r3
 800389e:	d001      	beq.n	80038a4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e000      	b.n	80038a6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	0018      	movs	r0, r3
 80038a8:	46bd      	mov	sp, r7
 80038aa:	b008      	add	sp, #32
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	40021000 	.word	0x40021000
 80038b4:	00001388 	.word	0x00001388
 80038b8:	efffffff 	.word	0xefffffff
 80038bc:	feffffff 	.word	0xfeffffff
 80038c0:	ffc2ffff 	.word	0xffc2ffff

080038c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0b3      	b.n	8003a40 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038d8:	4b5b      	ldr	r3, [pc, #364]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2201      	movs	r2, #1
 80038de:	4013      	ands	r3, r2
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d911      	bls.n	800390a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e6:	4b58      	ldr	r3, [pc, #352]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2201      	movs	r2, #1
 80038ec:	4393      	bics	r3, r2
 80038ee:	0019      	movs	r1, r3
 80038f0:	4b55      	ldr	r3, [pc, #340]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f8:	4b53      	ldr	r3, [pc, #332]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2201      	movs	r2, #1
 80038fe:	4013      	ands	r3, r2
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d001      	beq.n	800390a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e09a      	b.n	8003a40 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2202      	movs	r2, #2
 8003910:	4013      	ands	r3, r2
 8003912:	d015      	beq.n	8003940 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2204      	movs	r2, #4
 800391a:	4013      	ands	r3, r2
 800391c:	d006      	beq.n	800392c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800391e:	4b4b      	ldr	r3, [pc, #300]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 8003920:	685a      	ldr	r2, [r3, #4]
 8003922:	4b4a      	ldr	r3, [pc, #296]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 8003924:	21e0      	movs	r1, #224	@ 0xe0
 8003926:	00c9      	lsls	r1, r1, #3
 8003928:	430a      	orrs	r2, r1
 800392a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800392c:	4b47      	ldr	r3, [pc, #284]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	22f0      	movs	r2, #240	@ 0xf0
 8003932:	4393      	bics	r3, r2
 8003934:	0019      	movs	r1, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	4b44      	ldr	r3, [pc, #272]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 800393c:	430a      	orrs	r2, r1
 800393e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2201      	movs	r2, #1
 8003946:	4013      	ands	r3, r2
 8003948:	d040      	beq.n	80039cc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d107      	bne.n	8003962 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003952:	4b3e      	ldr	r3, [pc, #248]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	2380      	movs	r3, #128	@ 0x80
 8003958:	029b      	lsls	r3, r3, #10
 800395a:	4013      	ands	r3, r2
 800395c:	d114      	bne.n	8003988 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e06e      	b.n	8003a40 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b02      	cmp	r3, #2
 8003968:	d107      	bne.n	800397a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800396a:	4b38      	ldr	r3, [pc, #224]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	2380      	movs	r3, #128	@ 0x80
 8003970:	049b      	lsls	r3, r3, #18
 8003972:	4013      	ands	r3, r2
 8003974:	d108      	bne.n	8003988 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e062      	b.n	8003a40 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800397a:	4b34      	ldr	r3, [pc, #208]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2202      	movs	r2, #2
 8003980:	4013      	ands	r3, r2
 8003982:	d101      	bne.n	8003988 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e05b      	b.n	8003a40 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003988:	4b30      	ldr	r3, [pc, #192]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2203      	movs	r2, #3
 800398e:	4393      	bics	r3, r2
 8003990:	0019      	movs	r1, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	4b2d      	ldr	r3, [pc, #180]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 8003998:	430a      	orrs	r2, r1
 800399a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800399c:	f7ff f9ec 	bl	8002d78 <HAL_GetTick>
 80039a0:	0003      	movs	r3, r0
 80039a2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a4:	e009      	b.n	80039ba <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039a6:	f7ff f9e7 	bl	8002d78 <HAL_GetTick>
 80039aa:	0002      	movs	r2, r0
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	4a27      	ldr	r2, [pc, #156]	@ (8003a50 <HAL_RCC_ClockConfig+0x18c>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e042      	b.n	8003a40 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ba:	4b24      	ldr	r3, [pc, #144]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	220c      	movs	r2, #12
 80039c0:	401a      	ands	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d1ec      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2201      	movs	r2, #1
 80039d2:	4013      	ands	r3, r2
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d211      	bcs.n	80039fe <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039da:	4b1b      	ldr	r3, [pc, #108]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2201      	movs	r2, #1
 80039e0:	4393      	bics	r3, r2
 80039e2:	0019      	movs	r1, r3
 80039e4:	4b18      	ldr	r3, [pc, #96]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ec:	4b16      	ldr	r3, [pc, #88]	@ (8003a48 <HAL_RCC_ClockConfig+0x184>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2201      	movs	r2, #1
 80039f2:	4013      	ands	r3, r2
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d001      	beq.n	80039fe <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e020      	b.n	8003a40 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2204      	movs	r2, #4
 8003a04:	4013      	ands	r3, r2
 8003a06:	d009      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003a08:	4b10      	ldr	r3, [pc, #64]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	4a11      	ldr	r2, [pc, #68]	@ (8003a54 <HAL_RCC_ClockConfig+0x190>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	0019      	movs	r1, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	4b0d      	ldr	r3, [pc, #52]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003a1c:	f000 f820 	bl	8003a60 <HAL_RCC_GetSysClockFreq>
 8003a20:	0001      	movs	r1, r0
 8003a22:	4b0a      	ldr	r3, [pc, #40]	@ (8003a4c <HAL_RCC_ClockConfig+0x188>)
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	091b      	lsrs	r3, r3, #4
 8003a28:	220f      	movs	r2, #15
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a58 <HAL_RCC_ClockConfig+0x194>)
 8003a2e:	5cd3      	ldrb	r3, [r2, r3]
 8003a30:	000a      	movs	r2, r1
 8003a32:	40da      	lsrs	r2, r3
 8003a34:	4b09      	ldr	r3, [pc, #36]	@ (8003a5c <HAL_RCC_ClockConfig+0x198>)
 8003a36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003a38:	2003      	movs	r0, #3
 8003a3a:	f7ff f957 	bl	8002cec <HAL_InitTick>
  
  return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	0018      	movs	r0, r3
 8003a42:	46bd      	mov	sp, r7
 8003a44:	b004      	add	sp, #16
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	40022000 	.word	0x40022000
 8003a4c:	40021000 	.word	0x40021000
 8003a50:	00001388 	.word	0x00001388
 8003a54:	fffff8ff 	.word	0xfffff8ff
 8003a58:	080077cc 	.word	0x080077cc
 8003a5c:	20000000 	.word	0x20000000

08003a60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	60bb      	str	r3, [r7, #8]
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	2300      	movs	r3, #0
 8003a74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003a7a:	4b20      	ldr	r3, [pc, #128]	@ (8003afc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	220c      	movs	r2, #12
 8003a84:	4013      	ands	r3, r2
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d002      	beq.n	8003a90 <HAL_RCC_GetSysClockFreq+0x30>
 8003a8a:	2b08      	cmp	r3, #8
 8003a8c:	d003      	beq.n	8003a96 <HAL_RCC_GetSysClockFreq+0x36>
 8003a8e:	e02c      	b.n	8003aea <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a90:	4b1b      	ldr	r3, [pc, #108]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a92:	613b      	str	r3, [r7, #16]
      break;
 8003a94:	e02c      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	0c9b      	lsrs	r3, r3, #18
 8003a9a:	220f      	movs	r2, #15
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	4a19      	ldr	r2, [pc, #100]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003aa0:	5cd3      	ldrb	r3, [r2, r3]
 8003aa2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003aa4:	4b15      	ldr	r3, [pc, #84]	@ (8003afc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa8:	220f      	movs	r2, #15
 8003aaa:	4013      	ands	r3, r2
 8003aac:	4a16      	ldr	r2, [pc, #88]	@ (8003b08 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003aae:	5cd3      	ldrb	r3, [r2, r3]
 8003ab0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	2380      	movs	r3, #128	@ 0x80
 8003ab6:	025b      	lsls	r3, r3, #9
 8003ab8:	4013      	ands	r3, r2
 8003aba:	d009      	beq.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003abc:	68b9      	ldr	r1, [r7, #8]
 8003abe:	4810      	ldr	r0, [pc, #64]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003ac0:	f7fc fb3e 	bl	8000140 <__udivsi3>
 8003ac4:	0003      	movs	r3, r0
 8003ac6:	001a      	movs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4353      	muls	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]
 8003ace:	e009      	b.n	8003ae4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	000a      	movs	r2, r1
 8003ad4:	0152      	lsls	r2, r2, #5
 8003ad6:	1a52      	subs	r2, r2, r1
 8003ad8:	0193      	lsls	r3, r2, #6
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	185b      	adds	r3, r3, r1
 8003ae0:	021b      	lsls	r3, r3, #8
 8003ae2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	613b      	str	r3, [r7, #16]
      break;
 8003ae8:	e002      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003aea:	4b05      	ldr	r3, [pc, #20]	@ (8003b00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003aec:	613b      	str	r3, [r7, #16]
      break;
 8003aee:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003af0:	693b      	ldr	r3, [r7, #16]
}
 8003af2:	0018      	movs	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	b006      	add	sp, #24
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	46c0      	nop			@ (mov r8, r8)
 8003afc:	40021000 	.word	0x40021000
 8003b00:	007a1200 	.word	0x007a1200
 8003b04:	080077e4 	.word	0x080077e4
 8003b08:	080077f4 	.word	0x080077f4

08003b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b10:	4b02      	ldr	r3, [pc, #8]	@ (8003b1c <HAL_RCC_GetHCLKFreq+0x10>)
 8003b12:	681b      	ldr	r3, [r3, #0]
}
 8003b14:	0018      	movs	r0, r3
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	46c0      	nop			@ (mov r8, r8)
 8003b1c:	20000000 	.word	0x20000000

08003b20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003b24:	f7ff fff2 	bl	8003b0c <HAL_RCC_GetHCLKFreq>
 8003b28:	0001      	movs	r1, r0
 8003b2a:	4b06      	ldr	r3, [pc, #24]	@ (8003b44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	0a1b      	lsrs	r3, r3, #8
 8003b30:	2207      	movs	r2, #7
 8003b32:	4013      	ands	r3, r2
 8003b34:	4a04      	ldr	r2, [pc, #16]	@ (8003b48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b36:	5cd3      	ldrb	r3, [r2, r3]
 8003b38:	40d9      	lsrs	r1, r3
 8003b3a:	000b      	movs	r3, r1
}    
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	46c0      	nop			@ (mov r8, r8)
 8003b44:	40021000 	.word	0x40021000
 8003b48:	080077dc 	.word	0x080077dc

08003b4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e042      	b.n	8003be4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	223d      	movs	r2, #61	@ 0x3d
 8003b62:	5c9b      	ldrb	r3, [r3, r2]
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d107      	bne.n	8003b7a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	223c      	movs	r2, #60	@ 0x3c
 8003b6e:	2100      	movs	r1, #0
 8003b70:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	0018      	movs	r0, r3
 8003b76:	f7fe ff4d 	bl	8002a14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	223d      	movs	r2, #61	@ 0x3d
 8003b7e:	2102      	movs	r1, #2
 8003b80:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	3304      	adds	r3, #4
 8003b8a:	0019      	movs	r1, r3
 8003b8c:	0010      	movs	r0, r2
 8003b8e:	f000 f945 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2246      	movs	r2, #70	@ 0x46
 8003b96:	2101      	movs	r1, #1
 8003b98:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	223e      	movs	r2, #62	@ 0x3e
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	5499      	strb	r1, [r3, r2]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	223f      	movs	r2, #63	@ 0x3f
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	5499      	strb	r1, [r3, r2]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2240      	movs	r2, #64	@ 0x40
 8003bae:	2101      	movs	r1, #1
 8003bb0:	5499      	strb	r1, [r3, r2]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2241      	movs	r2, #65	@ 0x41
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2242      	movs	r2, #66	@ 0x42
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	5499      	strb	r1, [r3, r2]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2243      	movs	r2, #67	@ 0x43
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	5499      	strb	r1, [r3, r2]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2244      	movs	r2, #68	@ 0x44
 8003bce:	2101      	movs	r1, #1
 8003bd0:	5499      	strb	r1, [r3, r2]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2245      	movs	r2, #69	@ 0x45
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	223d      	movs	r2, #61	@ 0x3d
 8003bde:	2101      	movs	r1, #1
 8003be0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	0018      	movs	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	b002      	add	sp, #8
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	223d      	movs	r2, #61	@ 0x3d
 8003bf8:	5c9b      	ldrb	r3, [r3, r2]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d001      	beq.n	8003c04 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e02d      	b.n	8003c60 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	223d      	movs	r2, #61	@ 0x3d
 8003c08:	2102      	movs	r1, #2
 8003c0a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a15      	ldr	r2, [pc, #84]	@ (8003c68 <HAL_TIM_Base_Start+0x7c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d009      	beq.n	8003c2a <HAL_TIM_Base_Start+0x3e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a14      	ldr	r2, [pc, #80]	@ (8003c6c <HAL_TIM_Base_Start+0x80>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d004      	beq.n	8003c2a <HAL_TIM_Base_Start+0x3e>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a12      	ldr	r2, [pc, #72]	@ (8003c70 <HAL_TIM_Base_Start+0x84>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d111      	bne.n	8003c4e <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	2207      	movs	r2, #7
 8003c32:	4013      	ands	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2b06      	cmp	r3, #6
 8003c3a:	d010      	beq.n	8003c5e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2101      	movs	r1, #1
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c4c:	e007      	b.n	8003c5e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2101      	movs	r1, #1
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	0018      	movs	r0, r3
 8003c62:	46bd      	mov	sp, r7
 8003c64:	b004      	add	sp, #16
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40012c00 	.word	0x40012c00
 8003c6c:	40000400 	.word	0x40000400
 8003c70:	40014000 	.word	0x40014000

08003c74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c7e:	230f      	movs	r3, #15
 8003c80:	18fb      	adds	r3, r7, r3
 8003c82:	2200      	movs	r2, #0
 8003c84:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	223c      	movs	r2, #60	@ 0x3c
 8003c8a:	5c9b      	ldrb	r3, [r3, r2]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_TIM_ConfigClockSource+0x20>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e0bc      	b.n	8003e0e <HAL_TIM_ConfigClockSource+0x19a>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	223c      	movs	r2, #60	@ 0x3c
 8003c98:	2101      	movs	r1, #1
 8003c9a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	223d      	movs	r2, #61	@ 0x3d
 8003ca0:	2102      	movs	r1, #2
 8003ca2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2277      	movs	r2, #119	@ 0x77
 8003cb0:	4393      	bics	r3, r2
 8003cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4a58      	ldr	r2, [pc, #352]	@ (8003e18 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003cb8:	4013      	ands	r3, r2
 8003cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2280      	movs	r2, #128	@ 0x80
 8003cca:	0192      	lsls	r2, r2, #6
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d040      	beq.n	8003d52 <HAL_TIM_ConfigClockSource+0xde>
 8003cd0:	2280      	movs	r2, #128	@ 0x80
 8003cd2:	0192      	lsls	r2, r2, #6
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d900      	bls.n	8003cda <HAL_TIM_ConfigClockSource+0x66>
 8003cd8:	e088      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003cda:	2280      	movs	r2, #128	@ 0x80
 8003cdc:	0152      	lsls	r2, r2, #5
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d100      	bne.n	8003ce4 <HAL_TIM_ConfigClockSource+0x70>
 8003ce2:	e088      	b.n	8003df6 <HAL_TIM_ConfigClockSource+0x182>
 8003ce4:	2280      	movs	r2, #128	@ 0x80
 8003ce6:	0152      	lsls	r2, r2, #5
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d900      	bls.n	8003cee <HAL_TIM_ConfigClockSource+0x7a>
 8003cec:	e07e      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003cee:	2b70      	cmp	r3, #112	@ 0x70
 8003cf0:	d018      	beq.n	8003d24 <HAL_TIM_ConfigClockSource+0xb0>
 8003cf2:	d900      	bls.n	8003cf6 <HAL_TIM_ConfigClockSource+0x82>
 8003cf4:	e07a      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003cf6:	2b60      	cmp	r3, #96	@ 0x60
 8003cf8:	d04f      	beq.n	8003d9a <HAL_TIM_ConfigClockSource+0x126>
 8003cfa:	d900      	bls.n	8003cfe <HAL_TIM_ConfigClockSource+0x8a>
 8003cfc:	e076      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003cfe:	2b50      	cmp	r3, #80	@ 0x50
 8003d00:	d03b      	beq.n	8003d7a <HAL_TIM_ConfigClockSource+0x106>
 8003d02:	d900      	bls.n	8003d06 <HAL_TIM_ConfigClockSource+0x92>
 8003d04:	e072      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003d06:	2b40      	cmp	r3, #64	@ 0x40
 8003d08:	d057      	beq.n	8003dba <HAL_TIM_ConfigClockSource+0x146>
 8003d0a:	d900      	bls.n	8003d0e <HAL_TIM_ConfigClockSource+0x9a>
 8003d0c:	e06e      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003d0e:	2b30      	cmp	r3, #48	@ 0x30
 8003d10:	d063      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x166>
 8003d12:	d86b      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003d14:	2b20      	cmp	r3, #32
 8003d16:	d060      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x166>
 8003d18:	d868      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d05d      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x166>
 8003d1e:	2b10      	cmp	r3, #16
 8003d20:	d05b      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x166>
 8003d22:	e063      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d34:	f000 f970 	bl	8004018 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2277      	movs	r2, #119	@ 0x77
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	609a      	str	r2, [r3, #8]
      break;
 8003d50:	e052      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d62:	f000 f959 	bl	8004018 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2180      	movs	r1, #128	@ 0x80
 8003d72:	01c9      	lsls	r1, r1, #7
 8003d74:	430a      	orrs	r2, r1
 8003d76:	609a      	str	r2, [r3, #8]
      break;
 8003d78:	e03e      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d86:	001a      	movs	r2, r3
 8003d88:	f000 f8cc 	bl	8003f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2150      	movs	r1, #80	@ 0x50
 8003d92:	0018      	movs	r0, r3
 8003d94:	f000 f926 	bl	8003fe4 <TIM_ITRx_SetConfig>
      break;
 8003d98:	e02e      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003da6:	001a      	movs	r2, r3
 8003da8:	f000 f8ea 	bl	8003f80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2160      	movs	r1, #96	@ 0x60
 8003db2:	0018      	movs	r0, r3
 8003db4:	f000 f916 	bl	8003fe4 <TIM_ITRx_SetConfig>
      break;
 8003db8:	e01e      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dc6:	001a      	movs	r2, r3
 8003dc8:	f000 f8ac 	bl	8003f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2140      	movs	r1, #64	@ 0x40
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	f000 f906 	bl	8003fe4 <TIM_ITRx_SetConfig>
      break;
 8003dd8:	e00e      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	0019      	movs	r1, r3
 8003de4:	0010      	movs	r0, r2
 8003de6:	f000 f8fd 	bl	8003fe4 <TIM_ITRx_SetConfig>
      break;
 8003dea:	e005      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003dec:	230f      	movs	r3, #15
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]
      break;
 8003df4:	e000      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003df6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	223d      	movs	r2, #61	@ 0x3d
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	223c      	movs	r2, #60	@ 0x3c
 8003e04:	2100      	movs	r1, #0
 8003e06:	5499      	strb	r1, [r3, r2]

  return status;
 8003e08:	230f      	movs	r3, #15
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	781b      	ldrb	r3, [r3, #0]
}
 8003e0e:	0018      	movs	r0, r3
 8003e10:	46bd      	mov	sp, r7
 8003e12:	b004      	add	sp, #16
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	46c0      	nop			@ (mov r8, r8)
 8003e18:	ffff00ff 	.word	0xffff00ff

08003e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a36      	ldr	r2, [pc, #216]	@ (8003f08 <TIM_Base_SetConfig+0xec>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d003      	beq.n	8003e3c <TIM_Base_SetConfig+0x20>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4a35      	ldr	r2, [pc, #212]	@ (8003f0c <TIM_Base_SetConfig+0xf0>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d108      	bne.n	8003e4e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2270      	movs	r2, #112	@ 0x70
 8003e40:	4393      	bics	r3, r2
 8003e42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a2d      	ldr	r2, [pc, #180]	@ (8003f08 <TIM_Base_SetConfig+0xec>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d013      	beq.n	8003e7e <TIM_Base_SetConfig+0x62>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a2c      	ldr	r2, [pc, #176]	@ (8003f0c <TIM_Base_SetConfig+0xf0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d00f      	beq.n	8003e7e <TIM_Base_SetConfig+0x62>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a2b      	ldr	r2, [pc, #172]	@ (8003f10 <TIM_Base_SetConfig+0xf4>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d00b      	beq.n	8003e7e <TIM_Base_SetConfig+0x62>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a2a      	ldr	r2, [pc, #168]	@ (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d007      	beq.n	8003e7e <TIM_Base_SetConfig+0x62>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a29      	ldr	r2, [pc, #164]	@ (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d003      	beq.n	8003e7e <TIM_Base_SetConfig+0x62>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a28      	ldr	r2, [pc, #160]	@ (8003f1c <TIM_Base_SetConfig+0x100>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d108      	bne.n	8003e90 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	4a27      	ldr	r2, [pc, #156]	@ (8003f20 <TIM_Base_SetConfig+0x104>)
 8003e82:	4013      	ands	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2280      	movs	r2, #128	@ 0x80
 8003e94:	4393      	bics	r3, r2
 8003e96:	001a      	movs	r2, r3
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	689a      	ldr	r2, [r3, #8]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a13      	ldr	r2, [pc, #76]	@ (8003f08 <TIM_Base_SetConfig+0xec>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00b      	beq.n	8003ed6 <TIM_Base_SetConfig+0xba>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a14      	ldr	r2, [pc, #80]	@ (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d007      	beq.n	8003ed6 <TIM_Base_SetConfig+0xba>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a13      	ldr	r2, [pc, #76]	@ (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d003      	beq.n	8003ed6 <TIM_Base_SetConfig+0xba>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a12      	ldr	r2, [pc, #72]	@ (8003f1c <TIM_Base_SetConfig+0x100>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d103      	bne.n	8003ede <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	691a      	ldr	r2, [r3, #16]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4013      	ands	r3, r2
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d106      	bne.n	8003efe <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	4393      	bics	r3, r2
 8003ef8:	001a      	movs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	611a      	str	r2, [r3, #16]
  }
}
 8003efe:	46c0      	nop			@ (mov r8, r8)
 8003f00:	46bd      	mov	sp, r7
 8003f02:	b004      	add	sp, #16
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	46c0      	nop			@ (mov r8, r8)
 8003f08:	40012c00 	.word	0x40012c00
 8003f0c:	40000400 	.word	0x40000400
 8003f10:	40002000 	.word	0x40002000
 8003f14:	40014000 	.word	0x40014000
 8003f18:	40014400 	.word	0x40014400
 8003f1c:	40014800 	.word	0x40014800
 8003f20:	fffffcff 	.word	0xfffffcff

08003f24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	4393      	bics	r3, r2
 8003f3e:	001a      	movs	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	22f0      	movs	r2, #240	@ 0xf0
 8003f4e:	4393      	bics	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	220a      	movs	r2, #10
 8003f60:	4393      	bics	r3, r2
 8003f62:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	621a      	str	r2, [r3, #32]
}
 8003f78:	46c0      	nop			@ (mov r8, r8)
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b006      	add	sp, #24
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	2210      	movs	r2, #16
 8003f98:	4393      	bics	r3, r2
 8003f9a:	001a      	movs	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8003fe0 <TIM_TI2_ConfigInputStage+0x60>)
 8003faa:	4013      	ands	r3, r2
 8003fac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	031b      	lsls	r3, r3, #12
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	22a0      	movs	r2, #160	@ 0xa0
 8003fbc:	4393      	bics	r3, r2
 8003fbe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	621a      	str	r2, [r3, #32]
}
 8003fd6:	46c0      	nop			@ (mov r8, r8)
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	b006      	add	sp, #24
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	46c0      	nop			@ (mov r8, r8)
 8003fe0:	ffff0fff 	.word	0xffff0fff

08003fe4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2270      	movs	r2, #112	@ 0x70
 8003ff8:	4393      	bics	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4313      	orrs	r3, r2
 8004002:	2207      	movs	r2, #7
 8004004:	4313      	orrs	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	609a      	str	r2, [r3, #8]
}
 800400e:	46c0      	nop			@ (mov r8, r8)
 8004010:	46bd      	mov	sp, r7
 8004012:	b004      	add	sp, #16
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
 8004024:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	4a09      	ldr	r2, [pc, #36]	@ (8004054 <TIM_ETR_SetConfig+0x3c>)
 8004030:	4013      	ands	r3, r2
 8004032:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	021a      	lsls	r2, r3, #8
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	431a      	orrs	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	4313      	orrs	r3, r2
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	609a      	str	r2, [r3, #8]
}
 800404c:	46c0      	nop			@ (mov r8, r8)
 800404e:	46bd      	mov	sp, r7
 8004050:	b006      	add	sp, #24
 8004052:	bd80      	pop	{r7, pc}
 8004054:	ffff00ff 	.word	0xffff00ff

08004058 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	223c      	movs	r2, #60	@ 0x3c
 8004066:	5c9b      	ldrb	r3, [r3, r2]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d101      	bne.n	8004070 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800406c:	2302      	movs	r3, #2
 800406e:	e041      	b.n	80040f4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	223c      	movs	r2, #60	@ 0x3c
 8004074:	2101      	movs	r1, #1
 8004076:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	223d      	movs	r2, #61	@ 0x3d
 800407c:	2102      	movs	r1, #2
 800407e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2270      	movs	r2, #112	@ 0x70
 8004094:	4393      	bics	r3, r2
 8004096:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	4313      	orrs	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a13      	ldr	r2, [pc, #76]	@ (80040fc <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d009      	beq.n	80040c8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a11      	ldr	r2, [pc, #68]	@ (8004100 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d004      	beq.n	80040c8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a10      	ldr	r2, [pc, #64]	@ (8004104 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d10c      	bne.n	80040e2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	2280      	movs	r2, #128	@ 0x80
 80040cc:	4393      	bics	r3, r2
 80040ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	223d      	movs	r2, #61	@ 0x3d
 80040e6:	2101      	movs	r1, #1
 80040e8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	223c      	movs	r2, #60	@ 0x3c
 80040ee:	2100      	movs	r1, #0
 80040f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
}
 80040f4:	0018      	movs	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b004      	add	sp, #16
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40012c00 	.word	0x40012c00
 8004100:	40000400 	.word	0x40000400
 8004104:	40014000 	.word	0x40014000

08004108 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e044      	b.n	80041a4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800411e:	2b00      	cmp	r3, #0
 8004120:	d107      	bne.n	8004132 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2278      	movs	r2, #120	@ 0x78
 8004126:	2100      	movs	r1, #0
 8004128:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	0018      	movs	r0, r3
 800412e:	f7fe fc91 	bl	8002a54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2224      	movs	r2, #36	@ 0x24
 8004136:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2101      	movs	r1, #1
 8004144:	438a      	bics	r2, r1
 8004146:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	0018      	movs	r0, r3
 8004154:	f000 fa0c 	bl	8004570 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	0018      	movs	r0, r3
 800415c:	f000 f8c8 	bl	80042f0 <UART_SetConfig>
 8004160:	0003      	movs	r3, r0
 8004162:	2b01      	cmp	r3, #1
 8004164:	d101      	bne.n	800416a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e01c      	b.n	80041a4 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	490d      	ldr	r1, [pc, #52]	@ (80041ac <HAL_UART_Init+0xa4>)
 8004176:	400a      	ands	r2, r1
 8004178:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2108      	movs	r1, #8
 8004186:	438a      	bics	r2, r1
 8004188:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2101      	movs	r1, #1
 8004196:	430a      	orrs	r2, r1
 8004198:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	0018      	movs	r0, r3
 800419e:	f000 fa9b 	bl	80046d8 <UART_CheckIdleState>
 80041a2:	0003      	movs	r3, r0
}
 80041a4:	0018      	movs	r0, r3
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b002      	add	sp, #8
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	fffff7ff 	.word	0xfffff7ff

080041b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b08a      	sub	sp, #40	@ 0x28
 80041b4:	af02      	add	r7, sp, #8
 80041b6:	60f8      	str	r0, [r7, #12]
 80041b8:	60b9      	str	r1, [r7, #8]
 80041ba:	603b      	str	r3, [r7, #0]
 80041bc:	1dbb      	adds	r3, r7, #6
 80041be:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041c4:	2b20      	cmp	r3, #32
 80041c6:	d000      	beq.n	80041ca <HAL_UART_Transmit+0x1a>
 80041c8:	e08c      	b.n	80042e4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <HAL_UART_Transmit+0x28>
 80041d0:	1dbb      	adds	r3, r7, #6
 80041d2:	881b      	ldrh	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e084      	b.n	80042e6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	2380      	movs	r3, #128	@ 0x80
 80041e2:	015b      	lsls	r3, r3, #5
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d109      	bne.n	80041fc <HAL_UART_Transmit+0x4c>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2201      	movs	r2, #1
 80041f4:	4013      	ands	r3, r2
 80041f6:	d001      	beq.n	80041fc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e074      	b.n	80042e6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2284      	movs	r2, #132	@ 0x84
 8004200:	2100      	movs	r1, #0
 8004202:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2221      	movs	r2, #33	@ 0x21
 8004208:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800420a:	f7fe fdb5 	bl	8002d78 <HAL_GetTick>
 800420e:	0003      	movs	r3, r0
 8004210:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	1dba      	adds	r2, r7, #6
 8004216:	2150      	movs	r1, #80	@ 0x50
 8004218:	8812      	ldrh	r2, [r2, #0]
 800421a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	1dba      	adds	r2, r7, #6
 8004220:	2152      	movs	r1, #82	@ 0x52
 8004222:	8812      	ldrh	r2, [r2, #0]
 8004224:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689a      	ldr	r2, [r3, #8]
 800422a:	2380      	movs	r3, #128	@ 0x80
 800422c:	015b      	lsls	r3, r3, #5
 800422e:	429a      	cmp	r2, r3
 8004230:	d108      	bne.n	8004244 <HAL_UART_Transmit+0x94>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d104      	bne.n	8004244 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800423a:	2300      	movs	r3, #0
 800423c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	61bb      	str	r3, [r7, #24]
 8004242:	e003      	b.n	800424c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004248:	2300      	movs	r3, #0
 800424a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800424c:	e02f      	b.n	80042ae <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	0013      	movs	r3, r2
 8004258:	2200      	movs	r2, #0
 800425a:	2180      	movs	r1, #128	@ 0x80
 800425c:	f000 fae4 	bl	8004828 <UART_WaitOnFlagUntilTimeout>
 8004260:	1e03      	subs	r3, r0, #0
 8004262:	d004      	beq.n	800426e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2220      	movs	r2, #32
 8004268:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e03b      	b.n	80042e6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10b      	bne.n	800428c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	881a      	ldrh	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	05d2      	lsls	r2, r2, #23
 800427e:	0dd2      	lsrs	r2, r2, #23
 8004280:	b292      	uxth	r2, r2
 8004282:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	3302      	adds	r3, #2
 8004288:	61bb      	str	r3, [r7, #24]
 800428a:	e007      	b.n	800429c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	781a      	ldrb	r2, [r3, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	3301      	adds	r3, #1
 800429a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2252      	movs	r2, #82	@ 0x52
 80042a0:	5a9b      	ldrh	r3, [r3, r2]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	3b01      	subs	r3, #1
 80042a6:	b299      	uxth	r1, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2252      	movs	r2, #82	@ 0x52
 80042ac:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2252      	movs	r2, #82	@ 0x52
 80042b2:	5a9b      	ldrh	r3, [r3, r2]
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1c9      	bne.n	800424e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	0013      	movs	r3, r2
 80042c4:	2200      	movs	r2, #0
 80042c6:	2140      	movs	r1, #64	@ 0x40
 80042c8:	f000 faae 	bl	8004828 <UART_WaitOnFlagUntilTimeout>
 80042cc:	1e03      	subs	r3, r0, #0
 80042ce:	d004      	beq.n	80042da <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2220      	movs	r2, #32
 80042d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e005      	b.n	80042e6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2220      	movs	r2, #32
 80042de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	e000      	b.n	80042e6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80042e4:	2302      	movs	r3, #2
  }
}
 80042e6:	0018      	movs	r0, r3
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b008      	add	sp, #32
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042f8:	231e      	movs	r3, #30
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	2200      	movs	r2, #0
 80042fe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	431a      	orrs	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	69db      	ldr	r3, [r3, #28]
 8004314:	4313      	orrs	r3, r2
 8004316:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a8d      	ldr	r2, [pc, #564]	@ (8004554 <UART_SetConfig+0x264>)
 8004320:	4013      	ands	r3, r2
 8004322:	0019      	movs	r1, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	430a      	orrs	r2, r1
 800432c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	4a88      	ldr	r2, [pc, #544]	@ (8004558 <UART_SetConfig+0x268>)
 8004336:	4013      	ands	r3, r2
 8004338:	0019      	movs	r1, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68da      	ldr	r2, [r3, #12]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	4a7f      	ldr	r2, [pc, #508]	@ (800455c <UART_SetConfig+0x26c>)
 800435e:	4013      	ands	r3, r2
 8004360:	0019      	movs	r1, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	430a      	orrs	r2, r1
 800436a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a7b      	ldr	r2, [pc, #492]	@ (8004560 <UART_SetConfig+0x270>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d127      	bne.n	80043c6 <UART_SetConfig+0xd6>
 8004376:	4b7b      	ldr	r3, [pc, #492]	@ (8004564 <UART_SetConfig+0x274>)
 8004378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437a:	2203      	movs	r2, #3
 800437c:	4013      	ands	r3, r2
 800437e:	2b03      	cmp	r3, #3
 8004380:	d00d      	beq.n	800439e <UART_SetConfig+0xae>
 8004382:	d81b      	bhi.n	80043bc <UART_SetConfig+0xcc>
 8004384:	2b02      	cmp	r3, #2
 8004386:	d014      	beq.n	80043b2 <UART_SetConfig+0xc2>
 8004388:	d818      	bhi.n	80043bc <UART_SetConfig+0xcc>
 800438a:	2b00      	cmp	r3, #0
 800438c:	d002      	beq.n	8004394 <UART_SetConfig+0xa4>
 800438e:	2b01      	cmp	r3, #1
 8004390:	d00a      	beq.n	80043a8 <UART_SetConfig+0xb8>
 8004392:	e013      	b.n	80043bc <UART_SetConfig+0xcc>
 8004394:	231f      	movs	r3, #31
 8004396:	18fb      	adds	r3, r7, r3
 8004398:	2200      	movs	r2, #0
 800439a:	701a      	strb	r2, [r3, #0]
 800439c:	e021      	b.n	80043e2 <UART_SetConfig+0xf2>
 800439e:	231f      	movs	r3, #31
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	2202      	movs	r2, #2
 80043a4:	701a      	strb	r2, [r3, #0]
 80043a6:	e01c      	b.n	80043e2 <UART_SetConfig+0xf2>
 80043a8:	231f      	movs	r3, #31
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	2204      	movs	r2, #4
 80043ae:	701a      	strb	r2, [r3, #0]
 80043b0:	e017      	b.n	80043e2 <UART_SetConfig+0xf2>
 80043b2:	231f      	movs	r3, #31
 80043b4:	18fb      	adds	r3, r7, r3
 80043b6:	2208      	movs	r2, #8
 80043b8:	701a      	strb	r2, [r3, #0]
 80043ba:	e012      	b.n	80043e2 <UART_SetConfig+0xf2>
 80043bc:	231f      	movs	r3, #31
 80043be:	18fb      	adds	r3, r7, r3
 80043c0:	2210      	movs	r2, #16
 80043c2:	701a      	strb	r2, [r3, #0]
 80043c4:	e00d      	b.n	80043e2 <UART_SetConfig+0xf2>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a67      	ldr	r2, [pc, #412]	@ (8004568 <UART_SetConfig+0x278>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d104      	bne.n	80043da <UART_SetConfig+0xea>
 80043d0:	231f      	movs	r3, #31
 80043d2:	18fb      	adds	r3, r7, r3
 80043d4:	2200      	movs	r2, #0
 80043d6:	701a      	strb	r2, [r3, #0]
 80043d8:	e003      	b.n	80043e2 <UART_SetConfig+0xf2>
 80043da:	231f      	movs	r3, #31
 80043dc:	18fb      	adds	r3, r7, r3
 80043de:	2210      	movs	r2, #16
 80043e0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	69da      	ldr	r2, [r3, #28]
 80043e6:	2380      	movs	r3, #128	@ 0x80
 80043e8:	021b      	lsls	r3, r3, #8
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d15c      	bne.n	80044a8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80043ee:	231f      	movs	r3, #31
 80043f0:	18fb      	adds	r3, r7, r3
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	2b08      	cmp	r3, #8
 80043f6:	d015      	beq.n	8004424 <UART_SetConfig+0x134>
 80043f8:	dc18      	bgt.n	800442c <UART_SetConfig+0x13c>
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d00d      	beq.n	800441a <UART_SetConfig+0x12a>
 80043fe:	dc15      	bgt.n	800442c <UART_SetConfig+0x13c>
 8004400:	2b00      	cmp	r3, #0
 8004402:	d002      	beq.n	800440a <UART_SetConfig+0x11a>
 8004404:	2b02      	cmp	r3, #2
 8004406:	d005      	beq.n	8004414 <UART_SetConfig+0x124>
 8004408:	e010      	b.n	800442c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800440a:	f7ff fb89 	bl	8003b20 <HAL_RCC_GetPCLK1Freq>
 800440e:	0003      	movs	r3, r0
 8004410:	61bb      	str	r3, [r7, #24]
        break;
 8004412:	e012      	b.n	800443a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004414:	4b55      	ldr	r3, [pc, #340]	@ (800456c <UART_SetConfig+0x27c>)
 8004416:	61bb      	str	r3, [r7, #24]
        break;
 8004418:	e00f      	b.n	800443a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800441a:	f7ff fb21 	bl	8003a60 <HAL_RCC_GetSysClockFreq>
 800441e:	0003      	movs	r3, r0
 8004420:	61bb      	str	r3, [r7, #24]
        break;
 8004422:	e00a      	b.n	800443a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004424:	2380      	movs	r3, #128	@ 0x80
 8004426:	021b      	lsls	r3, r3, #8
 8004428:	61bb      	str	r3, [r7, #24]
        break;
 800442a:	e006      	b.n	800443a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004430:	231e      	movs	r3, #30
 8004432:	18fb      	adds	r3, r7, r3
 8004434:	2201      	movs	r2, #1
 8004436:	701a      	strb	r2, [r3, #0]
        break;
 8004438:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d100      	bne.n	8004442 <UART_SetConfig+0x152>
 8004440:	e07a      	b.n	8004538 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	005a      	lsls	r2, r3, #1
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	085b      	lsrs	r3, r3, #1
 800444c:	18d2      	adds	r2, r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	0019      	movs	r1, r3
 8004454:	0010      	movs	r0, r2
 8004456:	f7fb fe73 	bl	8000140 <__udivsi3>
 800445a:	0003      	movs	r3, r0
 800445c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	2b0f      	cmp	r3, #15
 8004462:	d91c      	bls.n	800449e <UART_SetConfig+0x1ae>
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	2380      	movs	r3, #128	@ 0x80
 8004468:	025b      	lsls	r3, r3, #9
 800446a:	429a      	cmp	r2, r3
 800446c:	d217      	bcs.n	800449e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	b29a      	uxth	r2, r3
 8004472:	200e      	movs	r0, #14
 8004474:	183b      	adds	r3, r7, r0
 8004476:	210f      	movs	r1, #15
 8004478:	438a      	bics	r2, r1
 800447a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	085b      	lsrs	r3, r3, #1
 8004480:	b29b      	uxth	r3, r3
 8004482:	2207      	movs	r2, #7
 8004484:	4013      	ands	r3, r2
 8004486:	b299      	uxth	r1, r3
 8004488:	183b      	adds	r3, r7, r0
 800448a:	183a      	adds	r2, r7, r0
 800448c:	8812      	ldrh	r2, [r2, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	183a      	adds	r2, r7, r0
 8004498:	8812      	ldrh	r2, [r2, #0]
 800449a:	60da      	str	r2, [r3, #12]
 800449c:	e04c      	b.n	8004538 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800449e:	231e      	movs	r3, #30
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	2201      	movs	r2, #1
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	e047      	b.n	8004538 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044a8:	231f      	movs	r3, #31
 80044aa:	18fb      	adds	r3, r7, r3
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d015      	beq.n	80044de <UART_SetConfig+0x1ee>
 80044b2:	dc18      	bgt.n	80044e6 <UART_SetConfig+0x1f6>
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d00d      	beq.n	80044d4 <UART_SetConfig+0x1e4>
 80044b8:	dc15      	bgt.n	80044e6 <UART_SetConfig+0x1f6>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <UART_SetConfig+0x1d4>
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d005      	beq.n	80044ce <UART_SetConfig+0x1de>
 80044c2:	e010      	b.n	80044e6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044c4:	f7ff fb2c 	bl	8003b20 <HAL_RCC_GetPCLK1Freq>
 80044c8:	0003      	movs	r3, r0
 80044ca:	61bb      	str	r3, [r7, #24]
        break;
 80044cc:	e012      	b.n	80044f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044ce:	4b27      	ldr	r3, [pc, #156]	@ (800456c <UART_SetConfig+0x27c>)
 80044d0:	61bb      	str	r3, [r7, #24]
        break;
 80044d2:	e00f      	b.n	80044f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044d4:	f7ff fac4 	bl	8003a60 <HAL_RCC_GetSysClockFreq>
 80044d8:	0003      	movs	r3, r0
 80044da:	61bb      	str	r3, [r7, #24]
        break;
 80044dc:	e00a      	b.n	80044f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044de:	2380      	movs	r3, #128	@ 0x80
 80044e0:	021b      	lsls	r3, r3, #8
 80044e2:	61bb      	str	r3, [r7, #24]
        break;
 80044e4:	e006      	b.n	80044f4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80044ea:	231e      	movs	r3, #30
 80044ec:	18fb      	adds	r3, r7, r3
 80044ee:	2201      	movs	r2, #1
 80044f0:	701a      	strb	r2, [r3, #0]
        break;
 80044f2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d01e      	beq.n	8004538 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	085a      	lsrs	r2, r3, #1
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	18d2      	adds	r2, r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	0019      	movs	r1, r3
 800450a:	0010      	movs	r0, r2
 800450c:	f7fb fe18 	bl	8000140 <__udivsi3>
 8004510:	0003      	movs	r3, r0
 8004512:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	2b0f      	cmp	r3, #15
 8004518:	d90a      	bls.n	8004530 <UART_SetConfig+0x240>
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	2380      	movs	r3, #128	@ 0x80
 800451e:	025b      	lsls	r3, r3, #9
 8004520:	429a      	cmp	r2, r3
 8004522:	d205      	bcs.n	8004530 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	b29a      	uxth	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	60da      	str	r2, [r3, #12]
 800452e:	e003      	b.n	8004538 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004530:	231e      	movs	r3, #30
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	2201      	movs	r2, #1
 8004536:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004544:	231e      	movs	r3, #30
 8004546:	18fb      	adds	r3, r7, r3
 8004548:	781b      	ldrb	r3, [r3, #0]
}
 800454a:	0018      	movs	r0, r3
 800454c:	46bd      	mov	sp, r7
 800454e:	b008      	add	sp, #32
 8004550:	bd80      	pop	{r7, pc}
 8004552:	46c0      	nop			@ (mov r8, r8)
 8004554:	ffff69f3 	.word	0xffff69f3
 8004558:	ffffcfff 	.word	0xffffcfff
 800455c:	fffff4ff 	.word	0xfffff4ff
 8004560:	40013800 	.word	0x40013800
 8004564:	40021000 	.word	0x40021000
 8004568:	40004400 	.word	0x40004400
 800456c:	007a1200 	.word	0x007a1200

08004570 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	2208      	movs	r2, #8
 800457e:	4013      	ands	r3, r2
 8004580:	d00b      	beq.n	800459a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	4a4a      	ldr	r2, [pc, #296]	@ (80046b4 <UART_AdvFeatureConfig+0x144>)
 800458a:	4013      	ands	r3, r2
 800458c:	0019      	movs	r1, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	2201      	movs	r2, #1
 80045a0:	4013      	ands	r3, r2
 80045a2:	d00b      	beq.n	80045bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	4a43      	ldr	r2, [pc, #268]	@ (80046b8 <UART_AdvFeatureConfig+0x148>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	0019      	movs	r1, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c0:	2202      	movs	r2, #2
 80045c2:	4013      	ands	r3, r2
 80045c4:	d00b      	beq.n	80045de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	4a3b      	ldr	r2, [pc, #236]	@ (80046bc <UART_AdvFeatureConfig+0x14c>)
 80045ce:	4013      	ands	r3, r2
 80045d0:	0019      	movs	r1, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e2:	2204      	movs	r2, #4
 80045e4:	4013      	ands	r3, r2
 80045e6:	d00b      	beq.n	8004600 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	4a34      	ldr	r2, [pc, #208]	@ (80046c0 <UART_AdvFeatureConfig+0x150>)
 80045f0:	4013      	ands	r3, r2
 80045f2:	0019      	movs	r1, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	2210      	movs	r2, #16
 8004606:	4013      	ands	r3, r2
 8004608:	d00b      	beq.n	8004622 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	4a2c      	ldr	r2, [pc, #176]	@ (80046c4 <UART_AdvFeatureConfig+0x154>)
 8004612:	4013      	ands	r3, r2
 8004614:	0019      	movs	r1, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004626:	2220      	movs	r2, #32
 8004628:	4013      	ands	r3, r2
 800462a:	d00b      	beq.n	8004644 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	4a25      	ldr	r2, [pc, #148]	@ (80046c8 <UART_AdvFeatureConfig+0x158>)
 8004634:	4013      	ands	r3, r2
 8004636:	0019      	movs	r1, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	430a      	orrs	r2, r1
 8004642:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004648:	2240      	movs	r2, #64	@ 0x40
 800464a:	4013      	ands	r3, r2
 800464c:	d01d      	beq.n	800468a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	4a1d      	ldr	r2, [pc, #116]	@ (80046cc <UART_AdvFeatureConfig+0x15c>)
 8004656:	4013      	ands	r3, r2
 8004658:	0019      	movs	r1, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	430a      	orrs	r2, r1
 8004664:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800466a:	2380      	movs	r3, #128	@ 0x80
 800466c:	035b      	lsls	r3, r3, #13
 800466e:	429a      	cmp	r2, r3
 8004670:	d10b      	bne.n	800468a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	4a15      	ldr	r2, [pc, #84]	@ (80046d0 <UART_AdvFeatureConfig+0x160>)
 800467a:	4013      	ands	r3, r2
 800467c:	0019      	movs	r1, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468e:	2280      	movs	r2, #128	@ 0x80
 8004690:	4013      	ands	r3, r2
 8004692:	d00b      	beq.n	80046ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	4a0e      	ldr	r2, [pc, #56]	@ (80046d4 <UART_AdvFeatureConfig+0x164>)
 800469c:	4013      	ands	r3, r2
 800469e:	0019      	movs	r1, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	605a      	str	r2, [r3, #4]
  }
}
 80046ac:	46c0      	nop			@ (mov r8, r8)
 80046ae:	46bd      	mov	sp, r7
 80046b0:	b002      	add	sp, #8
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	ffff7fff 	.word	0xffff7fff
 80046b8:	fffdffff 	.word	0xfffdffff
 80046bc:	fffeffff 	.word	0xfffeffff
 80046c0:	fffbffff 	.word	0xfffbffff
 80046c4:	ffffefff 	.word	0xffffefff
 80046c8:	ffffdfff 	.word	0xffffdfff
 80046cc:	ffefffff 	.word	0xffefffff
 80046d0:	ff9fffff 	.word	0xff9fffff
 80046d4:	fff7ffff 	.word	0xfff7ffff

080046d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b092      	sub	sp, #72	@ 0x48
 80046dc:	af02      	add	r7, sp, #8
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2284      	movs	r2, #132	@ 0x84
 80046e4:	2100      	movs	r1, #0
 80046e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80046e8:	f7fe fb46 	bl	8002d78 <HAL_GetTick>
 80046ec:	0003      	movs	r3, r0
 80046ee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2208      	movs	r2, #8
 80046f8:	4013      	ands	r3, r2
 80046fa:	2b08      	cmp	r3, #8
 80046fc:	d12c      	bne.n	8004758 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004700:	2280      	movs	r2, #128	@ 0x80
 8004702:	0391      	lsls	r1, r2, #14
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	4a46      	ldr	r2, [pc, #280]	@ (8004820 <UART_CheckIdleState+0x148>)
 8004708:	9200      	str	r2, [sp, #0]
 800470a:	2200      	movs	r2, #0
 800470c:	f000 f88c 	bl	8004828 <UART_WaitOnFlagUntilTimeout>
 8004710:	1e03      	subs	r3, r0, #0
 8004712:	d021      	beq.n	8004758 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004714:	f3ef 8310 	mrs	r3, PRIMASK
 8004718:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800471c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800471e:	2301      	movs	r3, #1
 8004720:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004724:	f383 8810 	msr	PRIMASK, r3
}
 8004728:	46c0      	nop			@ (mov r8, r8)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2180      	movs	r1, #128	@ 0x80
 8004736:	438a      	bics	r2, r1
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800473c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800473e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004740:	f383 8810 	msr	PRIMASK, r3
}
 8004744:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2220      	movs	r2, #32
 800474a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2278      	movs	r2, #120	@ 0x78
 8004750:	2100      	movs	r1, #0
 8004752:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e05f      	b.n	8004818 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2204      	movs	r2, #4
 8004760:	4013      	ands	r3, r2
 8004762:	2b04      	cmp	r3, #4
 8004764:	d146      	bne.n	80047f4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004768:	2280      	movs	r2, #128	@ 0x80
 800476a:	03d1      	lsls	r1, r2, #15
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	4a2c      	ldr	r2, [pc, #176]	@ (8004820 <UART_CheckIdleState+0x148>)
 8004770:	9200      	str	r2, [sp, #0]
 8004772:	2200      	movs	r2, #0
 8004774:	f000 f858 	bl	8004828 <UART_WaitOnFlagUntilTimeout>
 8004778:	1e03      	subs	r3, r0, #0
 800477a:	d03b      	beq.n	80047f4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800477c:	f3ef 8310 	mrs	r3, PRIMASK
 8004780:	60fb      	str	r3, [r7, #12]
  return(result);
 8004782:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004784:	637b      	str	r3, [r7, #52]	@ 0x34
 8004786:	2301      	movs	r3, #1
 8004788:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	f383 8810 	msr	PRIMASK, r3
}
 8004790:	46c0      	nop			@ (mov r8, r8)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4921      	ldr	r1, [pc, #132]	@ (8004824 <UART_CheckIdleState+0x14c>)
 800479e:	400a      	ands	r2, r1
 80047a0:	601a      	str	r2, [r3, #0]
 80047a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f383 8810 	msr	PRIMASK, r3
}
 80047ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ae:	f3ef 8310 	mrs	r3, PRIMASK
 80047b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80047b4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80047b8:	2301      	movs	r3, #1
 80047ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	f383 8810 	msr	PRIMASK, r3
}
 80047c2:	46c0      	nop			@ (mov r8, r8)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689a      	ldr	r2, [r3, #8]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2101      	movs	r1, #1
 80047d0:	438a      	bics	r2, r1
 80047d2:	609a      	str	r2, [r3, #8]
 80047d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	f383 8810 	msr	PRIMASK, r3
}
 80047de:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2280      	movs	r2, #128	@ 0x80
 80047e4:	2120      	movs	r1, #32
 80047e6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2278      	movs	r2, #120	@ 0x78
 80047ec:	2100      	movs	r1, #0
 80047ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e011      	b.n	8004818 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2280      	movs	r2, #128	@ 0x80
 80047fe:	2120      	movs	r1, #32
 8004800:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2278      	movs	r2, #120	@ 0x78
 8004812:	2100      	movs	r1, #0
 8004814:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	0018      	movs	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	b010      	add	sp, #64	@ 0x40
 800481e:	bd80      	pop	{r7, pc}
 8004820:	01ffffff 	.word	0x01ffffff
 8004824:	fffffedf 	.word	0xfffffedf

08004828 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	603b      	str	r3, [r7, #0]
 8004834:	1dfb      	adds	r3, r7, #7
 8004836:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004838:	e051      	b.n	80048de <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	3301      	adds	r3, #1
 800483e:	d04e      	beq.n	80048de <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004840:	f7fe fa9a 	bl	8002d78 <HAL_GetTick>
 8004844:	0002      	movs	r2, r0
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	69ba      	ldr	r2, [r7, #24]
 800484c:	429a      	cmp	r2, r3
 800484e:	d302      	bcc.n	8004856 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e051      	b.n	80048fe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2204      	movs	r2, #4
 8004862:	4013      	ands	r3, r2
 8004864:	d03b      	beq.n	80048de <UART_WaitOnFlagUntilTimeout+0xb6>
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2b80      	cmp	r3, #128	@ 0x80
 800486a:	d038      	beq.n	80048de <UART_WaitOnFlagUntilTimeout+0xb6>
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	2b40      	cmp	r3, #64	@ 0x40
 8004870:	d035      	beq.n	80048de <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	2208      	movs	r2, #8
 800487a:	4013      	ands	r3, r2
 800487c:	2b08      	cmp	r3, #8
 800487e:	d111      	bne.n	80048a4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2208      	movs	r2, #8
 8004886:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	0018      	movs	r0, r3
 800488c:	f000 f83c 	bl	8004908 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2284      	movs	r2, #132	@ 0x84
 8004894:	2108      	movs	r1, #8
 8004896:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2278      	movs	r2, #120	@ 0x78
 800489c:	2100      	movs	r1, #0
 800489e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e02c      	b.n	80048fe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	69da      	ldr	r2, [r3, #28]
 80048aa:	2380      	movs	r3, #128	@ 0x80
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	401a      	ands	r2, r3
 80048b0:	2380      	movs	r3, #128	@ 0x80
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d112      	bne.n	80048de <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2280      	movs	r2, #128	@ 0x80
 80048be:	0112      	lsls	r2, r2, #4
 80048c0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	0018      	movs	r0, r3
 80048c6:	f000 f81f 	bl	8004908 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2284      	movs	r2, #132	@ 0x84
 80048ce:	2120      	movs	r1, #32
 80048d0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2278      	movs	r2, #120	@ 0x78
 80048d6:	2100      	movs	r1, #0
 80048d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e00f      	b.n	80048fe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	69db      	ldr	r3, [r3, #28]
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	4013      	ands	r3, r2
 80048e8:	68ba      	ldr	r2, [r7, #8]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	425a      	negs	r2, r3
 80048ee:	4153      	adcs	r3, r2
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	001a      	movs	r2, r3
 80048f4:	1dfb      	adds	r3, r7, #7
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d09e      	beq.n	800483a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	0018      	movs	r0, r3
 8004900:	46bd      	mov	sp, r7
 8004902:	b004      	add	sp, #16
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b08e      	sub	sp, #56	@ 0x38
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004910:	f3ef 8310 	mrs	r3, PRIMASK
 8004914:	617b      	str	r3, [r7, #20]
  return(result);
 8004916:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004918:	637b      	str	r3, [r7, #52]	@ 0x34
 800491a:	2301      	movs	r3, #1
 800491c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	f383 8810 	msr	PRIMASK, r3
}
 8004924:	46c0      	nop			@ (mov r8, r8)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4926      	ldr	r1, [pc, #152]	@ (80049cc <UART_EndRxTransfer+0xc4>)
 8004932:	400a      	ands	r2, r1
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004938:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	f383 8810 	msr	PRIMASK, r3
}
 8004940:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004942:	f3ef 8310 	mrs	r3, PRIMASK
 8004946:	623b      	str	r3, [r7, #32]
  return(result);
 8004948:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800494a:	633b      	str	r3, [r7, #48]	@ 0x30
 800494c:	2301      	movs	r3, #1
 800494e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004952:	f383 8810 	msr	PRIMASK, r3
}
 8004956:	46c0      	nop			@ (mov r8, r8)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689a      	ldr	r2, [r3, #8]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2101      	movs	r1, #1
 8004964:	438a      	bics	r2, r1
 8004966:	609a      	str	r2, [r3, #8]
 8004968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496e:	f383 8810 	msr	PRIMASK, r3
}
 8004972:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004978:	2b01      	cmp	r3, #1
 800497a:	d118      	bne.n	80049ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800497c:	f3ef 8310 	mrs	r3, PRIMASK
 8004980:	60bb      	str	r3, [r7, #8]
  return(result);
 8004982:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004984:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004986:	2301      	movs	r3, #1
 8004988:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f383 8810 	msr	PRIMASK, r3
}
 8004990:	46c0      	nop			@ (mov r8, r8)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2110      	movs	r1, #16
 800499e:	438a      	bics	r2, r1
 80049a0:	601a      	str	r2, [r3, #0]
 80049a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f383 8810 	msr	PRIMASK, r3
}
 80049ac:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2280      	movs	r2, #128	@ 0x80
 80049b2:	2120      	movs	r1, #32
 80049b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80049c2:	46c0      	nop			@ (mov r8, r8)
 80049c4:	46bd      	mov	sp, r7
 80049c6:	b00e      	add	sp, #56	@ 0x38
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	46c0      	nop			@ (mov r8, r8)
 80049cc:	fffffedf 	.word	0xfffffedf

080049d0 <swapfunc>:
 80049d0:	b530      	push	{r4, r5, lr}
 80049d2:	2400      	movs	r4, #0
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d009      	beq.n	80049ec <swapfunc+0x1c>
 80049d8:	0892      	lsrs	r2, r2, #2
 80049da:	5903      	ldr	r3, [r0, r4]
 80049dc:	590d      	ldr	r5, [r1, r4]
 80049de:	3a01      	subs	r2, #1
 80049e0:	5105      	str	r5, [r0, r4]
 80049e2:	510b      	str	r3, [r1, r4]
 80049e4:	3404      	adds	r4, #4
 80049e6:	2a00      	cmp	r2, #0
 80049e8:	dcf7      	bgt.n	80049da <swapfunc+0xa>
 80049ea:	bd30      	pop	{r4, r5, pc}
 80049ec:	5d03      	ldrb	r3, [r0, r4]
 80049ee:	5d0d      	ldrb	r5, [r1, r4]
 80049f0:	5505      	strb	r5, [r0, r4]
 80049f2:	550b      	strb	r3, [r1, r4]
 80049f4:	3401      	adds	r4, #1
 80049f6:	1b13      	subs	r3, r2, r4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	dcf7      	bgt.n	80049ec <swapfunc+0x1c>
 80049fc:	e7f5      	b.n	80049ea <swapfunc+0x1a>

080049fe <med3.constprop.0>:
 80049fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a00:	000f      	movs	r7, r1
 8004a02:	0016      	movs	r6, r2
 8004a04:	0004      	movs	r4, r0
 8004a06:	001d      	movs	r5, r3
 8004a08:	4798      	blx	r3
 8004a0a:	0031      	movs	r1, r6
 8004a0c:	2800      	cmp	r0, #0
 8004a0e:	da0d      	bge.n	8004a2c <med3.constprop.0+0x2e>
 8004a10:	0038      	movs	r0, r7
 8004a12:	47a8      	blx	r5
 8004a14:	2800      	cmp	r0, #0
 8004a16:	da02      	bge.n	8004a1e <med3.constprop.0+0x20>
 8004a18:	003c      	movs	r4, r7
 8004a1a:	0020      	movs	r0, r4
 8004a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a1e:	0031      	movs	r1, r6
 8004a20:	0020      	movs	r0, r4
 8004a22:	47a8      	blx	r5
 8004a24:	2800      	cmp	r0, #0
 8004a26:	daf8      	bge.n	8004a1a <med3.constprop.0+0x1c>
 8004a28:	0034      	movs	r4, r6
 8004a2a:	e7f6      	b.n	8004a1a <med3.constprop.0+0x1c>
 8004a2c:	0038      	movs	r0, r7
 8004a2e:	47a8      	blx	r5
 8004a30:	2800      	cmp	r0, #0
 8004a32:	dcf1      	bgt.n	8004a18 <med3.constprop.0+0x1a>
 8004a34:	0031      	movs	r1, r6
 8004a36:	0020      	movs	r0, r4
 8004a38:	47a8      	blx	r5
 8004a3a:	2800      	cmp	r0, #0
 8004a3c:	daf4      	bge.n	8004a28 <med3.constprop.0+0x2a>
 8004a3e:	e7ec      	b.n	8004a1a <med3.constprop.0+0x1c>

08004a40 <qsort>:
 8004a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a42:	b099      	sub	sp, #100	@ 0x64
 8004a44:	9000      	str	r0, [sp, #0]
 8004a46:	9303      	str	r3, [sp, #12]
 8004a48:	9b00      	ldr	r3, [sp, #0]
 8004a4a:	0017      	movs	r7, r2
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	2202      	movs	r2, #2
 8004a50:	0008      	movs	r0, r1
 8004a52:	9201      	str	r2, [sp, #4]
 8004a54:	079b      	lsls	r3, r3, #30
 8004a56:	d104      	bne.n	8004a62 <qsort+0x22>
 8004a58:	1f3b      	subs	r3, r7, #4
 8004a5a:	001a      	movs	r2, r3
 8004a5c:	1e53      	subs	r3, r2, #1
 8004a5e:	419a      	sbcs	r2, r3
 8004a60:	9201      	str	r2, [sp, #4]
 8004a62:	2300      	movs	r3, #0
 8004a64:	9304      	str	r3, [sp, #16]
 8004a66:	003c      	movs	r4, r7
 8004a68:	9b00      	ldr	r3, [sp, #0]
 8004a6a:	4344      	muls	r4, r0
 8004a6c:	19db      	adds	r3, r3, r7
 8004a6e:	9302      	str	r3, [sp, #8]
 8004a70:	9b00      	ldr	r3, [sp, #0]
 8004a72:	191b      	adds	r3, r3, r4
 8004a74:	9306      	str	r3, [sp, #24]
 8004a76:	2806      	cmp	r0, #6
 8004a78:	d828      	bhi.n	8004acc <qsort+0x8c>
 8004a7a:	9b02      	ldr	r3, [sp, #8]
 8004a7c:	9a06      	ldr	r2, [sp, #24]
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d30c      	bcc.n	8004a9c <qsort+0x5c>
 8004a82:	9b04      	ldr	r3, [sp, #16]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d000      	beq.n	8004a8a <qsort+0x4a>
 8004a88:	e120      	b.n	8004ccc <qsort+0x28c>
 8004a8a:	b019      	add	sp, #100	@ 0x64
 8004a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a8e:	003a      	movs	r2, r7
 8004a90:	0029      	movs	r1, r5
 8004a92:	0020      	movs	r0, r4
 8004a94:	9b01      	ldr	r3, [sp, #4]
 8004a96:	f7ff ff9b 	bl	80049d0 <swapfunc>
 8004a9a:	e00f      	b.n	8004abc <qsort+0x7c>
 8004a9c:	9c02      	ldr	r4, [sp, #8]
 8004a9e:	e00e      	b.n	8004abe <qsort+0x7e>
 8004aa0:	1be5      	subs	r5, r4, r7
 8004aa2:	0021      	movs	r1, r4
 8004aa4:	0028      	movs	r0, r5
 8004aa6:	9b03      	ldr	r3, [sp, #12]
 8004aa8:	4798      	blx	r3
 8004aaa:	2800      	cmp	r0, #0
 8004aac:	dd0a      	ble.n	8004ac4 <qsort+0x84>
 8004aae:	9b01      	ldr	r3, [sp, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1ec      	bne.n	8004a8e <qsort+0x4e>
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	682a      	ldr	r2, [r5, #0]
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	602b      	str	r3, [r5, #0]
 8004abc:	002c      	movs	r4, r5
 8004abe:	9b00      	ldr	r3, [sp, #0]
 8004ac0:	42a3      	cmp	r3, r4
 8004ac2:	d3ed      	bcc.n	8004aa0 <qsort+0x60>
 8004ac4:	9b02      	ldr	r3, [sp, #8]
 8004ac6:	19db      	adds	r3, r3, r7
 8004ac8:	9302      	str	r3, [sp, #8]
 8004aca:	e7d6      	b.n	8004a7a <qsort+0x3a>
 8004acc:	0846      	lsrs	r6, r0, #1
 8004ace:	437e      	muls	r6, r7
 8004ad0:	9b00      	ldr	r3, [sp, #0]
 8004ad2:	1be4      	subs	r4, r4, r7
 8004ad4:	199e      	adds	r6, r3, r6
 8004ad6:	191c      	adds	r4, r3, r4
 8004ad8:	2807      	cmp	r0, #7
 8004ada:	d021      	beq.n	8004b20 <qsort+0xe0>
 8004adc:	0022      	movs	r2, r4
 8004ade:	9305      	str	r3, [sp, #20]
 8004ae0:	2828      	cmp	r0, #40	@ 0x28
 8004ae2:	d917      	bls.n	8004b14 <qsort+0xd4>
 8004ae4:	08c5      	lsrs	r5, r0, #3
 8004ae6:	437d      	muls	r5, r7
 8004ae8:	1959      	adds	r1, r3, r5
 8004aea:	194a      	adds	r2, r1, r5
 8004aec:	9b03      	ldr	r3, [sp, #12]
 8004aee:	9800      	ldr	r0, [sp, #0]
 8004af0:	f7ff ff85 	bl	80049fe <med3.constprop.0>
 8004af4:	0031      	movs	r1, r6
 8004af6:	1972      	adds	r2, r6, r5
 8004af8:	9b03      	ldr	r3, [sp, #12]
 8004afa:	9005      	str	r0, [sp, #20]
 8004afc:	1b70      	subs	r0, r6, r5
 8004afe:	f7ff ff7e 	bl	80049fe <med3.constprop.0>
 8004b02:	0006      	movs	r6, r0
 8004b04:	0068      	lsls	r0, r5, #1
 8004b06:	1a20      	subs	r0, r4, r0
 8004b08:	0022      	movs	r2, r4
 8004b0a:	9b03      	ldr	r3, [sp, #12]
 8004b0c:	1941      	adds	r1, r0, r5
 8004b0e:	f7ff ff76 	bl	80049fe <med3.constprop.0>
 8004b12:	0002      	movs	r2, r0
 8004b14:	0031      	movs	r1, r6
 8004b16:	9b03      	ldr	r3, [sp, #12]
 8004b18:	9805      	ldr	r0, [sp, #20]
 8004b1a:	f7ff ff70 	bl	80049fe <med3.constprop.0>
 8004b1e:	0006      	movs	r6, r0
 8004b20:	9b01      	ldr	r3, [sp, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d123      	bne.n	8004b6e <qsort+0x12e>
 8004b26:	9b00      	ldr	r3, [sp, #0]
 8004b28:	6832      	ldr	r2, [r6, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	9900      	ldr	r1, [sp, #0]
 8004b2e:	600a      	str	r2, [r1, #0]
 8004b30:	6033      	str	r3, [r6, #0]
 8004b32:	2300      	movs	r3, #0
 8004b34:	0026      	movs	r6, r4
 8004b36:	9d02      	ldr	r5, [sp, #8]
 8004b38:	9307      	str	r3, [sp, #28]
 8004b3a:	9505      	str	r5, [sp, #20]
 8004b3c:	42a5      	cmp	r5, r4
 8004b3e:	d833      	bhi.n	8004ba8 <qsort+0x168>
 8004b40:	0028      	movs	r0, r5
 8004b42:	9900      	ldr	r1, [sp, #0]
 8004b44:	9b03      	ldr	r3, [sp, #12]
 8004b46:	4798      	blx	r3
 8004b48:	2800      	cmp	r0, #0
 8004b4a:	dc2b      	bgt.n	8004ba4 <qsort+0x164>
 8004b4c:	d10d      	bne.n	8004b6a <qsort+0x12a>
 8004b4e:	9b01      	ldr	r3, [sp, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d113      	bne.n	8004b7c <qsort+0x13c>
 8004b54:	9b05      	ldr	r3, [sp, #20]
 8004b56:	682a      	ldr	r2, [r5, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	9905      	ldr	r1, [sp, #20]
 8004b5c:	600a      	str	r2, [r1, #0]
 8004b5e:	602b      	str	r3, [r5, #0]
 8004b60:	9b05      	ldr	r3, [sp, #20]
 8004b62:	19db      	adds	r3, r3, r7
 8004b64:	9305      	str	r3, [sp, #20]
 8004b66:	2301      	movs	r3, #1
 8004b68:	9307      	str	r3, [sp, #28]
 8004b6a:	19ed      	adds	r5, r5, r7
 8004b6c:	e7e6      	b.n	8004b3c <qsort+0xfc>
 8004b6e:	003a      	movs	r2, r7
 8004b70:	0031      	movs	r1, r6
 8004b72:	9b01      	ldr	r3, [sp, #4]
 8004b74:	9800      	ldr	r0, [sp, #0]
 8004b76:	f7ff ff2b 	bl	80049d0 <swapfunc>
 8004b7a:	e7da      	b.n	8004b32 <qsort+0xf2>
 8004b7c:	003a      	movs	r2, r7
 8004b7e:	0029      	movs	r1, r5
 8004b80:	9b01      	ldr	r3, [sp, #4]
 8004b82:	9805      	ldr	r0, [sp, #20]
 8004b84:	f7ff ff24 	bl	80049d0 <swapfunc>
 8004b88:	e7ea      	b.n	8004b60 <qsort+0x120>
 8004b8a:	2800      	cmp	r0, #0
 8004b8c:	d109      	bne.n	8004ba2 <qsort+0x162>
 8004b8e:	9b01      	ldr	r3, [sp, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d113      	bne.n	8004bbc <qsort+0x17c>
 8004b94:	6823      	ldr	r3, [r4, #0]
 8004b96:	6832      	ldr	r2, [r6, #0]
 8004b98:	6022      	str	r2, [r4, #0]
 8004b9a:	6033      	str	r3, [r6, #0]
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	1bf6      	subs	r6, r6, r7
 8004ba0:	9307      	str	r3, [sp, #28]
 8004ba2:	1be4      	subs	r4, r4, r7
 8004ba4:	42ac      	cmp	r4, r5
 8004ba6:	d210      	bcs.n	8004bca <qsort+0x18a>
 8004ba8:	9b07      	ldr	r3, [sp, #28]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d140      	bne.n	8004c30 <qsort+0x1f0>
 8004bae:	9b02      	ldr	r3, [sp, #8]
 8004bb0:	9a06      	ldr	r2, [sp, #24]
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d300      	bcc.n	8004bb8 <qsort+0x178>
 8004bb6:	e764      	b.n	8004a82 <qsort+0x42>
 8004bb8:	9c02      	ldr	r4, [sp, #8]
 8004bba:	e032      	b.n	8004c22 <qsort+0x1e2>
 8004bbc:	003a      	movs	r2, r7
 8004bbe:	0031      	movs	r1, r6
 8004bc0:	0020      	movs	r0, r4
 8004bc2:	9b01      	ldr	r3, [sp, #4]
 8004bc4:	f7ff ff04 	bl	80049d0 <swapfunc>
 8004bc8:	e7e8      	b.n	8004b9c <qsort+0x15c>
 8004bca:	0020      	movs	r0, r4
 8004bcc:	9900      	ldr	r1, [sp, #0]
 8004bce:	9b03      	ldr	r3, [sp, #12]
 8004bd0:	4798      	blx	r3
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	dad9      	bge.n	8004b8a <qsort+0x14a>
 8004bd6:	9b01      	ldr	r3, [sp, #4]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d105      	bne.n	8004be8 <qsort+0x1a8>
 8004bdc:	682b      	ldr	r3, [r5, #0]
 8004bde:	6822      	ldr	r2, [r4, #0]
 8004be0:	602a      	str	r2, [r5, #0]
 8004be2:	6023      	str	r3, [r4, #0]
 8004be4:	1be4      	subs	r4, r4, r7
 8004be6:	e7be      	b.n	8004b66 <qsort+0x126>
 8004be8:	003a      	movs	r2, r7
 8004bea:	0021      	movs	r1, r4
 8004bec:	0028      	movs	r0, r5
 8004bee:	9b01      	ldr	r3, [sp, #4]
 8004bf0:	f7ff feee 	bl	80049d0 <swapfunc>
 8004bf4:	e7f6      	b.n	8004be4 <qsort+0x1a4>
 8004bf6:	003a      	movs	r2, r7
 8004bf8:	0029      	movs	r1, r5
 8004bfa:	0020      	movs	r0, r4
 8004bfc:	9b01      	ldr	r3, [sp, #4]
 8004bfe:	f7ff fee7 	bl	80049d0 <swapfunc>
 8004c02:	e00d      	b.n	8004c20 <qsort+0x1e0>
 8004c04:	1be5      	subs	r5, r4, r7
 8004c06:	0021      	movs	r1, r4
 8004c08:	0028      	movs	r0, r5
 8004c0a:	9b03      	ldr	r3, [sp, #12]
 8004c0c:	4798      	blx	r3
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	dd0a      	ble.n	8004c28 <qsort+0x1e8>
 8004c12:	9b01      	ldr	r3, [sp, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1ee      	bne.n	8004bf6 <qsort+0x1b6>
 8004c18:	6823      	ldr	r3, [r4, #0]
 8004c1a:	682a      	ldr	r2, [r5, #0]
 8004c1c:	6022      	str	r2, [r4, #0]
 8004c1e:	602b      	str	r3, [r5, #0]
 8004c20:	002c      	movs	r4, r5
 8004c22:	9b00      	ldr	r3, [sp, #0]
 8004c24:	42a3      	cmp	r3, r4
 8004c26:	d3ed      	bcc.n	8004c04 <qsort+0x1c4>
 8004c28:	9b02      	ldr	r3, [sp, #8]
 8004c2a:	19db      	adds	r3, r3, r7
 8004c2c:	9302      	str	r3, [sp, #8]
 8004c2e:	e7be      	b.n	8004bae <qsort+0x16e>
 8004c30:	9b05      	ldr	r3, [sp, #20]
 8004c32:	9a00      	ldr	r2, [sp, #0]
 8004c34:	1aeb      	subs	r3, r5, r3
 8004c36:	9302      	str	r3, [sp, #8]
 8004c38:	9b05      	ldr	r3, [sp, #20]
 8004c3a:	1a9a      	subs	r2, r3, r2
 8004c3c:	9b02      	ldr	r3, [sp, #8]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	dd00      	ble.n	8004c44 <qsort+0x204>
 8004c42:	001a      	movs	r2, r3
 8004c44:	2a00      	cmp	r2, #0
 8004c46:	d004      	beq.n	8004c52 <qsort+0x212>
 8004c48:	9b01      	ldr	r3, [sp, #4]
 8004c4a:	9800      	ldr	r0, [sp, #0]
 8004c4c:	1aa9      	subs	r1, r5, r2
 8004c4e:	f7ff febf 	bl	80049d0 <swapfunc>
 8004c52:	9b06      	ldr	r3, [sp, #24]
 8004c54:	1b34      	subs	r4, r6, r4
 8004c56:	1b9a      	subs	r2, r3, r6
 8004c58:	1bd2      	subs	r2, r2, r7
 8004c5a:	42a2      	cmp	r2, r4
 8004c5c:	d900      	bls.n	8004c60 <qsort+0x220>
 8004c5e:	0022      	movs	r2, r4
 8004c60:	2a00      	cmp	r2, #0
 8004c62:	d005      	beq.n	8004c70 <qsort+0x230>
 8004c64:	9b06      	ldr	r3, [sp, #24]
 8004c66:	0028      	movs	r0, r5
 8004c68:	1a99      	subs	r1, r3, r2
 8004c6a:	9b01      	ldr	r3, [sp, #4]
 8004c6c:	f7ff feb0 	bl	80049d0 <swapfunc>
 8004c70:	9b06      	ldr	r3, [sp, #24]
 8004c72:	9e02      	ldr	r6, [sp, #8]
 8004c74:	1b1d      	subs	r5, r3, r4
 8004c76:	42b4      	cmp	r4, r6
 8004c78:	d805      	bhi.n	8004c86 <qsort+0x246>
 8004c7a:	0023      	movs	r3, r4
 8004c7c:	0034      	movs	r4, r6
 8004c7e:	001e      	movs	r6, r3
 8004c80:	002b      	movs	r3, r5
 8004c82:	9d00      	ldr	r5, [sp, #0]
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	42be      	cmp	r6, r7
 8004c88:	d92b      	bls.n	8004ce2 <qsort+0x2a2>
 8004c8a:	9b04      	ldr	r3, [sp, #16]
 8004c8c:	2b07      	cmp	r3, #7
 8004c8e:	d811      	bhi.n	8004cb4 <qsort+0x274>
 8004c90:	aa08      	add	r2, sp, #32
 8004c92:	00db      	lsls	r3, r3, #3
 8004c94:	509d      	str	r5, [r3, r2]
 8004c96:	0039      	movs	r1, r7
 8004c98:	189b      	adds	r3, r3, r2
 8004c9a:	0020      	movs	r0, r4
 8004c9c:	001d      	movs	r5, r3
 8004c9e:	f7fb fa4f 	bl	8000140 <__udivsi3>
 8004ca2:	9b04      	ldr	r3, [sp, #16]
 8004ca4:	6068      	str	r0, [r5, #4]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	0039      	movs	r1, r7
 8004caa:	0030      	movs	r0, r6
 8004cac:	9304      	str	r3, [sp, #16]
 8004cae:	f7fb fa47 	bl	8000140 <__udivsi3>
 8004cb2:	e6d8      	b.n	8004a66 <qsort+0x26>
 8004cb4:	0039      	movs	r1, r7
 8004cb6:	0030      	movs	r0, r6
 8004cb8:	f7fb fa42 	bl	8000140 <__udivsi3>
 8004cbc:	003a      	movs	r2, r7
 8004cbe:	0001      	movs	r1, r0
 8004cc0:	9b03      	ldr	r3, [sp, #12]
 8004cc2:	9800      	ldr	r0, [sp, #0]
 8004cc4:	f7ff febc 	bl	8004a40 <qsort>
 8004cc8:	42bc      	cmp	r4, r7
 8004cca:	d80d      	bhi.n	8004ce8 <qsort+0x2a8>
 8004ccc:	9b04      	ldr	r3, [sp, #16]
 8004cce:	aa08      	add	r2, sp, #32
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	9304      	str	r3, [sp, #16]
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	589a      	ldr	r2, [r3, r2]
 8004cd8:	9200      	str	r2, [sp, #0]
 8004cda:	aa08      	add	r2, sp, #32
 8004cdc:	189b      	adds	r3, r3, r2
 8004cde:	6858      	ldr	r0, [r3, #4]
 8004ce0:	e6c1      	b.n	8004a66 <qsort+0x26>
 8004ce2:	42bc      	cmp	r4, r7
 8004ce4:	d800      	bhi.n	8004ce8 <qsort+0x2a8>
 8004ce6:	e6cc      	b.n	8004a82 <qsort+0x42>
 8004ce8:	0039      	movs	r1, r7
 8004cea:	0020      	movs	r0, r4
 8004cec:	f7fb fa28 	bl	8000140 <__udivsi3>
 8004cf0:	9500      	str	r5, [sp, #0]
 8004cf2:	e6b8      	b.n	8004a66 <qsort+0x26>

08004cf4 <__cvt>:
 8004cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cf6:	001f      	movs	r7, r3
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	0016      	movs	r6, r2
 8004cfc:	b08b      	sub	sp, #44	@ 0x2c
 8004cfe:	429f      	cmp	r7, r3
 8004d00:	da04      	bge.n	8004d0c <__cvt+0x18>
 8004d02:	2180      	movs	r1, #128	@ 0x80
 8004d04:	0609      	lsls	r1, r1, #24
 8004d06:	187b      	adds	r3, r7, r1
 8004d08:	001f      	movs	r7, r3
 8004d0a:	232d      	movs	r3, #45	@ 0x2d
 8004d0c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004d0e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8004d10:	7013      	strb	r3, [r2, #0]
 8004d12:	2320      	movs	r3, #32
 8004d14:	2203      	movs	r2, #3
 8004d16:	439d      	bics	r5, r3
 8004d18:	2d46      	cmp	r5, #70	@ 0x46
 8004d1a:	d007      	beq.n	8004d2c <__cvt+0x38>
 8004d1c:	002b      	movs	r3, r5
 8004d1e:	3b45      	subs	r3, #69	@ 0x45
 8004d20:	4259      	negs	r1, r3
 8004d22:	414b      	adcs	r3, r1
 8004d24:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8004d26:	3a01      	subs	r2, #1
 8004d28:	18cb      	adds	r3, r1, r3
 8004d2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8004d2c:	ab09      	add	r3, sp, #36	@ 0x24
 8004d2e:	9304      	str	r3, [sp, #16]
 8004d30:	ab08      	add	r3, sp, #32
 8004d32:	9303      	str	r3, [sp, #12]
 8004d34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004d36:	9200      	str	r2, [sp, #0]
 8004d38:	9302      	str	r3, [sp, #8]
 8004d3a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004d3c:	0032      	movs	r2, r6
 8004d3e:	9301      	str	r3, [sp, #4]
 8004d40:	003b      	movs	r3, r7
 8004d42:	f000 fe6f 	bl	8005a24 <_dtoa_r>
 8004d46:	0004      	movs	r4, r0
 8004d48:	2d47      	cmp	r5, #71	@ 0x47
 8004d4a:	d11b      	bne.n	8004d84 <__cvt+0x90>
 8004d4c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004d4e:	07db      	lsls	r3, r3, #31
 8004d50:	d511      	bpl.n	8004d76 <__cvt+0x82>
 8004d52:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004d54:	18c3      	adds	r3, r0, r3
 8004d56:	9307      	str	r3, [sp, #28]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	0030      	movs	r0, r6
 8004d5e:	0039      	movs	r1, r7
 8004d60:	f7fb fb74 	bl	800044c <__aeabi_dcmpeq>
 8004d64:	2800      	cmp	r0, #0
 8004d66:	d001      	beq.n	8004d6c <__cvt+0x78>
 8004d68:	9b07      	ldr	r3, [sp, #28]
 8004d6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d6c:	2230      	movs	r2, #48	@ 0x30
 8004d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d70:	9907      	ldr	r1, [sp, #28]
 8004d72:	428b      	cmp	r3, r1
 8004d74:	d320      	bcc.n	8004db8 <__cvt+0xc4>
 8004d76:	0020      	movs	r0, r4
 8004d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d7a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004d7c:	1b1b      	subs	r3, r3, r4
 8004d7e:	6013      	str	r3, [r2, #0]
 8004d80:	b00b      	add	sp, #44	@ 0x2c
 8004d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004d86:	18c3      	adds	r3, r0, r3
 8004d88:	9307      	str	r3, [sp, #28]
 8004d8a:	2d46      	cmp	r5, #70	@ 0x46
 8004d8c:	d1e4      	bne.n	8004d58 <__cvt+0x64>
 8004d8e:	7803      	ldrb	r3, [r0, #0]
 8004d90:	2b30      	cmp	r3, #48	@ 0x30
 8004d92:	d10c      	bne.n	8004dae <__cvt+0xba>
 8004d94:	2200      	movs	r2, #0
 8004d96:	2300      	movs	r3, #0
 8004d98:	0030      	movs	r0, r6
 8004d9a:	0039      	movs	r1, r7
 8004d9c:	f7fb fb56 	bl	800044c <__aeabi_dcmpeq>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	d104      	bne.n	8004dae <__cvt+0xba>
 8004da4:	2301      	movs	r3, #1
 8004da6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8004da8:	1a9b      	subs	r3, r3, r2
 8004daa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004dac:	6013      	str	r3, [r2, #0]
 8004dae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004db0:	9a07      	ldr	r2, [sp, #28]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	18d3      	adds	r3, r2, r3
 8004db6:	e7ce      	b.n	8004d56 <__cvt+0x62>
 8004db8:	1c59      	adds	r1, r3, #1
 8004dba:	9109      	str	r1, [sp, #36]	@ 0x24
 8004dbc:	701a      	strb	r2, [r3, #0]
 8004dbe:	e7d6      	b.n	8004d6e <__cvt+0x7a>

08004dc0 <__exponent>:
 8004dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dc2:	232b      	movs	r3, #43	@ 0x2b
 8004dc4:	b085      	sub	sp, #20
 8004dc6:	0005      	movs	r5, r0
 8004dc8:	1e0c      	subs	r4, r1, #0
 8004dca:	7002      	strb	r2, [r0, #0]
 8004dcc:	da01      	bge.n	8004dd2 <__exponent+0x12>
 8004dce:	424c      	negs	r4, r1
 8004dd0:	3302      	adds	r3, #2
 8004dd2:	706b      	strb	r3, [r5, #1]
 8004dd4:	2c09      	cmp	r4, #9
 8004dd6:	dd2c      	ble.n	8004e32 <__exponent+0x72>
 8004dd8:	ab02      	add	r3, sp, #8
 8004dda:	1dde      	adds	r6, r3, #7
 8004ddc:	0020      	movs	r0, r4
 8004dde:	210a      	movs	r1, #10
 8004de0:	f7fb fb1e 	bl	8000420 <__aeabi_idivmod>
 8004de4:	0037      	movs	r7, r6
 8004de6:	3130      	adds	r1, #48	@ 0x30
 8004de8:	3e01      	subs	r6, #1
 8004dea:	0020      	movs	r0, r4
 8004dec:	7031      	strb	r1, [r6, #0]
 8004dee:	210a      	movs	r1, #10
 8004df0:	9401      	str	r4, [sp, #4]
 8004df2:	f7fb fa2f 	bl	8000254 <__divsi3>
 8004df6:	9b01      	ldr	r3, [sp, #4]
 8004df8:	0004      	movs	r4, r0
 8004dfa:	2b63      	cmp	r3, #99	@ 0x63
 8004dfc:	dcee      	bgt.n	8004ddc <__exponent+0x1c>
 8004dfe:	1eba      	subs	r2, r7, #2
 8004e00:	1ca8      	adds	r0, r5, #2
 8004e02:	0001      	movs	r1, r0
 8004e04:	0013      	movs	r3, r2
 8004e06:	3430      	adds	r4, #48	@ 0x30
 8004e08:	7014      	strb	r4, [r2, #0]
 8004e0a:	ac02      	add	r4, sp, #8
 8004e0c:	3407      	adds	r4, #7
 8004e0e:	429c      	cmp	r4, r3
 8004e10:	d80a      	bhi.n	8004e28 <__exponent+0x68>
 8004e12:	2300      	movs	r3, #0
 8004e14:	4294      	cmp	r4, r2
 8004e16:	d303      	bcc.n	8004e20 <__exponent+0x60>
 8004e18:	3309      	adds	r3, #9
 8004e1a:	aa02      	add	r2, sp, #8
 8004e1c:	189b      	adds	r3, r3, r2
 8004e1e:	1bdb      	subs	r3, r3, r7
 8004e20:	18c0      	adds	r0, r0, r3
 8004e22:	1b40      	subs	r0, r0, r5
 8004e24:	b005      	add	sp, #20
 8004e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e28:	781c      	ldrb	r4, [r3, #0]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	700c      	strb	r4, [r1, #0]
 8004e2e:	3101      	adds	r1, #1
 8004e30:	e7eb      	b.n	8004e0a <__exponent+0x4a>
 8004e32:	2330      	movs	r3, #48	@ 0x30
 8004e34:	18e4      	adds	r4, r4, r3
 8004e36:	70ab      	strb	r3, [r5, #2]
 8004e38:	1d28      	adds	r0, r5, #4
 8004e3a:	70ec      	strb	r4, [r5, #3]
 8004e3c:	e7f1      	b.n	8004e22 <__exponent+0x62>
	...

08004e40 <_printf_float>:
 8004e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e42:	b097      	sub	sp, #92	@ 0x5c
 8004e44:	000d      	movs	r5, r1
 8004e46:	920a      	str	r2, [sp, #40]	@ 0x28
 8004e48:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8004e4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e4c:	9009      	str	r0, [sp, #36]	@ 0x24
 8004e4e:	f000 fcd9 	bl	8005804 <_localeconv_r>
 8004e52:	6803      	ldr	r3, [r0, #0]
 8004e54:	0018      	movs	r0, r3
 8004e56:	930d      	str	r3, [sp, #52]	@ 0x34
 8004e58:	f7fb f956 	bl	8000108 <strlen>
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004e60:	9314      	str	r3, [sp, #80]	@ 0x50
 8004e62:	7e2b      	ldrb	r3, [r5, #24]
 8004e64:	2207      	movs	r2, #7
 8004e66:	930c      	str	r3, [sp, #48]	@ 0x30
 8004e68:	682b      	ldr	r3, [r5, #0]
 8004e6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8004e6c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004e6e:	6823      	ldr	r3, [r4, #0]
 8004e70:	05c9      	lsls	r1, r1, #23
 8004e72:	d545      	bpl.n	8004f00 <_printf_float+0xc0>
 8004e74:	189b      	adds	r3, r3, r2
 8004e76:	4393      	bics	r3, r2
 8004e78:	001a      	movs	r2, r3
 8004e7a:	3208      	adds	r2, #8
 8004e7c:	6022      	str	r2, [r4, #0]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	681e      	ldr	r6, [r3, #0]
 8004e82:	685f      	ldr	r7, [r3, #4]
 8004e84:	007b      	lsls	r3, r7, #1
 8004e86:	085b      	lsrs	r3, r3, #1
 8004e88:	9311      	str	r3, [sp, #68]	@ 0x44
 8004e8a:	9610      	str	r6, [sp, #64]	@ 0x40
 8004e8c:	64ae      	str	r6, [r5, #72]	@ 0x48
 8004e8e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8004e90:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8004e92:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8004e94:	4ba7      	ldr	r3, [pc, #668]	@ (8005134 <_printf_float+0x2f4>)
 8004e96:	4252      	negs	r2, r2
 8004e98:	f7fd f9f6 	bl	8002288 <__aeabi_dcmpun>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	d131      	bne.n	8004f04 <_printf_float+0xc4>
 8004ea0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8004ea2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	4ba3      	ldr	r3, [pc, #652]	@ (8005134 <_printf_float+0x2f4>)
 8004ea8:	4252      	negs	r2, r2
 8004eaa:	f7fb fadf 	bl	800046c <__aeabi_dcmple>
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	d128      	bne.n	8004f04 <_printf_float+0xc4>
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	0030      	movs	r0, r6
 8004eb8:	0039      	movs	r1, r7
 8004eba:	f7fb facd 	bl	8000458 <__aeabi_dcmplt>
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	d003      	beq.n	8004eca <_printf_float+0x8a>
 8004ec2:	002b      	movs	r3, r5
 8004ec4:	222d      	movs	r2, #45	@ 0x2d
 8004ec6:	3343      	adds	r3, #67	@ 0x43
 8004ec8:	701a      	strb	r2, [r3, #0]
 8004eca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ecc:	4f9a      	ldr	r7, [pc, #616]	@ (8005138 <_printf_float+0x2f8>)
 8004ece:	2b47      	cmp	r3, #71	@ 0x47
 8004ed0:	d800      	bhi.n	8004ed4 <_printf_float+0x94>
 8004ed2:	4f9a      	ldr	r7, [pc, #616]	@ (800513c <_printf_float+0x2fc>)
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	2400      	movs	r4, #0
 8004ed8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004eda:	612b      	str	r3, [r5, #16]
 8004edc:	3301      	adds	r3, #1
 8004ede:	439a      	bics	r2, r3
 8004ee0:	602a      	str	r2, [r5, #0]
 8004ee2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ee4:	0029      	movs	r1, r5
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004eea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eec:	aa15      	add	r2, sp, #84	@ 0x54
 8004eee:	f000 f9e5 	bl	80052bc <_printf_common>
 8004ef2:	3001      	adds	r0, #1
 8004ef4:	d000      	beq.n	8004ef8 <_printf_float+0xb8>
 8004ef6:	e09e      	b.n	8005036 <_printf_float+0x1f6>
 8004ef8:	2001      	movs	r0, #1
 8004efa:	4240      	negs	r0, r0
 8004efc:	b017      	add	sp, #92	@ 0x5c
 8004efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f00:	3307      	adds	r3, #7
 8004f02:	e7b8      	b.n	8004e76 <_printf_float+0x36>
 8004f04:	0032      	movs	r2, r6
 8004f06:	003b      	movs	r3, r7
 8004f08:	0030      	movs	r0, r6
 8004f0a:	0039      	movs	r1, r7
 8004f0c:	f7fd f9bc 	bl	8002288 <__aeabi_dcmpun>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d00b      	beq.n	8004f2c <_printf_float+0xec>
 8004f14:	2f00      	cmp	r7, #0
 8004f16:	da03      	bge.n	8004f20 <_printf_float+0xe0>
 8004f18:	002b      	movs	r3, r5
 8004f1a:	222d      	movs	r2, #45	@ 0x2d
 8004f1c:	3343      	adds	r3, #67	@ 0x43
 8004f1e:	701a      	strb	r2, [r3, #0]
 8004f20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f22:	4f87      	ldr	r7, [pc, #540]	@ (8005140 <_printf_float+0x300>)
 8004f24:	2b47      	cmp	r3, #71	@ 0x47
 8004f26:	d8d5      	bhi.n	8004ed4 <_printf_float+0x94>
 8004f28:	4f86      	ldr	r7, [pc, #536]	@ (8005144 <_printf_float+0x304>)
 8004f2a:	e7d3      	b.n	8004ed4 <_printf_float+0x94>
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8004f30:	686b      	ldr	r3, [r5, #4]
 8004f32:	4394      	bics	r4, r2
 8004f34:	1c5a      	adds	r2, r3, #1
 8004f36:	d146      	bne.n	8004fc6 <_printf_float+0x186>
 8004f38:	3307      	adds	r3, #7
 8004f3a:	606b      	str	r3, [r5, #4]
 8004f3c:	2380      	movs	r3, #128	@ 0x80
 8004f3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f40:	00db      	lsls	r3, r3, #3
 8004f42:	4313      	orrs	r3, r2
 8004f44:	2200      	movs	r2, #0
 8004f46:	602b      	str	r3, [r5, #0]
 8004f48:	9206      	str	r2, [sp, #24]
 8004f4a:	aa14      	add	r2, sp, #80	@ 0x50
 8004f4c:	9205      	str	r2, [sp, #20]
 8004f4e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004f50:	a90a      	add	r1, sp, #40	@ 0x28
 8004f52:	9204      	str	r2, [sp, #16]
 8004f54:	aa13      	add	r2, sp, #76	@ 0x4c
 8004f56:	9203      	str	r2, [sp, #12]
 8004f58:	2223      	movs	r2, #35	@ 0x23
 8004f5a:	1852      	adds	r2, r2, r1
 8004f5c:	9202      	str	r2, [sp, #8]
 8004f5e:	9301      	str	r3, [sp, #4]
 8004f60:	686b      	ldr	r3, [r5, #4]
 8004f62:	0032      	movs	r2, r6
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f68:	003b      	movs	r3, r7
 8004f6a:	f7ff fec3 	bl	8004cf4 <__cvt>
 8004f6e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004f70:	0007      	movs	r7, r0
 8004f72:	2c47      	cmp	r4, #71	@ 0x47
 8004f74:	d12d      	bne.n	8004fd2 <_printf_float+0x192>
 8004f76:	1cd3      	adds	r3, r2, #3
 8004f78:	db02      	blt.n	8004f80 <_printf_float+0x140>
 8004f7a:	686b      	ldr	r3, [r5, #4]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	dd47      	ble.n	8005010 <_printf_float+0x1d0>
 8004f80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f82:	3b02      	subs	r3, #2
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	930c      	str	r3, [sp, #48]	@ 0x30
 8004f88:	0028      	movs	r0, r5
 8004f8a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8004f8c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004f8e:	3901      	subs	r1, #1
 8004f90:	3050      	adds	r0, #80	@ 0x50
 8004f92:	9113      	str	r1, [sp, #76]	@ 0x4c
 8004f94:	f7ff ff14 	bl	8004dc0 <__exponent>
 8004f98:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004f9a:	0004      	movs	r4, r0
 8004f9c:	1813      	adds	r3, r2, r0
 8004f9e:	612b      	str	r3, [r5, #16]
 8004fa0:	2a01      	cmp	r2, #1
 8004fa2:	dc02      	bgt.n	8004faa <_printf_float+0x16a>
 8004fa4:	682a      	ldr	r2, [r5, #0]
 8004fa6:	07d2      	lsls	r2, r2, #31
 8004fa8:	d501      	bpl.n	8004fae <_printf_float+0x16e>
 8004faa:	3301      	adds	r3, #1
 8004fac:	612b      	str	r3, [r5, #16]
 8004fae:	2323      	movs	r3, #35	@ 0x23
 8004fb0:	aa0a      	add	r2, sp, #40	@ 0x28
 8004fb2:	189b      	adds	r3, r3, r2
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d100      	bne.n	8004fbc <_printf_float+0x17c>
 8004fba:	e792      	b.n	8004ee2 <_printf_float+0xa2>
 8004fbc:	002b      	movs	r3, r5
 8004fbe:	222d      	movs	r2, #45	@ 0x2d
 8004fc0:	3343      	adds	r3, #67	@ 0x43
 8004fc2:	701a      	strb	r2, [r3, #0]
 8004fc4:	e78d      	b.n	8004ee2 <_printf_float+0xa2>
 8004fc6:	2c47      	cmp	r4, #71	@ 0x47
 8004fc8:	d1b8      	bne.n	8004f3c <_printf_float+0xfc>
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1b6      	bne.n	8004f3c <_printf_float+0xfc>
 8004fce:	3301      	adds	r3, #1
 8004fd0:	e7b3      	b.n	8004f3a <_printf_float+0xfa>
 8004fd2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fd4:	2b65      	cmp	r3, #101	@ 0x65
 8004fd6:	d9d7      	bls.n	8004f88 <_printf_float+0x148>
 8004fd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fda:	2b66      	cmp	r3, #102	@ 0x66
 8004fdc:	d11a      	bne.n	8005014 <_printf_float+0x1d4>
 8004fde:	686b      	ldr	r3, [r5, #4]
 8004fe0:	2a00      	cmp	r2, #0
 8004fe2:	dd09      	ble.n	8004ff8 <_printf_float+0x1b8>
 8004fe4:	612a      	str	r2, [r5, #16]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d102      	bne.n	8004ff0 <_printf_float+0x1b0>
 8004fea:	6829      	ldr	r1, [r5, #0]
 8004fec:	07c9      	lsls	r1, r1, #31
 8004fee:	d50b      	bpl.n	8005008 <_printf_float+0x1c8>
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	189b      	adds	r3, r3, r2
 8004ff4:	612b      	str	r3, [r5, #16]
 8004ff6:	e007      	b.n	8005008 <_printf_float+0x1c8>
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d103      	bne.n	8005004 <_printf_float+0x1c4>
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	6829      	ldr	r1, [r5, #0]
 8005000:	4211      	tst	r1, r2
 8005002:	d000      	beq.n	8005006 <_printf_float+0x1c6>
 8005004:	1c9a      	adds	r2, r3, #2
 8005006:	612a      	str	r2, [r5, #16]
 8005008:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800500a:	2400      	movs	r4, #0
 800500c:	65ab      	str	r3, [r5, #88]	@ 0x58
 800500e:	e7ce      	b.n	8004fae <_printf_float+0x16e>
 8005010:	2367      	movs	r3, #103	@ 0x67
 8005012:	930c      	str	r3, [sp, #48]	@ 0x30
 8005014:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005016:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005018:	4299      	cmp	r1, r3
 800501a:	db06      	blt.n	800502a <_printf_float+0x1ea>
 800501c:	682b      	ldr	r3, [r5, #0]
 800501e:	6129      	str	r1, [r5, #16]
 8005020:	07db      	lsls	r3, r3, #31
 8005022:	d5f1      	bpl.n	8005008 <_printf_float+0x1c8>
 8005024:	3101      	adds	r1, #1
 8005026:	6129      	str	r1, [r5, #16]
 8005028:	e7ee      	b.n	8005008 <_printf_float+0x1c8>
 800502a:	2201      	movs	r2, #1
 800502c:	2900      	cmp	r1, #0
 800502e:	dce0      	bgt.n	8004ff2 <_printf_float+0x1b2>
 8005030:	1892      	adds	r2, r2, r2
 8005032:	1a52      	subs	r2, r2, r1
 8005034:	e7dd      	b.n	8004ff2 <_printf_float+0x1b2>
 8005036:	682a      	ldr	r2, [r5, #0]
 8005038:	0553      	lsls	r3, r2, #21
 800503a:	d408      	bmi.n	800504e <_printf_float+0x20e>
 800503c:	692b      	ldr	r3, [r5, #16]
 800503e:	003a      	movs	r2, r7
 8005040:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005042:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005044:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005046:	47a0      	blx	r4
 8005048:	3001      	adds	r0, #1
 800504a:	d129      	bne.n	80050a0 <_printf_float+0x260>
 800504c:	e754      	b.n	8004ef8 <_printf_float+0xb8>
 800504e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005050:	2b65      	cmp	r3, #101	@ 0x65
 8005052:	d800      	bhi.n	8005056 <_printf_float+0x216>
 8005054:	e0db      	b.n	800520e <_printf_float+0x3ce>
 8005056:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005058:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800505a:	2200      	movs	r2, #0
 800505c:	2300      	movs	r3, #0
 800505e:	f7fb f9f5 	bl	800044c <__aeabi_dcmpeq>
 8005062:	2800      	cmp	r0, #0
 8005064:	d033      	beq.n	80050ce <_printf_float+0x28e>
 8005066:	2301      	movs	r3, #1
 8005068:	4a37      	ldr	r2, [pc, #220]	@ (8005148 <_printf_float+0x308>)
 800506a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800506c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800506e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005070:	47a0      	blx	r4
 8005072:	3001      	adds	r0, #1
 8005074:	d100      	bne.n	8005078 <_printf_float+0x238>
 8005076:	e73f      	b.n	8004ef8 <_printf_float+0xb8>
 8005078:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800507a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800507c:	42b3      	cmp	r3, r6
 800507e:	db02      	blt.n	8005086 <_printf_float+0x246>
 8005080:	682b      	ldr	r3, [r5, #0]
 8005082:	07db      	lsls	r3, r3, #31
 8005084:	d50c      	bpl.n	80050a0 <_printf_float+0x260>
 8005086:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005088:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800508a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800508c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800508e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005090:	47a0      	blx	r4
 8005092:	2400      	movs	r4, #0
 8005094:	3001      	adds	r0, #1
 8005096:	d100      	bne.n	800509a <_printf_float+0x25a>
 8005098:	e72e      	b.n	8004ef8 <_printf_float+0xb8>
 800509a:	1e73      	subs	r3, r6, #1
 800509c:	42a3      	cmp	r3, r4
 800509e:	dc0a      	bgt.n	80050b6 <_printf_float+0x276>
 80050a0:	682b      	ldr	r3, [r5, #0]
 80050a2:	079b      	lsls	r3, r3, #30
 80050a4:	d500      	bpl.n	80050a8 <_printf_float+0x268>
 80050a6:	e106      	b.n	80052b6 <_printf_float+0x476>
 80050a8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80050aa:	68e8      	ldr	r0, [r5, #12]
 80050ac:	4298      	cmp	r0, r3
 80050ae:	db00      	blt.n	80050b2 <_printf_float+0x272>
 80050b0:	e724      	b.n	8004efc <_printf_float+0xbc>
 80050b2:	0018      	movs	r0, r3
 80050b4:	e722      	b.n	8004efc <_printf_float+0xbc>
 80050b6:	002a      	movs	r2, r5
 80050b8:	2301      	movs	r3, #1
 80050ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80050bc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80050be:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80050c0:	321a      	adds	r2, #26
 80050c2:	47b8      	blx	r7
 80050c4:	3001      	adds	r0, #1
 80050c6:	d100      	bne.n	80050ca <_printf_float+0x28a>
 80050c8:	e716      	b.n	8004ef8 <_printf_float+0xb8>
 80050ca:	3401      	adds	r4, #1
 80050cc:	e7e5      	b.n	800509a <_printf_float+0x25a>
 80050ce:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	dc3b      	bgt.n	800514c <_printf_float+0x30c>
 80050d4:	2301      	movs	r3, #1
 80050d6:	4a1c      	ldr	r2, [pc, #112]	@ (8005148 <_printf_float+0x308>)
 80050d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80050da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80050dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80050de:	47a0      	blx	r4
 80050e0:	3001      	adds	r0, #1
 80050e2:	d100      	bne.n	80050e6 <_printf_float+0x2a6>
 80050e4:	e708      	b.n	8004ef8 <_printf_float+0xb8>
 80050e6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80050e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80050ea:	4333      	orrs	r3, r6
 80050ec:	d102      	bne.n	80050f4 <_printf_float+0x2b4>
 80050ee:	682b      	ldr	r3, [r5, #0]
 80050f0:	07db      	lsls	r3, r3, #31
 80050f2:	d5d5      	bpl.n	80050a0 <_printf_float+0x260>
 80050f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80050f6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80050f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80050fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80050fc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80050fe:	47a0      	blx	r4
 8005100:	2300      	movs	r3, #0
 8005102:	3001      	adds	r0, #1
 8005104:	d100      	bne.n	8005108 <_printf_float+0x2c8>
 8005106:	e6f7      	b.n	8004ef8 <_printf_float+0xb8>
 8005108:	930c      	str	r3, [sp, #48]	@ 0x30
 800510a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800510c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800510e:	425b      	negs	r3, r3
 8005110:	4293      	cmp	r3, r2
 8005112:	dc01      	bgt.n	8005118 <_printf_float+0x2d8>
 8005114:	0033      	movs	r3, r6
 8005116:	e792      	b.n	800503e <_printf_float+0x1fe>
 8005118:	002a      	movs	r2, r5
 800511a:	2301      	movs	r3, #1
 800511c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800511e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005120:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005122:	321a      	adds	r2, #26
 8005124:	47a0      	blx	r4
 8005126:	3001      	adds	r0, #1
 8005128:	d100      	bne.n	800512c <_printf_float+0x2ec>
 800512a:	e6e5      	b.n	8004ef8 <_printf_float+0xb8>
 800512c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800512e:	3301      	adds	r3, #1
 8005130:	e7ea      	b.n	8005108 <_printf_float+0x2c8>
 8005132:	46c0      	nop			@ (mov r8, r8)
 8005134:	7fefffff 	.word	0x7fefffff
 8005138:	08007808 	.word	0x08007808
 800513c:	08007804 	.word	0x08007804
 8005140:	08007810 	.word	0x08007810
 8005144:	0800780c 	.word	0x0800780c
 8005148:	08007814 	.word	0x08007814
 800514c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800514e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005150:	930c      	str	r3, [sp, #48]	@ 0x30
 8005152:	429e      	cmp	r6, r3
 8005154:	dd00      	ble.n	8005158 <_printf_float+0x318>
 8005156:	001e      	movs	r6, r3
 8005158:	2e00      	cmp	r6, #0
 800515a:	dc31      	bgt.n	80051c0 <_printf_float+0x380>
 800515c:	43f3      	mvns	r3, r6
 800515e:	2400      	movs	r4, #0
 8005160:	17db      	asrs	r3, r3, #31
 8005162:	4033      	ands	r3, r6
 8005164:	930e      	str	r3, [sp, #56]	@ 0x38
 8005166:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005168:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800516a:	1af3      	subs	r3, r6, r3
 800516c:	42a3      	cmp	r3, r4
 800516e:	dc30      	bgt.n	80051d2 <_printf_float+0x392>
 8005170:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005172:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005174:	429a      	cmp	r2, r3
 8005176:	dc38      	bgt.n	80051ea <_printf_float+0x3aa>
 8005178:	682b      	ldr	r3, [r5, #0]
 800517a:	07db      	lsls	r3, r3, #31
 800517c:	d435      	bmi.n	80051ea <_printf_float+0x3aa>
 800517e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005180:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005182:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005184:	1b9b      	subs	r3, r3, r6
 8005186:	1b14      	subs	r4, r2, r4
 8005188:	429c      	cmp	r4, r3
 800518a:	dd00      	ble.n	800518e <_printf_float+0x34e>
 800518c:	001c      	movs	r4, r3
 800518e:	2c00      	cmp	r4, #0
 8005190:	dc34      	bgt.n	80051fc <_printf_float+0x3bc>
 8005192:	43e3      	mvns	r3, r4
 8005194:	2600      	movs	r6, #0
 8005196:	17db      	asrs	r3, r3, #31
 8005198:	401c      	ands	r4, r3
 800519a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800519c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	1b1b      	subs	r3, r3, r4
 80051a2:	42b3      	cmp	r3, r6
 80051a4:	dc00      	bgt.n	80051a8 <_printf_float+0x368>
 80051a6:	e77b      	b.n	80050a0 <_printf_float+0x260>
 80051a8:	002a      	movs	r2, r5
 80051aa:	2301      	movs	r3, #1
 80051ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051b0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80051b2:	321a      	adds	r2, #26
 80051b4:	47b8      	blx	r7
 80051b6:	3001      	adds	r0, #1
 80051b8:	d100      	bne.n	80051bc <_printf_float+0x37c>
 80051ba:	e69d      	b.n	8004ef8 <_printf_float+0xb8>
 80051bc:	3601      	adds	r6, #1
 80051be:	e7ec      	b.n	800519a <_printf_float+0x35a>
 80051c0:	0033      	movs	r3, r6
 80051c2:	003a      	movs	r2, r7
 80051c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051c8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80051ca:	47a0      	blx	r4
 80051cc:	3001      	adds	r0, #1
 80051ce:	d1c5      	bne.n	800515c <_printf_float+0x31c>
 80051d0:	e692      	b.n	8004ef8 <_printf_float+0xb8>
 80051d2:	002a      	movs	r2, r5
 80051d4:	2301      	movs	r3, #1
 80051d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051d8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051da:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80051dc:	321a      	adds	r2, #26
 80051de:	47b0      	blx	r6
 80051e0:	3001      	adds	r0, #1
 80051e2:	d100      	bne.n	80051e6 <_printf_float+0x3a6>
 80051e4:	e688      	b.n	8004ef8 <_printf_float+0xb8>
 80051e6:	3401      	adds	r4, #1
 80051e8:	e7bd      	b.n	8005166 <_printf_float+0x326>
 80051ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80051ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80051ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80051f4:	47a0      	blx	r4
 80051f6:	3001      	adds	r0, #1
 80051f8:	d1c1      	bne.n	800517e <_printf_float+0x33e>
 80051fa:	e67d      	b.n	8004ef8 <_printf_float+0xb8>
 80051fc:	19ba      	adds	r2, r7, r6
 80051fe:	0023      	movs	r3, r4
 8005200:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005202:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005204:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005206:	47b0      	blx	r6
 8005208:	3001      	adds	r0, #1
 800520a:	d1c2      	bne.n	8005192 <_printf_float+0x352>
 800520c:	e674      	b.n	8004ef8 <_printf_float+0xb8>
 800520e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005210:	930c      	str	r3, [sp, #48]	@ 0x30
 8005212:	2b01      	cmp	r3, #1
 8005214:	dc02      	bgt.n	800521c <_printf_float+0x3dc>
 8005216:	2301      	movs	r3, #1
 8005218:	421a      	tst	r2, r3
 800521a:	d039      	beq.n	8005290 <_printf_float+0x450>
 800521c:	2301      	movs	r3, #1
 800521e:	003a      	movs	r2, r7
 8005220:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005222:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005224:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005226:	47b0      	blx	r6
 8005228:	3001      	adds	r0, #1
 800522a:	d100      	bne.n	800522e <_printf_float+0x3ee>
 800522c:	e664      	b.n	8004ef8 <_printf_float+0xb8>
 800522e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005230:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005232:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005234:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005236:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005238:	47b0      	blx	r6
 800523a:	3001      	adds	r0, #1
 800523c:	d100      	bne.n	8005240 <_printf_float+0x400>
 800523e:	e65b      	b.n	8004ef8 <_printf_float+0xb8>
 8005240:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005242:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005244:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005246:	2200      	movs	r2, #0
 8005248:	3b01      	subs	r3, #1
 800524a:	930c      	str	r3, [sp, #48]	@ 0x30
 800524c:	2300      	movs	r3, #0
 800524e:	f7fb f8fd 	bl	800044c <__aeabi_dcmpeq>
 8005252:	2800      	cmp	r0, #0
 8005254:	d11a      	bne.n	800528c <_printf_float+0x44c>
 8005256:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005258:	1c7a      	adds	r2, r7, #1
 800525a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800525c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800525e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005260:	47b0      	blx	r6
 8005262:	3001      	adds	r0, #1
 8005264:	d10e      	bne.n	8005284 <_printf_float+0x444>
 8005266:	e647      	b.n	8004ef8 <_printf_float+0xb8>
 8005268:	002a      	movs	r2, r5
 800526a:	2301      	movs	r3, #1
 800526c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800526e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005270:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005272:	321a      	adds	r2, #26
 8005274:	47b8      	blx	r7
 8005276:	3001      	adds	r0, #1
 8005278:	d100      	bne.n	800527c <_printf_float+0x43c>
 800527a:	e63d      	b.n	8004ef8 <_printf_float+0xb8>
 800527c:	3601      	adds	r6, #1
 800527e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005280:	429e      	cmp	r6, r3
 8005282:	dbf1      	blt.n	8005268 <_printf_float+0x428>
 8005284:	002a      	movs	r2, r5
 8005286:	0023      	movs	r3, r4
 8005288:	3250      	adds	r2, #80	@ 0x50
 800528a:	e6d9      	b.n	8005040 <_printf_float+0x200>
 800528c:	2600      	movs	r6, #0
 800528e:	e7f6      	b.n	800527e <_printf_float+0x43e>
 8005290:	003a      	movs	r2, r7
 8005292:	e7e2      	b.n	800525a <_printf_float+0x41a>
 8005294:	002a      	movs	r2, r5
 8005296:	2301      	movs	r3, #1
 8005298:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800529a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800529c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800529e:	3219      	adds	r2, #25
 80052a0:	47b0      	blx	r6
 80052a2:	3001      	adds	r0, #1
 80052a4:	d100      	bne.n	80052a8 <_printf_float+0x468>
 80052a6:	e627      	b.n	8004ef8 <_printf_float+0xb8>
 80052a8:	3401      	adds	r4, #1
 80052aa:	68eb      	ldr	r3, [r5, #12]
 80052ac:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80052ae:	1a9b      	subs	r3, r3, r2
 80052b0:	42a3      	cmp	r3, r4
 80052b2:	dcef      	bgt.n	8005294 <_printf_float+0x454>
 80052b4:	e6f8      	b.n	80050a8 <_printf_float+0x268>
 80052b6:	2400      	movs	r4, #0
 80052b8:	e7f7      	b.n	80052aa <_printf_float+0x46a>
 80052ba:	46c0      	nop			@ (mov r8, r8)

080052bc <_printf_common>:
 80052bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052be:	0016      	movs	r6, r2
 80052c0:	9301      	str	r3, [sp, #4]
 80052c2:	688a      	ldr	r2, [r1, #8]
 80052c4:	690b      	ldr	r3, [r1, #16]
 80052c6:	000c      	movs	r4, r1
 80052c8:	9000      	str	r0, [sp, #0]
 80052ca:	4293      	cmp	r3, r2
 80052cc:	da00      	bge.n	80052d0 <_printf_common+0x14>
 80052ce:	0013      	movs	r3, r2
 80052d0:	0022      	movs	r2, r4
 80052d2:	6033      	str	r3, [r6, #0]
 80052d4:	3243      	adds	r2, #67	@ 0x43
 80052d6:	7812      	ldrb	r2, [r2, #0]
 80052d8:	2a00      	cmp	r2, #0
 80052da:	d001      	beq.n	80052e0 <_printf_common+0x24>
 80052dc:	3301      	adds	r3, #1
 80052de:	6033      	str	r3, [r6, #0]
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	069b      	lsls	r3, r3, #26
 80052e4:	d502      	bpl.n	80052ec <_printf_common+0x30>
 80052e6:	6833      	ldr	r3, [r6, #0]
 80052e8:	3302      	adds	r3, #2
 80052ea:	6033      	str	r3, [r6, #0]
 80052ec:	6822      	ldr	r2, [r4, #0]
 80052ee:	2306      	movs	r3, #6
 80052f0:	0015      	movs	r5, r2
 80052f2:	401d      	ands	r5, r3
 80052f4:	421a      	tst	r2, r3
 80052f6:	d027      	beq.n	8005348 <_printf_common+0x8c>
 80052f8:	0023      	movs	r3, r4
 80052fa:	3343      	adds	r3, #67	@ 0x43
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	1e5a      	subs	r2, r3, #1
 8005300:	4193      	sbcs	r3, r2
 8005302:	6822      	ldr	r2, [r4, #0]
 8005304:	0692      	lsls	r2, r2, #26
 8005306:	d430      	bmi.n	800536a <_printf_common+0xae>
 8005308:	0022      	movs	r2, r4
 800530a:	9901      	ldr	r1, [sp, #4]
 800530c:	9800      	ldr	r0, [sp, #0]
 800530e:	9d08      	ldr	r5, [sp, #32]
 8005310:	3243      	adds	r2, #67	@ 0x43
 8005312:	47a8      	blx	r5
 8005314:	3001      	adds	r0, #1
 8005316:	d025      	beq.n	8005364 <_printf_common+0xa8>
 8005318:	2206      	movs	r2, #6
 800531a:	6823      	ldr	r3, [r4, #0]
 800531c:	2500      	movs	r5, #0
 800531e:	4013      	ands	r3, r2
 8005320:	2b04      	cmp	r3, #4
 8005322:	d105      	bne.n	8005330 <_printf_common+0x74>
 8005324:	6833      	ldr	r3, [r6, #0]
 8005326:	68e5      	ldr	r5, [r4, #12]
 8005328:	1aed      	subs	r5, r5, r3
 800532a:	43eb      	mvns	r3, r5
 800532c:	17db      	asrs	r3, r3, #31
 800532e:	401d      	ands	r5, r3
 8005330:	68a3      	ldr	r3, [r4, #8]
 8005332:	6922      	ldr	r2, [r4, #16]
 8005334:	4293      	cmp	r3, r2
 8005336:	dd01      	ble.n	800533c <_printf_common+0x80>
 8005338:	1a9b      	subs	r3, r3, r2
 800533a:	18ed      	adds	r5, r5, r3
 800533c:	2600      	movs	r6, #0
 800533e:	42b5      	cmp	r5, r6
 8005340:	d120      	bne.n	8005384 <_printf_common+0xc8>
 8005342:	2000      	movs	r0, #0
 8005344:	e010      	b.n	8005368 <_printf_common+0xac>
 8005346:	3501      	adds	r5, #1
 8005348:	68e3      	ldr	r3, [r4, #12]
 800534a:	6832      	ldr	r2, [r6, #0]
 800534c:	1a9b      	subs	r3, r3, r2
 800534e:	42ab      	cmp	r3, r5
 8005350:	ddd2      	ble.n	80052f8 <_printf_common+0x3c>
 8005352:	0022      	movs	r2, r4
 8005354:	2301      	movs	r3, #1
 8005356:	9901      	ldr	r1, [sp, #4]
 8005358:	9800      	ldr	r0, [sp, #0]
 800535a:	9f08      	ldr	r7, [sp, #32]
 800535c:	3219      	adds	r2, #25
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	d1f0      	bne.n	8005346 <_printf_common+0x8a>
 8005364:	2001      	movs	r0, #1
 8005366:	4240      	negs	r0, r0
 8005368:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800536a:	2030      	movs	r0, #48	@ 0x30
 800536c:	18e1      	adds	r1, r4, r3
 800536e:	3143      	adds	r1, #67	@ 0x43
 8005370:	7008      	strb	r0, [r1, #0]
 8005372:	0021      	movs	r1, r4
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	3145      	adds	r1, #69	@ 0x45
 8005378:	7809      	ldrb	r1, [r1, #0]
 800537a:	18a2      	adds	r2, r4, r2
 800537c:	3243      	adds	r2, #67	@ 0x43
 800537e:	3302      	adds	r3, #2
 8005380:	7011      	strb	r1, [r2, #0]
 8005382:	e7c1      	b.n	8005308 <_printf_common+0x4c>
 8005384:	0022      	movs	r2, r4
 8005386:	2301      	movs	r3, #1
 8005388:	9901      	ldr	r1, [sp, #4]
 800538a:	9800      	ldr	r0, [sp, #0]
 800538c:	9f08      	ldr	r7, [sp, #32]
 800538e:	321a      	adds	r2, #26
 8005390:	47b8      	blx	r7
 8005392:	3001      	adds	r0, #1
 8005394:	d0e6      	beq.n	8005364 <_printf_common+0xa8>
 8005396:	3601      	adds	r6, #1
 8005398:	e7d1      	b.n	800533e <_printf_common+0x82>
	...

0800539c <_printf_i>:
 800539c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800539e:	b08b      	sub	sp, #44	@ 0x2c
 80053a0:	9206      	str	r2, [sp, #24]
 80053a2:	000a      	movs	r2, r1
 80053a4:	3243      	adds	r2, #67	@ 0x43
 80053a6:	9307      	str	r3, [sp, #28]
 80053a8:	9005      	str	r0, [sp, #20]
 80053aa:	9203      	str	r2, [sp, #12]
 80053ac:	7e0a      	ldrb	r2, [r1, #24]
 80053ae:	000c      	movs	r4, r1
 80053b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80053b2:	2a78      	cmp	r2, #120	@ 0x78
 80053b4:	d809      	bhi.n	80053ca <_printf_i+0x2e>
 80053b6:	2a62      	cmp	r2, #98	@ 0x62
 80053b8:	d80b      	bhi.n	80053d2 <_printf_i+0x36>
 80053ba:	2a00      	cmp	r2, #0
 80053bc:	d100      	bne.n	80053c0 <_printf_i+0x24>
 80053be:	e0ba      	b.n	8005536 <_printf_i+0x19a>
 80053c0:	497a      	ldr	r1, [pc, #488]	@ (80055ac <_printf_i+0x210>)
 80053c2:	9104      	str	r1, [sp, #16]
 80053c4:	2a58      	cmp	r2, #88	@ 0x58
 80053c6:	d100      	bne.n	80053ca <_printf_i+0x2e>
 80053c8:	e08e      	b.n	80054e8 <_printf_i+0x14c>
 80053ca:	0025      	movs	r5, r4
 80053cc:	3542      	adds	r5, #66	@ 0x42
 80053ce:	702a      	strb	r2, [r5, #0]
 80053d0:	e022      	b.n	8005418 <_printf_i+0x7c>
 80053d2:	0010      	movs	r0, r2
 80053d4:	3863      	subs	r0, #99	@ 0x63
 80053d6:	2815      	cmp	r0, #21
 80053d8:	d8f7      	bhi.n	80053ca <_printf_i+0x2e>
 80053da:	f7fa fea7 	bl	800012c <__gnu_thumb1_case_shi>
 80053de:	0016      	.short	0x0016
 80053e0:	fff6001f 	.word	0xfff6001f
 80053e4:	fff6fff6 	.word	0xfff6fff6
 80053e8:	001ffff6 	.word	0x001ffff6
 80053ec:	fff6fff6 	.word	0xfff6fff6
 80053f0:	fff6fff6 	.word	0xfff6fff6
 80053f4:	0036009f 	.word	0x0036009f
 80053f8:	fff6007e 	.word	0xfff6007e
 80053fc:	00b0fff6 	.word	0x00b0fff6
 8005400:	0036fff6 	.word	0x0036fff6
 8005404:	fff6fff6 	.word	0xfff6fff6
 8005408:	0082      	.short	0x0082
 800540a:	0025      	movs	r5, r4
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	3542      	adds	r5, #66	@ 0x42
 8005410:	1d11      	adds	r1, r2, #4
 8005412:	6019      	str	r1, [r3, #0]
 8005414:	6813      	ldr	r3, [r2, #0]
 8005416:	702b      	strb	r3, [r5, #0]
 8005418:	2301      	movs	r3, #1
 800541a:	e09e      	b.n	800555a <_printf_i+0x1be>
 800541c:	6818      	ldr	r0, [r3, #0]
 800541e:	6809      	ldr	r1, [r1, #0]
 8005420:	1d02      	adds	r2, r0, #4
 8005422:	060d      	lsls	r5, r1, #24
 8005424:	d50b      	bpl.n	800543e <_printf_i+0xa2>
 8005426:	6806      	ldr	r6, [r0, #0]
 8005428:	601a      	str	r2, [r3, #0]
 800542a:	2e00      	cmp	r6, #0
 800542c:	da03      	bge.n	8005436 <_printf_i+0x9a>
 800542e:	232d      	movs	r3, #45	@ 0x2d
 8005430:	9a03      	ldr	r2, [sp, #12]
 8005432:	4276      	negs	r6, r6
 8005434:	7013      	strb	r3, [r2, #0]
 8005436:	4b5d      	ldr	r3, [pc, #372]	@ (80055ac <_printf_i+0x210>)
 8005438:	270a      	movs	r7, #10
 800543a:	9304      	str	r3, [sp, #16]
 800543c:	e018      	b.n	8005470 <_printf_i+0xd4>
 800543e:	6806      	ldr	r6, [r0, #0]
 8005440:	601a      	str	r2, [r3, #0]
 8005442:	0649      	lsls	r1, r1, #25
 8005444:	d5f1      	bpl.n	800542a <_printf_i+0x8e>
 8005446:	b236      	sxth	r6, r6
 8005448:	e7ef      	b.n	800542a <_printf_i+0x8e>
 800544a:	6808      	ldr	r0, [r1, #0]
 800544c:	6819      	ldr	r1, [r3, #0]
 800544e:	c940      	ldmia	r1!, {r6}
 8005450:	0605      	lsls	r5, r0, #24
 8005452:	d402      	bmi.n	800545a <_printf_i+0xbe>
 8005454:	0640      	lsls	r0, r0, #25
 8005456:	d500      	bpl.n	800545a <_printf_i+0xbe>
 8005458:	b2b6      	uxth	r6, r6
 800545a:	6019      	str	r1, [r3, #0]
 800545c:	4b53      	ldr	r3, [pc, #332]	@ (80055ac <_printf_i+0x210>)
 800545e:	270a      	movs	r7, #10
 8005460:	9304      	str	r3, [sp, #16]
 8005462:	2a6f      	cmp	r2, #111	@ 0x6f
 8005464:	d100      	bne.n	8005468 <_printf_i+0xcc>
 8005466:	3f02      	subs	r7, #2
 8005468:	0023      	movs	r3, r4
 800546a:	2200      	movs	r2, #0
 800546c:	3343      	adds	r3, #67	@ 0x43
 800546e:	701a      	strb	r2, [r3, #0]
 8005470:	6863      	ldr	r3, [r4, #4]
 8005472:	60a3      	str	r3, [r4, #8]
 8005474:	2b00      	cmp	r3, #0
 8005476:	db06      	blt.n	8005486 <_printf_i+0xea>
 8005478:	2104      	movs	r1, #4
 800547a:	6822      	ldr	r2, [r4, #0]
 800547c:	9d03      	ldr	r5, [sp, #12]
 800547e:	438a      	bics	r2, r1
 8005480:	6022      	str	r2, [r4, #0]
 8005482:	4333      	orrs	r3, r6
 8005484:	d00c      	beq.n	80054a0 <_printf_i+0x104>
 8005486:	9d03      	ldr	r5, [sp, #12]
 8005488:	0030      	movs	r0, r6
 800548a:	0039      	movs	r1, r7
 800548c:	f7fa fede 	bl	800024c <__aeabi_uidivmod>
 8005490:	9b04      	ldr	r3, [sp, #16]
 8005492:	3d01      	subs	r5, #1
 8005494:	5c5b      	ldrb	r3, [r3, r1]
 8005496:	702b      	strb	r3, [r5, #0]
 8005498:	0033      	movs	r3, r6
 800549a:	0006      	movs	r6, r0
 800549c:	429f      	cmp	r7, r3
 800549e:	d9f3      	bls.n	8005488 <_printf_i+0xec>
 80054a0:	2f08      	cmp	r7, #8
 80054a2:	d109      	bne.n	80054b8 <_printf_i+0x11c>
 80054a4:	6823      	ldr	r3, [r4, #0]
 80054a6:	07db      	lsls	r3, r3, #31
 80054a8:	d506      	bpl.n	80054b8 <_printf_i+0x11c>
 80054aa:	6862      	ldr	r2, [r4, #4]
 80054ac:	6923      	ldr	r3, [r4, #16]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	dc02      	bgt.n	80054b8 <_printf_i+0x11c>
 80054b2:	2330      	movs	r3, #48	@ 0x30
 80054b4:	3d01      	subs	r5, #1
 80054b6:	702b      	strb	r3, [r5, #0]
 80054b8:	9b03      	ldr	r3, [sp, #12]
 80054ba:	1b5b      	subs	r3, r3, r5
 80054bc:	6123      	str	r3, [r4, #16]
 80054be:	9b07      	ldr	r3, [sp, #28]
 80054c0:	0021      	movs	r1, r4
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	9805      	ldr	r0, [sp, #20]
 80054c6:	9b06      	ldr	r3, [sp, #24]
 80054c8:	aa09      	add	r2, sp, #36	@ 0x24
 80054ca:	f7ff fef7 	bl	80052bc <_printf_common>
 80054ce:	3001      	adds	r0, #1
 80054d0:	d148      	bne.n	8005564 <_printf_i+0x1c8>
 80054d2:	2001      	movs	r0, #1
 80054d4:	4240      	negs	r0, r0
 80054d6:	b00b      	add	sp, #44	@ 0x2c
 80054d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054da:	2220      	movs	r2, #32
 80054dc:	6809      	ldr	r1, [r1, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	6022      	str	r2, [r4, #0]
 80054e2:	2278      	movs	r2, #120	@ 0x78
 80054e4:	4932      	ldr	r1, [pc, #200]	@ (80055b0 <_printf_i+0x214>)
 80054e6:	9104      	str	r1, [sp, #16]
 80054e8:	0021      	movs	r1, r4
 80054ea:	3145      	adds	r1, #69	@ 0x45
 80054ec:	700a      	strb	r2, [r1, #0]
 80054ee:	6819      	ldr	r1, [r3, #0]
 80054f0:	6822      	ldr	r2, [r4, #0]
 80054f2:	c940      	ldmia	r1!, {r6}
 80054f4:	0610      	lsls	r0, r2, #24
 80054f6:	d402      	bmi.n	80054fe <_printf_i+0x162>
 80054f8:	0650      	lsls	r0, r2, #25
 80054fa:	d500      	bpl.n	80054fe <_printf_i+0x162>
 80054fc:	b2b6      	uxth	r6, r6
 80054fe:	6019      	str	r1, [r3, #0]
 8005500:	07d3      	lsls	r3, r2, #31
 8005502:	d502      	bpl.n	800550a <_printf_i+0x16e>
 8005504:	2320      	movs	r3, #32
 8005506:	4313      	orrs	r3, r2
 8005508:	6023      	str	r3, [r4, #0]
 800550a:	2e00      	cmp	r6, #0
 800550c:	d001      	beq.n	8005512 <_printf_i+0x176>
 800550e:	2710      	movs	r7, #16
 8005510:	e7aa      	b.n	8005468 <_printf_i+0xcc>
 8005512:	2220      	movs	r2, #32
 8005514:	6823      	ldr	r3, [r4, #0]
 8005516:	4393      	bics	r3, r2
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	e7f8      	b.n	800550e <_printf_i+0x172>
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	680d      	ldr	r5, [r1, #0]
 8005520:	1d10      	adds	r0, r2, #4
 8005522:	6949      	ldr	r1, [r1, #20]
 8005524:	6018      	str	r0, [r3, #0]
 8005526:	6813      	ldr	r3, [r2, #0]
 8005528:	062e      	lsls	r6, r5, #24
 800552a:	d501      	bpl.n	8005530 <_printf_i+0x194>
 800552c:	6019      	str	r1, [r3, #0]
 800552e:	e002      	b.n	8005536 <_printf_i+0x19a>
 8005530:	066d      	lsls	r5, r5, #25
 8005532:	d5fb      	bpl.n	800552c <_printf_i+0x190>
 8005534:	8019      	strh	r1, [r3, #0]
 8005536:	2300      	movs	r3, #0
 8005538:	9d03      	ldr	r5, [sp, #12]
 800553a:	6123      	str	r3, [r4, #16]
 800553c:	e7bf      	b.n	80054be <_printf_i+0x122>
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	1d11      	adds	r1, r2, #4
 8005542:	6019      	str	r1, [r3, #0]
 8005544:	6815      	ldr	r5, [r2, #0]
 8005546:	2100      	movs	r1, #0
 8005548:	0028      	movs	r0, r5
 800554a:	6862      	ldr	r2, [r4, #4]
 800554c:	f000 f9d9 	bl	8005902 <memchr>
 8005550:	2800      	cmp	r0, #0
 8005552:	d001      	beq.n	8005558 <_printf_i+0x1bc>
 8005554:	1b40      	subs	r0, r0, r5
 8005556:	6060      	str	r0, [r4, #4]
 8005558:	6863      	ldr	r3, [r4, #4]
 800555a:	6123      	str	r3, [r4, #16]
 800555c:	2300      	movs	r3, #0
 800555e:	9a03      	ldr	r2, [sp, #12]
 8005560:	7013      	strb	r3, [r2, #0]
 8005562:	e7ac      	b.n	80054be <_printf_i+0x122>
 8005564:	002a      	movs	r2, r5
 8005566:	6923      	ldr	r3, [r4, #16]
 8005568:	9906      	ldr	r1, [sp, #24]
 800556a:	9805      	ldr	r0, [sp, #20]
 800556c:	9d07      	ldr	r5, [sp, #28]
 800556e:	47a8      	blx	r5
 8005570:	3001      	adds	r0, #1
 8005572:	d0ae      	beq.n	80054d2 <_printf_i+0x136>
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	079b      	lsls	r3, r3, #30
 8005578:	d415      	bmi.n	80055a6 <_printf_i+0x20a>
 800557a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800557c:	68e0      	ldr	r0, [r4, #12]
 800557e:	4298      	cmp	r0, r3
 8005580:	daa9      	bge.n	80054d6 <_printf_i+0x13a>
 8005582:	0018      	movs	r0, r3
 8005584:	e7a7      	b.n	80054d6 <_printf_i+0x13a>
 8005586:	0022      	movs	r2, r4
 8005588:	2301      	movs	r3, #1
 800558a:	9906      	ldr	r1, [sp, #24]
 800558c:	9805      	ldr	r0, [sp, #20]
 800558e:	9e07      	ldr	r6, [sp, #28]
 8005590:	3219      	adds	r2, #25
 8005592:	47b0      	blx	r6
 8005594:	3001      	adds	r0, #1
 8005596:	d09c      	beq.n	80054d2 <_printf_i+0x136>
 8005598:	3501      	adds	r5, #1
 800559a:	68e3      	ldr	r3, [r4, #12]
 800559c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800559e:	1a9b      	subs	r3, r3, r2
 80055a0:	42ab      	cmp	r3, r5
 80055a2:	dcf0      	bgt.n	8005586 <_printf_i+0x1ea>
 80055a4:	e7e9      	b.n	800557a <_printf_i+0x1de>
 80055a6:	2500      	movs	r5, #0
 80055a8:	e7f7      	b.n	800559a <_printf_i+0x1fe>
 80055aa:	46c0      	nop			@ (mov r8, r8)
 80055ac:	08007816 	.word	0x08007816
 80055b0:	08007827 	.word	0x08007827

080055b4 <std>:
 80055b4:	2300      	movs	r3, #0
 80055b6:	b510      	push	{r4, lr}
 80055b8:	0004      	movs	r4, r0
 80055ba:	6003      	str	r3, [r0, #0]
 80055bc:	6043      	str	r3, [r0, #4]
 80055be:	6083      	str	r3, [r0, #8]
 80055c0:	8181      	strh	r1, [r0, #12]
 80055c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80055c4:	81c2      	strh	r2, [r0, #14]
 80055c6:	6103      	str	r3, [r0, #16]
 80055c8:	6143      	str	r3, [r0, #20]
 80055ca:	6183      	str	r3, [r0, #24]
 80055cc:	0019      	movs	r1, r3
 80055ce:	2208      	movs	r2, #8
 80055d0:	305c      	adds	r0, #92	@ 0x5c
 80055d2:	f000 f90f 	bl	80057f4 <memset>
 80055d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005604 <std+0x50>)
 80055d8:	6224      	str	r4, [r4, #32]
 80055da:	6263      	str	r3, [r4, #36]	@ 0x24
 80055dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005608 <std+0x54>)
 80055de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055e0:	4b0a      	ldr	r3, [pc, #40]	@ (800560c <std+0x58>)
 80055e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005610 <std+0x5c>)
 80055e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80055e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005614 <std+0x60>)
 80055ea:	429c      	cmp	r4, r3
 80055ec:	d005      	beq.n	80055fa <std+0x46>
 80055ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005618 <std+0x64>)
 80055f0:	429c      	cmp	r4, r3
 80055f2:	d002      	beq.n	80055fa <std+0x46>
 80055f4:	4b09      	ldr	r3, [pc, #36]	@ (800561c <std+0x68>)
 80055f6:	429c      	cmp	r4, r3
 80055f8:	d103      	bne.n	8005602 <std+0x4e>
 80055fa:	0020      	movs	r0, r4
 80055fc:	3058      	adds	r0, #88	@ 0x58
 80055fe:	f000 f97d 	bl	80058fc <__retarget_lock_init_recursive>
 8005602:	bd10      	pop	{r4, pc}
 8005604:	0800575d 	.word	0x0800575d
 8005608:	08005785 	.word	0x08005785
 800560c:	080057bd 	.word	0x080057bd
 8005610:	080057e9 	.word	0x080057e9
 8005614:	200002c8 	.word	0x200002c8
 8005618:	20000330 	.word	0x20000330
 800561c:	20000398 	.word	0x20000398

08005620 <stdio_exit_handler>:
 8005620:	b510      	push	{r4, lr}
 8005622:	4a03      	ldr	r2, [pc, #12]	@ (8005630 <stdio_exit_handler+0x10>)
 8005624:	4903      	ldr	r1, [pc, #12]	@ (8005634 <stdio_exit_handler+0x14>)
 8005626:	4804      	ldr	r0, [pc, #16]	@ (8005638 <stdio_exit_handler+0x18>)
 8005628:	f000 f86c 	bl	8005704 <_fwalk_sglue>
 800562c:	bd10      	pop	{r4, pc}
 800562e:	46c0      	nop			@ (mov r8, r8)
 8005630:	2000000c 	.word	0x2000000c
 8005634:	080072dd 	.word	0x080072dd
 8005638:	2000001c 	.word	0x2000001c

0800563c <cleanup_stdio>:
 800563c:	6841      	ldr	r1, [r0, #4]
 800563e:	4b0b      	ldr	r3, [pc, #44]	@ (800566c <cleanup_stdio+0x30>)
 8005640:	b510      	push	{r4, lr}
 8005642:	0004      	movs	r4, r0
 8005644:	4299      	cmp	r1, r3
 8005646:	d001      	beq.n	800564c <cleanup_stdio+0x10>
 8005648:	f001 fe48 	bl	80072dc <_fflush_r>
 800564c:	68a1      	ldr	r1, [r4, #8]
 800564e:	4b08      	ldr	r3, [pc, #32]	@ (8005670 <cleanup_stdio+0x34>)
 8005650:	4299      	cmp	r1, r3
 8005652:	d002      	beq.n	800565a <cleanup_stdio+0x1e>
 8005654:	0020      	movs	r0, r4
 8005656:	f001 fe41 	bl	80072dc <_fflush_r>
 800565a:	68e1      	ldr	r1, [r4, #12]
 800565c:	4b05      	ldr	r3, [pc, #20]	@ (8005674 <cleanup_stdio+0x38>)
 800565e:	4299      	cmp	r1, r3
 8005660:	d002      	beq.n	8005668 <cleanup_stdio+0x2c>
 8005662:	0020      	movs	r0, r4
 8005664:	f001 fe3a 	bl	80072dc <_fflush_r>
 8005668:	bd10      	pop	{r4, pc}
 800566a:	46c0      	nop			@ (mov r8, r8)
 800566c:	200002c8 	.word	0x200002c8
 8005670:	20000330 	.word	0x20000330
 8005674:	20000398 	.word	0x20000398

08005678 <global_stdio_init.part.0>:
 8005678:	b510      	push	{r4, lr}
 800567a:	4b09      	ldr	r3, [pc, #36]	@ (80056a0 <global_stdio_init.part.0+0x28>)
 800567c:	4a09      	ldr	r2, [pc, #36]	@ (80056a4 <global_stdio_init.part.0+0x2c>)
 800567e:	2104      	movs	r1, #4
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	4809      	ldr	r0, [pc, #36]	@ (80056a8 <global_stdio_init.part.0+0x30>)
 8005684:	2200      	movs	r2, #0
 8005686:	f7ff ff95 	bl	80055b4 <std>
 800568a:	2201      	movs	r2, #1
 800568c:	2109      	movs	r1, #9
 800568e:	4807      	ldr	r0, [pc, #28]	@ (80056ac <global_stdio_init.part.0+0x34>)
 8005690:	f7ff ff90 	bl	80055b4 <std>
 8005694:	2202      	movs	r2, #2
 8005696:	2112      	movs	r1, #18
 8005698:	4805      	ldr	r0, [pc, #20]	@ (80056b0 <global_stdio_init.part.0+0x38>)
 800569a:	f7ff ff8b 	bl	80055b4 <std>
 800569e:	bd10      	pop	{r4, pc}
 80056a0:	20000400 	.word	0x20000400
 80056a4:	08005621 	.word	0x08005621
 80056a8:	200002c8 	.word	0x200002c8
 80056ac:	20000330 	.word	0x20000330
 80056b0:	20000398 	.word	0x20000398

080056b4 <__sfp_lock_acquire>:
 80056b4:	b510      	push	{r4, lr}
 80056b6:	4802      	ldr	r0, [pc, #8]	@ (80056c0 <__sfp_lock_acquire+0xc>)
 80056b8:	f000 f921 	bl	80058fe <__retarget_lock_acquire_recursive>
 80056bc:	bd10      	pop	{r4, pc}
 80056be:	46c0      	nop			@ (mov r8, r8)
 80056c0:	20000409 	.word	0x20000409

080056c4 <__sfp_lock_release>:
 80056c4:	b510      	push	{r4, lr}
 80056c6:	4802      	ldr	r0, [pc, #8]	@ (80056d0 <__sfp_lock_release+0xc>)
 80056c8:	f000 f91a 	bl	8005900 <__retarget_lock_release_recursive>
 80056cc:	bd10      	pop	{r4, pc}
 80056ce:	46c0      	nop			@ (mov r8, r8)
 80056d0:	20000409 	.word	0x20000409

080056d4 <__sinit>:
 80056d4:	b510      	push	{r4, lr}
 80056d6:	0004      	movs	r4, r0
 80056d8:	f7ff ffec 	bl	80056b4 <__sfp_lock_acquire>
 80056dc:	6a23      	ldr	r3, [r4, #32]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <__sinit+0x14>
 80056e2:	f7ff ffef 	bl	80056c4 <__sfp_lock_release>
 80056e6:	bd10      	pop	{r4, pc}
 80056e8:	4b04      	ldr	r3, [pc, #16]	@ (80056fc <__sinit+0x28>)
 80056ea:	6223      	str	r3, [r4, #32]
 80056ec:	4b04      	ldr	r3, [pc, #16]	@ (8005700 <__sinit+0x2c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1f6      	bne.n	80056e2 <__sinit+0xe>
 80056f4:	f7ff ffc0 	bl	8005678 <global_stdio_init.part.0>
 80056f8:	e7f3      	b.n	80056e2 <__sinit+0xe>
 80056fa:	46c0      	nop			@ (mov r8, r8)
 80056fc:	0800563d 	.word	0x0800563d
 8005700:	20000400 	.word	0x20000400

08005704 <_fwalk_sglue>:
 8005704:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005706:	0014      	movs	r4, r2
 8005708:	2600      	movs	r6, #0
 800570a:	9000      	str	r0, [sp, #0]
 800570c:	9101      	str	r1, [sp, #4]
 800570e:	68a5      	ldr	r5, [r4, #8]
 8005710:	6867      	ldr	r7, [r4, #4]
 8005712:	3f01      	subs	r7, #1
 8005714:	d504      	bpl.n	8005720 <_fwalk_sglue+0x1c>
 8005716:	6824      	ldr	r4, [r4, #0]
 8005718:	2c00      	cmp	r4, #0
 800571a:	d1f8      	bne.n	800570e <_fwalk_sglue+0xa>
 800571c:	0030      	movs	r0, r6
 800571e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005720:	89ab      	ldrh	r3, [r5, #12]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d908      	bls.n	8005738 <_fwalk_sglue+0x34>
 8005726:	220e      	movs	r2, #14
 8005728:	5eab      	ldrsh	r3, [r5, r2]
 800572a:	3301      	adds	r3, #1
 800572c:	d004      	beq.n	8005738 <_fwalk_sglue+0x34>
 800572e:	0029      	movs	r1, r5
 8005730:	9800      	ldr	r0, [sp, #0]
 8005732:	9b01      	ldr	r3, [sp, #4]
 8005734:	4798      	blx	r3
 8005736:	4306      	orrs	r6, r0
 8005738:	3568      	adds	r5, #104	@ 0x68
 800573a:	e7ea      	b.n	8005712 <_fwalk_sglue+0xe>

0800573c <iprintf>:
 800573c:	b40f      	push	{r0, r1, r2, r3}
 800573e:	b507      	push	{r0, r1, r2, lr}
 8005740:	4905      	ldr	r1, [pc, #20]	@ (8005758 <iprintf+0x1c>)
 8005742:	ab04      	add	r3, sp, #16
 8005744:	6808      	ldr	r0, [r1, #0]
 8005746:	cb04      	ldmia	r3!, {r2}
 8005748:	6881      	ldr	r1, [r0, #8]
 800574a:	9301      	str	r3, [sp, #4]
 800574c:	f001 fc24 	bl	8006f98 <_vfiprintf_r>
 8005750:	b003      	add	sp, #12
 8005752:	bc08      	pop	{r3}
 8005754:	b004      	add	sp, #16
 8005756:	4718      	bx	r3
 8005758:	20000018 	.word	0x20000018

0800575c <__sread>:
 800575c:	b570      	push	{r4, r5, r6, lr}
 800575e:	000c      	movs	r4, r1
 8005760:	250e      	movs	r5, #14
 8005762:	5f49      	ldrsh	r1, [r1, r5]
 8005764:	f000 f878 	bl	8005858 <_read_r>
 8005768:	2800      	cmp	r0, #0
 800576a:	db03      	blt.n	8005774 <__sread+0x18>
 800576c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800576e:	181b      	adds	r3, r3, r0
 8005770:	6563      	str	r3, [r4, #84]	@ 0x54
 8005772:	bd70      	pop	{r4, r5, r6, pc}
 8005774:	89a3      	ldrh	r3, [r4, #12]
 8005776:	4a02      	ldr	r2, [pc, #8]	@ (8005780 <__sread+0x24>)
 8005778:	4013      	ands	r3, r2
 800577a:	81a3      	strh	r3, [r4, #12]
 800577c:	e7f9      	b.n	8005772 <__sread+0x16>
 800577e:	46c0      	nop			@ (mov r8, r8)
 8005780:	ffffefff 	.word	0xffffefff

08005784 <__swrite>:
 8005784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005786:	001f      	movs	r7, r3
 8005788:	898b      	ldrh	r3, [r1, #12]
 800578a:	0005      	movs	r5, r0
 800578c:	000c      	movs	r4, r1
 800578e:	0016      	movs	r6, r2
 8005790:	05db      	lsls	r3, r3, #23
 8005792:	d505      	bpl.n	80057a0 <__swrite+0x1c>
 8005794:	230e      	movs	r3, #14
 8005796:	5ec9      	ldrsh	r1, [r1, r3]
 8005798:	2200      	movs	r2, #0
 800579a:	2302      	movs	r3, #2
 800579c:	f000 f848 	bl	8005830 <_lseek_r>
 80057a0:	89a3      	ldrh	r3, [r4, #12]
 80057a2:	4a05      	ldr	r2, [pc, #20]	@ (80057b8 <__swrite+0x34>)
 80057a4:	0028      	movs	r0, r5
 80057a6:	4013      	ands	r3, r2
 80057a8:	81a3      	strh	r3, [r4, #12]
 80057aa:	0032      	movs	r2, r6
 80057ac:	230e      	movs	r3, #14
 80057ae:	5ee1      	ldrsh	r1, [r4, r3]
 80057b0:	003b      	movs	r3, r7
 80057b2:	f000 f865 	bl	8005880 <_write_r>
 80057b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057b8:	ffffefff 	.word	0xffffefff

080057bc <__sseek>:
 80057bc:	b570      	push	{r4, r5, r6, lr}
 80057be:	000c      	movs	r4, r1
 80057c0:	250e      	movs	r5, #14
 80057c2:	5f49      	ldrsh	r1, [r1, r5]
 80057c4:	f000 f834 	bl	8005830 <_lseek_r>
 80057c8:	89a3      	ldrh	r3, [r4, #12]
 80057ca:	1c42      	adds	r2, r0, #1
 80057cc:	d103      	bne.n	80057d6 <__sseek+0x1a>
 80057ce:	4a05      	ldr	r2, [pc, #20]	@ (80057e4 <__sseek+0x28>)
 80057d0:	4013      	ands	r3, r2
 80057d2:	81a3      	strh	r3, [r4, #12]
 80057d4:	bd70      	pop	{r4, r5, r6, pc}
 80057d6:	2280      	movs	r2, #128	@ 0x80
 80057d8:	0152      	lsls	r2, r2, #5
 80057da:	4313      	orrs	r3, r2
 80057dc:	81a3      	strh	r3, [r4, #12]
 80057de:	6560      	str	r0, [r4, #84]	@ 0x54
 80057e0:	e7f8      	b.n	80057d4 <__sseek+0x18>
 80057e2:	46c0      	nop			@ (mov r8, r8)
 80057e4:	ffffefff 	.word	0xffffefff

080057e8 <__sclose>:
 80057e8:	b510      	push	{r4, lr}
 80057ea:	230e      	movs	r3, #14
 80057ec:	5ec9      	ldrsh	r1, [r1, r3]
 80057ee:	f000 f80d 	bl	800580c <_close_r>
 80057f2:	bd10      	pop	{r4, pc}

080057f4 <memset>:
 80057f4:	0003      	movs	r3, r0
 80057f6:	1882      	adds	r2, r0, r2
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d100      	bne.n	80057fe <memset+0xa>
 80057fc:	4770      	bx	lr
 80057fe:	7019      	strb	r1, [r3, #0]
 8005800:	3301      	adds	r3, #1
 8005802:	e7f9      	b.n	80057f8 <memset+0x4>

08005804 <_localeconv_r>:
 8005804:	4800      	ldr	r0, [pc, #0]	@ (8005808 <_localeconv_r+0x4>)
 8005806:	4770      	bx	lr
 8005808:	20000158 	.word	0x20000158

0800580c <_close_r>:
 800580c:	2300      	movs	r3, #0
 800580e:	b570      	push	{r4, r5, r6, lr}
 8005810:	4d06      	ldr	r5, [pc, #24]	@ (800582c <_close_r+0x20>)
 8005812:	0004      	movs	r4, r0
 8005814:	0008      	movs	r0, r1
 8005816:	602b      	str	r3, [r5, #0]
 8005818:	f7fd f9c1 	bl	8002b9e <_close>
 800581c:	1c43      	adds	r3, r0, #1
 800581e:	d103      	bne.n	8005828 <_close_r+0x1c>
 8005820:	682b      	ldr	r3, [r5, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d000      	beq.n	8005828 <_close_r+0x1c>
 8005826:	6023      	str	r3, [r4, #0]
 8005828:	bd70      	pop	{r4, r5, r6, pc}
 800582a:	46c0      	nop			@ (mov r8, r8)
 800582c:	20000404 	.word	0x20000404

08005830 <_lseek_r>:
 8005830:	b570      	push	{r4, r5, r6, lr}
 8005832:	0004      	movs	r4, r0
 8005834:	0008      	movs	r0, r1
 8005836:	0011      	movs	r1, r2
 8005838:	001a      	movs	r2, r3
 800583a:	2300      	movs	r3, #0
 800583c:	4d05      	ldr	r5, [pc, #20]	@ (8005854 <_lseek_r+0x24>)
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	f7fd f9ce 	bl	8002be0 <_lseek>
 8005844:	1c43      	adds	r3, r0, #1
 8005846:	d103      	bne.n	8005850 <_lseek_r+0x20>
 8005848:	682b      	ldr	r3, [r5, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d000      	beq.n	8005850 <_lseek_r+0x20>
 800584e:	6023      	str	r3, [r4, #0]
 8005850:	bd70      	pop	{r4, r5, r6, pc}
 8005852:	46c0      	nop			@ (mov r8, r8)
 8005854:	20000404 	.word	0x20000404

08005858 <_read_r>:
 8005858:	b570      	push	{r4, r5, r6, lr}
 800585a:	0004      	movs	r4, r0
 800585c:	0008      	movs	r0, r1
 800585e:	0011      	movs	r1, r2
 8005860:	001a      	movs	r2, r3
 8005862:	2300      	movs	r3, #0
 8005864:	4d05      	ldr	r5, [pc, #20]	@ (800587c <_read_r+0x24>)
 8005866:	602b      	str	r3, [r5, #0]
 8005868:	f7fd f97c 	bl	8002b64 <_read>
 800586c:	1c43      	adds	r3, r0, #1
 800586e:	d103      	bne.n	8005878 <_read_r+0x20>
 8005870:	682b      	ldr	r3, [r5, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d000      	beq.n	8005878 <_read_r+0x20>
 8005876:	6023      	str	r3, [r4, #0]
 8005878:	bd70      	pop	{r4, r5, r6, pc}
 800587a:	46c0      	nop			@ (mov r8, r8)
 800587c:	20000404 	.word	0x20000404

08005880 <_write_r>:
 8005880:	b570      	push	{r4, r5, r6, lr}
 8005882:	0004      	movs	r4, r0
 8005884:	0008      	movs	r0, r1
 8005886:	0011      	movs	r1, r2
 8005888:	001a      	movs	r2, r3
 800588a:	2300      	movs	r3, #0
 800588c:	4d05      	ldr	r5, [pc, #20]	@ (80058a4 <_write_r+0x24>)
 800588e:	602b      	str	r3, [r5, #0]
 8005890:	f7fc ff22 	bl	80026d8 <_write>
 8005894:	1c43      	adds	r3, r0, #1
 8005896:	d103      	bne.n	80058a0 <_write_r+0x20>
 8005898:	682b      	ldr	r3, [r5, #0]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d000      	beq.n	80058a0 <_write_r+0x20>
 800589e:	6023      	str	r3, [r4, #0]
 80058a0:	bd70      	pop	{r4, r5, r6, pc}
 80058a2:	46c0      	nop			@ (mov r8, r8)
 80058a4:	20000404 	.word	0x20000404

080058a8 <__errno>:
 80058a8:	4b01      	ldr	r3, [pc, #4]	@ (80058b0 <__errno+0x8>)
 80058aa:	6818      	ldr	r0, [r3, #0]
 80058ac:	4770      	bx	lr
 80058ae:	46c0      	nop			@ (mov r8, r8)
 80058b0:	20000018 	.word	0x20000018

080058b4 <__libc_init_array>:
 80058b4:	b570      	push	{r4, r5, r6, lr}
 80058b6:	2600      	movs	r6, #0
 80058b8:	4c0c      	ldr	r4, [pc, #48]	@ (80058ec <__libc_init_array+0x38>)
 80058ba:	4d0d      	ldr	r5, [pc, #52]	@ (80058f0 <__libc_init_array+0x3c>)
 80058bc:	1b64      	subs	r4, r4, r5
 80058be:	10a4      	asrs	r4, r4, #2
 80058c0:	42a6      	cmp	r6, r4
 80058c2:	d109      	bne.n	80058d8 <__libc_init_array+0x24>
 80058c4:	2600      	movs	r6, #0
 80058c6:	f001 ff4b 	bl	8007760 <_init>
 80058ca:	4c0a      	ldr	r4, [pc, #40]	@ (80058f4 <__libc_init_array+0x40>)
 80058cc:	4d0a      	ldr	r5, [pc, #40]	@ (80058f8 <__libc_init_array+0x44>)
 80058ce:	1b64      	subs	r4, r4, r5
 80058d0:	10a4      	asrs	r4, r4, #2
 80058d2:	42a6      	cmp	r6, r4
 80058d4:	d105      	bne.n	80058e2 <__libc_init_array+0x2e>
 80058d6:	bd70      	pop	{r4, r5, r6, pc}
 80058d8:	00b3      	lsls	r3, r6, #2
 80058da:	58eb      	ldr	r3, [r5, r3]
 80058dc:	4798      	blx	r3
 80058de:	3601      	adds	r6, #1
 80058e0:	e7ee      	b.n	80058c0 <__libc_init_array+0xc>
 80058e2:	00b3      	lsls	r3, r6, #2
 80058e4:	58eb      	ldr	r3, [r5, r3]
 80058e6:	4798      	blx	r3
 80058e8:	3601      	adds	r6, #1
 80058ea:	e7f2      	b.n	80058d2 <__libc_init_array+0x1e>
 80058ec:	08007b7c 	.word	0x08007b7c
 80058f0:	08007b7c 	.word	0x08007b7c
 80058f4:	08007b80 	.word	0x08007b80
 80058f8:	08007b7c 	.word	0x08007b7c

080058fc <__retarget_lock_init_recursive>:
 80058fc:	4770      	bx	lr

080058fe <__retarget_lock_acquire_recursive>:
 80058fe:	4770      	bx	lr

08005900 <__retarget_lock_release_recursive>:
 8005900:	4770      	bx	lr

08005902 <memchr>:
 8005902:	b2c9      	uxtb	r1, r1
 8005904:	1882      	adds	r2, r0, r2
 8005906:	4290      	cmp	r0, r2
 8005908:	d101      	bne.n	800590e <memchr+0xc>
 800590a:	2000      	movs	r0, #0
 800590c:	4770      	bx	lr
 800590e:	7803      	ldrb	r3, [r0, #0]
 8005910:	428b      	cmp	r3, r1
 8005912:	d0fb      	beq.n	800590c <memchr+0xa>
 8005914:	3001      	adds	r0, #1
 8005916:	e7f6      	b.n	8005906 <memchr+0x4>

08005918 <quorem>:
 8005918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800591a:	6903      	ldr	r3, [r0, #16]
 800591c:	690c      	ldr	r4, [r1, #16]
 800591e:	b089      	sub	sp, #36	@ 0x24
 8005920:	9003      	str	r0, [sp, #12]
 8005922:	9106      	str	r1, [sp, #24]
 8005924:	2000      	movs	r0, #0
 8005926:	42a3      	cmp	r3, r4
 8005928:	db63      	blt.n	80059f2 <quorem+0xda>
 800592a:	000b      	movs	r3, r1
 800592c:	3c01      	subs	r4, #1
 800592e:	3314      	adds	r3, #20
 8005930:	00a5      	lsls	r5, r4, #2
 8005932:	9304      	str	r3, [sp, #16]
 8005934:	195b      	adds	r3, r3, r5
 8005936:	9305      	str	r3, [sp, #20]
 8005938:	9b03      	ldr	r3, [sp, #12]
 800593a:	3314      	adds	r3, #20
 800593c:	9301      	str	r3, [sp, #4]
 800593e:	195d      	adds	r5, r3, r5
 8005940:	9b05      	ldr	r3, [sp, #20]
 8005942:	682f      	ldr	r7, [r5, #0]
 8005944:	681e      	ldr	r6, [r3, #0]
 8005946:	0038      	movs	r0, r7
 8005948:	3601      	adds	r6, #1
 800594a:	0031      	movs	r1, r6
 800594c:	f7fa fbf8 	bl	8000140 <__udivsi3>
 8005950:	9002      	str	r0, [sp, #8]
 8005952:	42b7      	cmp	r7, r6
 8005954:	d327      	bcc.n	80059a6 <quorem+0x8e>
 8005956:	9b04      	ldr	r3, [sp, #16]
 8005958:	2700      	movs	r7, #0
 800595a:	469c      	mov	ip, r3
 800595c:	9e01      	ldr	r6, [sp, #4]
 800595e:	9707      	str	r7, [sp, #28]
 8005960:	4662      	mov	r2, ip
 8005962:	ca08      	ldmia	r2!, {r3}
 8005964:	6830      	ldr	r0, [r6, #0]
 8005966:	4694      	mov	ip, r2
 8005968:	9a02      	ldr	r2, [sp, #8]
 800596a:	b299      	uxth	r1, r3
 800596c:	4351      	muls	r1, r2
 800596e:	0c1b      	lsrs	r3, r3, #16
 8005970:	4353      	muls	r3, r2
 8005972:	19c9      	adds	r1, r1, r7
 8005974:	0c0a      	lsrs	r2, r1, #16
 8005976:	189b      	adds	r3, r3, r2
 8005978:	b289      	uxth	r1, r1
 800597a:	b282      	uxth	r2, r0
 800597c:	1a52      	subs	r2, r2, r1
 800597e:	9907      	ldr	r1, [sp, #28]
 8005980:	0c1f      	lsrs	r7, r3, #16
 8005982:	1852      	adds	r2, r2, r1
 8005984:	0c00      	lsrs	r0, r0, #16
 8005986:	b29b      	uxth	r3, r3
 8005988:	1411      	asrs	r1, r2, #16
 800598a:	1ac3      	subs	r3, r0, r3
 800598c:	185b      	adds	r3, r3, r1
 800598e:	1419      	asrs	r1, r3, #16
 8005990:	b292      	uxth	r2, r2
 8005992:	041b      	lsls	r3, r3, #16
 8005994:	431a      	orrs	r2, r3
 8005996:	9b05      	ldr	r3, [sp, #20]
 8005998:	9107      	str	r1, [sp, #28]
 800599a:	c604      	stmia	r6!, {r2}
 800599c:	4563      	cmp	r3, ip
 800599e:	d2df      	bcs.n	8005960 <quorem+0x48>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d02b      	beq.n	80059fe <quorem+0xe6>
 80059a6:	9906      	ldr	r1, [sp, #24]
 80059a8:	9803      	ldr	r0, [sp, #12]
 80059aa:	f001 f9b7 	bl	8006d1c <__mcmp>
 80059ae:	2800      	cmp	r0, #0
 80059b0:	db1e      	blt.n	80059f0 <quorem+0xd8>
 80059b2:	2600      	movs	r6, #0
 80059b4:	9d01      	ldr	r5, [sp, #4]
 80059b6:	9904      	ldr	r1, [sp, #16]
 80059b8:	c901      	ldmia	r1!, {r0}
 80059ba:	682b      	ldr	r3, [r5, #0]
 80059bc:	b287      	uxth	r7, r0
 80059be:	b29a      	uxth	r2, r3
 80059c0:	1bd2      	subs	r2, r2, r7
 80059c2:	1992      	adds	r2, r2, r6
 80059c4:	0c00      	lsrs	r0, r0, #16
 80059c6:	0c1b      	lsrs	r3, r3, #16
 80059c8:	1a1b      	subs	r3, r3, r0
 80059ca:	1410      	asrs	r0, r2, #16
 80059cc:	181b      	adds	r3, r3, r0
 80059ce:	141e      	asrs	r6, r3, #16
 80059d0:	b292      	uxth	r2, r2
 80059d2:	041b      	lsls	r3, r3, #16
 80059d4:	431a      	orrs	r2, r3
 80059d6:	9b05      	ldr	r3, [sp, #20]
 80059d8:	c504      	stmia	r5!, {r2}
 80059da:	428b      	cmp	r3, r1
 80059dc:	d2ec      	bcs.n	80059b8 <quorem+0xa0>
 80059de:	9a01      	ldr	r2, [sp, #4]
 80059e0:	00a3      	lsls	r3, r4, #2
 80059e2:	18d3      	adds	r3, r2, r3
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	2a00      	cmp	r2, #0
 80059e8:	d014      	beq.n	8005a14 <quorem+0xfc>
 80059ea:	9b02      	ldr	r3, [sp, #8]
 80059ec:	3301      	adds	r3, #1
 80059ee:	9302      	str	r3, [sp, #8]
 80059f0:	9802      	ldr	r0, [sp, #8]
 80059f2:	b009      	add	sp, #36	@ 0x24
 80059f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059f6:	682b      	ldr	r3, [r5, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d104      	bne.n	8005a06 <quorem+0xee>
 80059fc:	3c01      	subs	r4, #1
 80059fe:	9b01      	ldr	r3, [sp, #4]
 8005a00:	3d04      	subs	r5, #4
 8005a02:	42ab      	cmp	r3, r5
 8005a04:	d3f7      	bcc.n	80059f6 <quorem+0xde>
 8005a06:	9b03      	ldr	r3, [sp, #12]
 8005a08:	611c      	str	r4, [r3, #16]
 8005a0a:	e7cc      	b.n	80059a6 <quorem+0x8e>
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	2a00      	cmp	r2, #0
 8005a10:	d104      	bne.n	8005a1c <quorem+0x104>
 8005a12:	3c01      	subs	r4, #1
 8005a14:	9a01      	ldr	r2, [sp, #4]
 8005a16:	3b04      	subs	r3, #4
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d3f7      	bcc.n	8005a0c <quorem+0xf4>
 8005a1c:	9b03      	ldr	r3, [sp, #12]
 8005a1e:	611c      	str	r4, [r3, #16]
 8005a20:	e7e3      	b.n	80059ea <quorem+0xd2>
	...

08005a24 <_dtoa_r>:
 8005a24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a26:	0014      	movs	r4, r2
 8005a28:	001d      	movs	r5, r3
 8005a2a:	69c6      	ldr	r6, [r0, #28]
 8005a2c:	b09d      	sub	sp, #116	@ 0x74
 8005a2e:	940a      	str	r4, [sp, #40]	@ 0x28
 8005a30:	950b      	str	r5, [sp, #44]	@ 0x2c
 8005a32:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8005a34:	9003      	str	r0, [sp, #12]
 8005a36:	2e00      	cmp	r6, #0
 8005a38:	d10f      	bne.n	8005a5a <_dtoa_r+0x36>
 8005a3a:	2010      	movs	r0, #16
 8005a3c:	f000 fe2c 	bl	8006698 <malloc>
 8005a40:	9b03      	ldr	r3, [sp, #12]
 8005a42:	1e02      	subs	r2, r0, #0
 8005a44:	61d8      	str	r0, [r3, #28]
 8005a46:	d104      	bne.n	8005a52 <_dtoa_r+0x2e>
 8005a48:	21ef      	movs	r1, #239	@ 0xef
 8005a4a:	4bc7      	ldr	r3, [pc, #796]	@ (8005d68 <_dtoa_r+0x344>)
 8005a4c:	48c7      	ldr	r0, [pc, #796]	@ (8005d6c <_dtoa_r+0x348>)
 8005a4e:	f001 fd2d 	bl	80074ac <__assert_func>
 8005a52:	6046      	str	r6, [r0, #4]
 8005a54:	6086      	str	r6, [r0, #8]
 8005a56:	6006      	str	r6, [r0, #0]
 8005a58:	60c6      	str	r6, [r0, #12]
 8005a5a:	9b03      	ldr	r3, [sp, #12]
 8005a5c:	69db      	ldr	r3, [r3, #28]
 8005a5e:	6819      	ldr	r1, [r3, #0]
 8005a60:	2900      	cmp	r1, #0
 8005a62:	d00b      	beq.n	8005a7c <_dtoa_r+0x58>
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	2301      	movs	r3, #1
 8005a68:	4093      	lsls	r3, r2
 8005a6a:	604a      	str	r2, [r1, #4]
 8005a6c:	608b      	str	r3, [r1, #8]
 8005a6e:	9803      	ldr	r0, [sp, #12]
 8005a70:	f000 ff12 	bl	8006898 <_Bfree>
 8005a74:	2200      	movs	r2, #0
 8005a76:	9b03      	ldr	r3, [sp, #12]
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	2d00      	cmp	r5, #0
 8005a7e:	da1e      	bge.n	8005abe <_dtoa_r+0x9a>
 8005a80:	2301      	movs	r3, #1
 8005a82:	603b      	str	r3, [r7, #0]
 8005a84:	006b      	lsls	r3, r5, #1
 8005a86:	085b      	lsrs	r3, r3, #1
 8005a88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a8a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005a8c:	4bb8      	ldr	r3, [pc, #736]	@ (8005d70 <_dtoa_r+0x34c>)
 8005a8e:	4ab8      	ldr	r2, [pc, #736]	@ (8005d70 <_dtoa_r+0x34c>)
 8005a90:	403b      	ands	r3, r7
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d116      	bne.n	8005ac4 <_dtoa_r+0xa0>
 8005a96:	4bb7      	ldr	r3, [pc, #732]	@ (8005d74 <_dtoa_r+0x350>)
 8005a98:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005a9a:	6013      	str	r3, [r2, #0]
 8005a9c:	033b      	lsls	r3, r7, #12
 8005a9e:	0b1b      	lsrs	r3, r3, #12
 8005aa0:	4323      	orrs	r3, r4
 8005aa2:	d101      	bne.n	8005aa8 <_dtoa_r+0x84>
 8005aa4:	f000 fd80 	bl	80065a8 <_dtoa_r+0xb84>
 8005aa8:	4bb3      	ldr	r3, [pc, #716]	@ (8005d78 <_dtoa_r+0x354>)
 8005aaa:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005aac:	9308      	str	r3, [sp, #32]
 8005aae:	2a00      	cmp	r2, #0
 8005ab0:	d002      	beq.n	8005ab8 <_dtoa_r+0x94>
 8005ab2:	4bb2      	ldr	r3, [pc, #712]	@ (8005d7c <_dtoa_r+0x358>)
 8005ab4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005ab6:	6013      	str	r3, [r2, #0]
 8005ab8:	9808      	ldr	r0, [sp, #32]
 8005aba:	b01d      	add	sp, #116	@ 0x74
 8005abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005abe:	2300      	movs	r3, #0
 8005ac0:	603b      	str	r3, [r7, #0]
 8005ac2:	e7e2      	b.n	8005a8a <_dtoa_r+0x66>
 8005ac4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ac6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ac8:	9212      	str	r2, [sp, #72]	@ 0x48
 8005aca:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005acc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005ace:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f7fa fcba 	bl	800044c <__aeabi_dcmpeq>
 8005ad8:	1e06      	subs	r6, r0, #0
 8005ada:	d00b      	beq.n	8005af4 <_dtoa_r+0xd0>
 8005adc:	2301      	movs	r3, #1
 8005ade:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <_dtoa_r+0xca>
 8005ae8:	4ba5      	ldr	r3, [pc, #660]	@ (8005d80 <_dtoa_r+0x35c>)
 8005aea:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8005aec:	6013      	str	r3, [r2, #0]
 8005aee:	4ba5      	ldr	r3, [pc, #660]	@ (8005d84 <_dtoa_r+0x360>)
 8005af0:	9308      	str	r3, [sp, #32]
 8005af2:	e7e1      	b.n	8005ab8 <_dtoa_r+0x94>
 8005af4:	ab1a      	add	r3, sp, #104	@ 0x68
 8005af6:	9301      	str	r3, [sp, #4]
 8005af8:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	9803      	ldr	r0, [sp, #12]
 8005afe:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005b00:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b02:	f001 f9c1 	bl	8006e88 <__d2b>
 8005b06:	007a      	lsls	r2, r7, #1
 8005b08:	9005      	str	r0, [sp, #20]
 8005b0a:	0d52      	lsrs	r2, r2, #21
 8005b0c:	d100      	bne.n	8005b10 <_dtoa_r+0xec>
 8005b0e:	e07b      	b.n	8005c08 <_dtoa_r+0x1e4>
 8005b10:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b12:	9618      	str	r6, [sp, #96]	@ 0x60
 8005b14:	0319      	lsls	r1, r3, #12
 8005b16:	4b9c      	ldr	r3, [pc, #624]	@ (8005d88 <_dtoa_r+0x364>)
 8005b18:	0b09      	lsrs	r1, r1, #12
 8005b1a:	430b      	orrs	r3, r1
 8005b1c:	499b      	ldr	r1, [pc, #620]	@ (8005d8c <_dtoa_r+0x368>)
 8005b1e:	1857      	adds	r7, r2, r1
 8005b20:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005b22:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005b24:	0019      	movs	r1, r3
 8005b26:	2200      	movs	r2, #0
 8005b28:	4b99      	ldr	r3, [pc, #612]	@ (8005d90 <_dtoa_r+0x36c>)
 8005b2a:	f7fb ffa3 	bl	8001a74 <__aeabi_dsub>
 8005b2e:	4a99      	ldr	r2, [pc, #612]	@ (8005d94 <_dtoa_r+0x370>)
 8005b30:	4b99      	ldr	r3, [pc, #612]	@ (8005d98 <_dtoa_r+0x374>)
 8005b32:	f7fb fcb9 	bl	80014a8 <__aeabi_dmul>
 8005b36:	4a99      	ldr	r2, [pc, #612]	@ (8005d9c <_dtoa_r+0x378>)
 8005b38:	4b99      	ldr	r3, [pc, #612]	@ (8005da0 <_dtoa_r+0x37c>)
 8005b3a:	f7fa fcb5 	bl	80004a8 <__aeabi_dadd>
 8005b3e:	0004      	movs	r4, r0
 8005b40:	0038      	movs	r0, r7
 8005b42:	000d      	movs	r5, r1
 8005b44:	f7fc fbfe 	bl	8002344 <__aeabi_i2d>
 8005b48:	4a96      	ldr	r2, [pc, #600]	@ (8005da4 <_dtoa_r+0x380>)
 8005b4a:	4b97      	ldr	r3, [pc, #604]	@ (8005da8 <_dtoa_r+0x384>)
 8005b4c:	f7fb fcac 	bl	80014a8 <__aeabi_dmul>
 8005b50:	0002      	movs	r2, r0
 8005b52:	000b      	movs	r3, r1
 8005b54:	0020      	movs	r0, r4
 8005b56:	0029      	movs	r1, r5
 8005b58:	f7fa fca6 	bl	80004a8 <__aeabi_dadd>
 8005b5c:	0004      	movs	r4, r0
 8005b5e:	000d      	movs	r5, r1
 8005b60:	f7fc fbb4 	bl	80022cc <__aeabi_d2iz>
 8005b64:	2200      	movs	r2, #0
 8005b66:	9004      	str	r0, [sp, #16]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	0020      	movs	r0, r4
 8005b6c:	0029      	movs	r1, r5
 8005b6e:	f7fa fc73 	bl	8000458 <__aeabi_dcmplt>
 8005b72:	2800      	cmp	r0, #0
 8005b74:	d00b      	beq.n	8005b8e <_dtoa_r+0x16a>
 8005b76:	9804      	ldr	r0, [sp, #16]
 8005b78:	f7fc fbe4 	bl	8002344 <__aeabi_i2d>
 8005b7c:	002b      	movs	r3, r5
 8005b7e:	0022      	movs	r2, r4
 8005b80:	f7fa fc64 	bl	800044c <__aeabi_dcmpeq>
 8005b84:	4243      	negs	r3, r0
 8005b86:	4158      	adcs	r0, r3
 8005b88:	9b04      	ldr	r3, [sp, #16]
 8005b8a:	1a1b      	subs	r3, r3, r0
 8005b8c:	9304      	str	r3, [sp, #16]
 8005b8e:	2301      	movs	r3, #1
 8005b90:	9315      	str	r3, [sp, #84]	@ 0x54
 8005b92:	9b04      	ldr	r3, [sp, #16]
 8005b94:	2b16      	cmp	r3, #22
 8005b96:	d810      	bhi.n	8005bba <_dtoa_r+0x196>
 8005b98:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005b9a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005b9c:	9a04      	ldr	r2, [sp, #16]
 8005b9e:	4b83      	ldr	r3, [pc, #524]	@ (8005dac <_dtoa_r+0x388>)
 8005ba0:	00d2      	lsls	r2, r2, #3
 8005ba2:	189b      	adds	r3, r3, r2
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f7fa fc56 	bl	8000458 <__aeabi_dcmplt>
 8005bac:	2800      	cmp	r0, #0
 8005bae:	d047      	beq.n	8005c40 <_dtoa_r+0x21c>
 8005bb0:	9b04      	ldr	r3, [sp, #16]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	9304      	str	r3, [sp, #16]
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	9315      	str	r3, [sp, #84]	@ 0x54
 8005bba:	2200      	movs	r2, #0
 8005bbc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8005bbe:	9206      	str	r2, [sp, #24]
 8005bc0:	1bdb      	subs	r3, r3, r7
 8005bc2:	1e5a      	subs	r2, r3, #1
 8005bc4:	d53e      	bpl.n	8005c44 <_dtoa_r+0x220>
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	9306      	str	r3, [sp, #24]
 8005bcc:	2300      	movs	r3, #0
 8005bce:	930d      	str	r3, [sp, #52]	@ 0x34
 8005bd0:	9b04      	ldr	r3, [sp, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	db38      	blt.n	8005c48 <_dtoa_r+0x224>
 8005bd6:	9a04      	ldr	r2, [sp, #16]
 8005bd8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bda:	4694      	mov	ip, r2
 8005bdc:	4463      	add	r3, ip
 8005bde:	930d      	str	r3, [sp, #52]	@ 0x34
 8005be0:	2300      	movs	r3, #0
 8005be2:	9214      	str	r2, [sp, #80]	@ 0x50
 8005be4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005be6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005be8:	2401      	movs	r4, #1
 8005bea:	2b09      	cmp	r3, #9
 8005bec:	d862      	bhi.n	8005cb4 <_dtoa_r+0x290>
 8005bee:	2b05      	cmp	r3, #5
 8005bf0:	dd02      	ble.n	8005bf8 <_dtoa_r+0x1d4>
 8005bf2:	2400      	movs	r4, #0
 8005bf4:	3b04      	subs	r3, #4
 8005bf6:	9322      	str	r3, [sp, #136]	@ 0x88
 8005bf8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005bfa:	1e98      	subs	r0, r3, #2
 8005bfc:	2803      	cmp	r0, #3
 8005bfe:	d863      	bhi.n	8005cc8 <_dtoa_r+0x2a4>
 8005c00:	f7fa fa8a 	bl	8000118 <__gnu_thumb1_case_uqi>
 8005c04:	2b385654 	.word	0x2b385654
 8005c08:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8005c0a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8005c0c:	18f6      	adds	r6, r6, r3
 8005c0e:	4b68      	ldr	r3, [pc, #416]	@ (8005db0 <_dtoa_r+0x38c>)
 8005c10:	18f2      	adds	r2, r6, r3
 8005c12:	2a20      	cmp	r2, #32
 8005c14:	dd0f      	ble.n	8005c36 <_dtoa_r+0x212>
 8005c16:	2340      	movs	r3, #64	@ 0x40
 8005c18:	1a9b      	subs	r3, r3, r2
 8005c1a:	409f      	lsls	r7, r3
 8005c1c:	4b65      	ldr	r3, [pc, #404]	@ (8005db4 <_dtoa_r+0x390>)
 8005c1e:	0038      	movs	r0, r7
 8005c20:	18f3      	adds	r3, r6, r3
 8005c22:	40dc      	lsrs	r4, r3
 8005c24:	4320      	orrs	r0, r4
 8005c26:	f7fc fbbb 	bl	80023a0 <__aeabi_ui2d>
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	4b62      	ldr	r3, [pc, #392]	@ (8005db8 <_dtoa_r+0x394>)
 8005c2e:	1e77      	subs	r7, r6, #1
 8005c30:	18cb      	adds	r3, r1, r3
 8005c32:	9218      	str	r2, [sp, #96]	@ 0x60
 8005c34:	e776      	b.n	8005b24 <_dtoa_r+0x100>
 8005c36:	2320      	movs	r3, #32
 8005c38:	0020      	movs	r0, r4
 8005c3a:	1a9b      	subs	r3, r3, r2
 8005c3c:	4098      	lsls	r0, r3
 8005c3e:	e7f2      	b.n	8005c26 <_dtoa_r+0x202>
 8005c40:	9015      	str	r0, [sp, #84]	@ 0x54
 8005c42:	e7ba      	b.n	8005bba <_dtoa_r+0x196>
 8005c44:	920d      	str	r2, [sp, #52]	@ 0x34
 8005c46:	e7c3      	b.n	8005bd0 <_dtoa_r+0x1ac>
 8005c48:	9b06      	ldr	r3, [sp, #24]
 8005c4a:	9a04      	ldr	r2, [sp, #16]
 8005c4c:	1a9b      	subs	r3, r3, r2
 8005c4e:	9306      	str	r3, [sp, #24]
 8005c50:	4253      	negs	r3, r2
 8005c52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c54:	2300      	movs	r3, #0
 8005c56:	9314      	str	r3, [sp, #80]	@ 0x50
 8005c58:	e7c5      	b.n	8005be6 <_dtoa_r+0x1c2>
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005c5e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005c60:	4694      	mov	ip, r2
 8005c62:	9b04      	ldr	r3, [sp, #16]
 8005c64:	4463      	add	r3, ip
 8005c66:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c68:	3301      	adds	r3, #1
 8005c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	dc08      	bgt.n	8005c82 <_dtoa_r+0x25e>
 8005c70:	2301      	movs	r3, #1
 8005c72:	e006      	b.n	8005c82 <_dtoa_r+0x25e>
 8005c74:	2301      	movs	r3, #1
 8005c76:	9310      	str	r3, [sp, #64]	@ 0x40
 8005c78:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	dd28      	ble.n	8005cd0 <_dtoa_r+0x2ac>
 8005c7e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c80:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c82:	9a03      	ldr	r2, [sp, #12]
 8005c84:	2100      	movs	r1, #0
 8005c86:	69d0      	ldr	r0, [r2, #28]
 8005c88:	2204      	movs	r2, #4
 8005c8a:	0015      	movs	r5, r2
 8005c8c:	3514      	adds	r5, #20
 8005c8e:	429d      	cmp	r5, r3
 8005c90:	d923      	bls.n	8005cda <_dtoa_r+0x2b6>
 8005c92:	6041      	str	r1, [r0, #4]
 8005c94:	9803      	ldr	r0, [sp, #12]
 8005c96:	f000 fdbb 	bl	8006810 <_Balloc>
 8005c9a:	9008      	str	r0, [sp, #32]
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	d11f      	bne.n	8005ce0 <_dtoa_r+0x2bc>
 8005ca0:	21b0      	movs	r1, #176	@ 0xb0
 8005ca2:	4b46      	ldr	r3, [pc, #280]	@ (8005dbc <_dtoa_r+0x398>)
 8005ca4:	4831      	ldr	r0, [pc, #196]	@ (8005d6c <_dtoa_r+0x348>)
 8005ca6:	9a08      	ldr	r2, [sp, #32]
 8005ca8:	31ff      	adds	r1, #255	@ 0xff
 8005caa:	e6d0      	b.n	8005a4e <_dtoa_r+0x2a>
 8005cac:	2300      	movs	r3, #0
 8005cae:	e7e2      	b.n	8005c76 <_dtoa_r+0x252>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	e7d3      	b.n	8005c5c <_dtoa_r+0x238>
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	9410      	str	r4, [sp, #64]	@ 0x40
 8005cb8:	9322      	str	r3, [sp, #136]	@ 0x88
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	930e      	str	r3, [sp, #56]	@ 0x38
 8005cc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cc2:	3313      	adds	r3, #19
 8005cc4:	9223      	str	r2, [sp, #140]	@ 0x8c
 8005cc6:	e7dc      	b.n	8005c82 <_dtoa_r+0x25e>
 8005cc8:	2301      	movs	r3, #1
 8005cca:	9310      	str	r3, [sp, #64]	@ 0x40
 8005ccc:	3b02      	subs	r3, #2
 8005cce:	e7f5      	b.n	8005cbc <_dtoa_r+0x298>
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	001a      	movs	r2, r3
 8005cd4:	930e      	str	r3, [sp, #56]	@ 0x38
 8005cd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cd8:	e7f4      	b.n	8005cc4 <_dtoa_r+0x2a0>
 8005cda:	3101      	adds	r1, #1
 8005cdc:	0052      	lsls	r2, r2, #1
 8005cde:	e7d4      	b.n	8005c8a <_dtoa_r+0x266>
 8005ce0:	9b03      	ldr	r3, [sp, #12]
 8005ce2:	9a08      	ldr	r2, [sp, #32]
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cea:	2b0e      	cmp	r3, #14
 8005cec:	d900      	bls.n	8005cf0 <_dtoa_r+0x2cc>
 8005cee:	e0d6      	b.n	8005e9e <_dtoa_r+0x47a>
 8005cf0:	2c00      	cmp	r4, #0
 8005cf2:	d100      	bne.n	8005cf6 <_dtoa_r+0x2d2>
 8005cf4:	e0d3      	b.n	8005e9e <_dtoa_r+0x47a>
 8005cf6:	9b04      	ldr	r3, [sp, #16]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	dd63      	ble.n	8005dc4 <_dtoa_r+0x3a0>
 8005cfc:	210f      	movs	r1, #15
 8005cfe:	9a04      	ldr	r2, [sp, #16]
 8005d00:	4b2a      	ldr	r3, [pc, #168]	@ (8005dac <_dtoa_r+0x388>)
 8005d02:	400a      	ands	r2, r1
 8005d04:	00d2      	lsls	r2, r2, #3
 8005d06:	189b      	adds	r3, r3, r2
 8005d08:	681e      	ldr	r6, [r3, #0]
 8005d0a:	685f      	ldr	r7, [r3, #4]
 8005d0c:	9b04      	ldr	r3, [sp, #16]
 8005d0e:	2402      	movs	r4, #2
 8005d10:	111d      	asrs	r5, r3, #4
 8005d12:	05db      	lsls	r3, r3, #23
 8005d14:	d50a      	bpl.n	8005d2c <_dtoa_r+0x308>
 8005d16:	4b2a      	ldr	r3, [pc, #168]	@ (8005dc0 <_dtoa_r+0x39c>)
 8005d18:	400d      	ands	r5, r1
 8005d1a:	6a1a      	ldr	r2, [r3, #32]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005d20:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005d22:	f7fa ff87 	bl	8000c34 <__aeabi_ddiv>
 8005d26:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d28:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005d2a:	3401      	adds	r4, #1
 8005d2c:	4b24      	ldr	r3, [pc, #144]	@ (8005dc0 <_dtoa_r+0x39c>)
 8005d2e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d30:	2d00      	cmp	r5, #0
 8005d32:	d108      	bne.n	8005d46 <_dtoa_r+0x322>
 8005d34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d36:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d38:	0032      	movs	r2, r6
 8005d3a:	003b      	movs	r3, r7
 8005d3c:	f7fa ff7a 	bl	8000c34 <__aeabi_ddiv>
 8005d40:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d42:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005d44:	e059      	b.n	8005dfa <_dtoa_r+0x3d6>
 8005d46:	2301      	movs	r3, #1
 8005d48:	421d      	tst	r5, r3
 8005d4a:	d009      	beq.n	8005d60 <_dtoa_r+0x33c>
 8005d4c:	18e4      	adds	r4, r4, r3
 8005d4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d50:	0030      	movs	r0, r6
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	0039      	movs	r1, r7
 8005d58:	f7fb fba6 	bl	80014a8 <__aeabi_dmul>
 8005d5c:	0006      	movs	r6, r0
 8005d5e:	000f      	movs	r7, r1
 8005d60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d62:	106d      	asrs	r5, r5, #1
 8005d64:	3308      	adds	r3, #8
 8005d66:	e7e2      	b.n	8005d2e <_dtoa_r+0x30a>
 8005d68:	08007845 	.word	0x08007845
 8005d6c:	0800785c 	.word	0x0800785c
 8005d70:	7ff00000 	.word	0x7ff00000
 8005d74:	0000270f 	.word	0x0000270f
 8005d78:	08007841 	.word	0x08007841
 8005d7c:	08007844 	.word	0x08007844
 8005d80:	08007815 	.word	0x08007815
 8005d84:	08007814 	.word	0x08007814
 8005d88:	3ff00000 	.word	0x3ff00000
 8005d8c:	fffffc01 	.word	0xfffffc01
 8005d90:	3ff80000 	.word	0x3ff80000
 8005d94:	636f4361 	.word	0x636f4361
 8005d98:	3fd287a7 	.word	0x3fd287a7
 8005d9c:	8b60c8b3 	.word	0x8b60c8b3
 8005da0:	3fc68a28 	.word	0x3fc68a28
 8005da4:	509f79fb 	.word	0x509f79fb
 8005da8:	3fd34413 	.word	0x3fd34413
 8005dac:	080079b0 	.word	0x080079b0
 8005db0:	00000432 	.word	0x00000432
 8005db4:	00000412 	.word	0x00000412
 8005db8:	fe100000 	.word	0xfe100000
 8005dbc:	080078b4 	.word	0x080078b4
 8005dc0:	08007988 	.word	0x08007988
 8005dc4:	9b04      	ldr	r3, [sp, #16]
 8005dc6:	2402      	movs	r4, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d016      	beq.n	8005dfa <_dtoa_r+0x3d6>
 8005dcc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005dce:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005dd0:	220f      	movs	r2, #15
 8005dd2:	425d      	negs	r5, r3
 8005dd4:	402a      	ands	r2, r5
 8005dd6:	4bd5      	ldr	r3, [pc, #852]	@ (800612c <_dtoa_r+0x708>)
 8005dd8:	00d2      	lsls	r2, r2, #3
 8005dda:	189b      	adds	r3, r3, r2
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	f7fb fb62 	bl	80014a8 <__aeabi_dmul>
 8005de4:	2701      	movs	r7, #1
 8005de6:	2300      	movs	r3, #0
 8005de8:	900a      	str	r0, [sp, #40]	@ 0x28
 8005dea:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005dec:	4ed0      	ldr	r6, [pc, #832]	@ (8006130 <_dtoa_r+0x70c>)
 8005dee:	112d      	asrs	r5, r5, #4
 8005df0:	2d00      	cmp	r5, #0
 8005df2:	d000      	beq.n	8005df6 <_dtoa_r+0x3d2>
 8005df4:	e095      	b.n	8005f22 <_dtoa_r+0x4fe>
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1a2      	bne.n	8005d40 <_dtoa_r+0x31c>
 8005dfa:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005dfc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005dfe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d100      	bne.n	8005e06 <_dtoa_r+0x3e2>
 8005e04:	e098      	b.n	8005f38 <_dtoa_r+0x514>
 8005e06:	2200      	movs	r2, #0
 8005e08:	0030      	movs	r0, r6
 8005e0a:	0039      	movs	r1, r7
 8005e0c:	4bc9      	ldr	r3, [pc, #804]	@ (8006134 <_dtoa_r+0x710>)
 8005e0e:	f7fa fb23 	bl	8000458 <__aeabi_dcmplt>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d100      	bne.n	8005e18 <_dtoa_r+0x3f4>
 8005e16:	e08f      	b.n	8005f38 <_dtoa_r+0x514>
 8005e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d100      	bne.n	8005e20 <_dtoa_r+0x3fc>
 8005e1e:	e08b      	b.n	8005f38 <_dtoa_r+0x514>
 8005e20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	dd37      	ble.n	8005e96 <_dtoa_r+0x472>
 8005e26:	9b04      	ldr	r3, [sp, #16]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e2e:	0030      	movs	r0, r6
 8005e30:	4bc1      	ldr	r3, [pc, #772]	@ (8006138 <_dtoa_r+0x714>)
 8005e32:	0039      	movs	r1, r7
 8005e34:	f7fb fb38 	bl	80014a8 <__aeabi_dmul>
 8005e38:	900a      	str	r0, [sp, #40]	@ 0x28
 8005e3a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005e3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e3e:	3401      	adds	r4, #1
 8005e40:	0020      	movs	r0, r4
 8005e42:	9311      	str	r3, [sp, #68]	@ 0x44
 8005e44:	f7fc fa7e 	bl	8002344 <__aeabi_i2d>
 8005e48:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e4c:	f7fb fb2c 	bl	80014a8 <__aeabi_dmul>
 8005e50:	4bba      	ldr	r3, [pc, #744]	@ (800613c <_dtoa_r+0x718>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	f7fa fb28 	bl	80004a8 <__aeabi_dadd>
 8005e58:	4bb9      	ldr	r3, [pc, #740]	@ (8006140 <_dtoa_r+0x71c>)
 8005e5a:	0006      	movs	r6, r0
 8005e5c:	18cf      	adds	r7, r1, r3
 8005e5e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d16d      	bne.n	8005f40 <_dtoa_r+0x51c>
 8005e64:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005e66:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e68:	2200      	movs	r2, #0
 8005e6a:	4bb6      	ldr	r3, [pc, #728]	@ (8006144 <_dtoa_r+0x720>)
 8005e6c:	f7fb fe02 	bl	8001a74 <__aeabi_dsub>
 8005e70:	0032      	movs	r2, r6
 8005e72:	003b      	movs	r3, r7
 8005e74:	0004      	movs	r4, r0
 8005e76:	000d      	movs	r5, r1
 8005e78:	f7fa fb02 	bl	8000480 <__aeabi_dcmpgt>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	d000      	beq.n	8005e82 <_dtoa_r+0x45e>
 8005e80:	e2b6      	b.n	80063f0 <_dtoa_r+0x9cc>
 8005e82:	2180      	movs	r1, #128	@ 0x80
 8005e84:	0609      	lsls	r1, r1, #24
 8005e86:	187b      	adds	r3, r7, r1
 8005e88:	0032      	movs	r2, r6
 8005e8a:	0020      	movs	r0, r4
 8005e8c:	0029      	movs	r1, r5
 8005e8e:	f7fa fae3 	bl	8000458 <__aeabi_dcmplt>
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d128      	bne.n	8005ee8 <_dtoa_r+0x4c4>
 8005e96:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e98:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005e9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e9c:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005e9e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	da00      	bge.n	8005ea6 <_dtoa_r+0x482>
 8005ea4:	e174      	b.n	8006190 <_dtoa_r+0x76c>
 8005ea6:	9a04      	ldr	r2, [sp, #16]
 8005ea8:	2a0e      	cmp	r2, #14
 8005eaa:	dd00      	ble.n	8005eae <_dtoa_r+0x48a>
 8005eac:	e170      	b.n	8006190 <_dtoa_r+0x76c>
 8005eae:	4b9f      	ldr	r3, [pc, #636]	@ (800612c <_dtoa_r+0x708>)
 8005eb0:	00d2      	lsls	r2, r2, #3
 8005eb2:	189b      	adds	r3, r3, r2
 8005eb4:	685c      	ldr	r4, [r3, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	9306      	str	r3, [sp, #24]
 8005eba:	9407      	str	r4, [sp, #28]
 8005ebc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	db00      	blt.n	8005ec4 <_dtoa_r+0x4a0>
 8005ec2:	e0e7      	b.n	8006094 <_dtoa_r+0x670>
 8005ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	dd00      	ble.n	8005ecc <_dtoa_r+0x4a8>
 8005eca:	e0e3      	b.n	8006094 <_dtoa_r+0x670>
 8005ecc:	d10c      	bne.n	8005ee8 <_dtoa_r+0x4c4>
 8005ece:	9806      	ldr	r0, [sp, #24]
 8005ed0:	9907      	ldr	r1, [sp, #28]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	4b9b      	ldr	r3, [pc, #620]	@ (8006144 <_dtoa_r+0x720>)
 8005ed6:	f7fb fae7 	bl	80014a8 <__aeabi_dmul>
 8005eda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005edc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ede:	f7fa fad9 	bl	8000494 <__aeabi_dcmpge>
 8005ee2:	2800      	cmp	r0, #0
 8005ee4:	d100      	bne.n	8005ee8 <_dtoa_r+0x4c4>
 8005ee6:	e286      	b.n	80063f6 <_dtoa_r+0x9d2>
 8005ee8:	2600      	movs	r6, #0
 8005eea:	0037      	movs	r7, r6
 8005eec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005eee:	9c08      	ldr	r4, [sp, #32]
 8005ef0:	43db      	mvns	r3, r3
 8005ef2:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ef4:	9704      	str	r7, [sp, #16]
 8005ef6:	2700      	movs	r7, #0
 8005ef8:	0031      	movs	r1, r6
 8005efa:	9803      	ldr	r0, [sp, #12]
 8005efc:	f000 fccc 	bl	8006898 <_Bfree>
 8005f00:	9b04      	ldr	r3, [sp, #16]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d100      	bne.n	8005f08 <_dtoa_r+0x4e4>
 8005f06:	e0bb      	b.n	8006080 <_dtoa_r+0x65c>
 8005f08:	2f00      	cmp	r7, #0
 8005f0a:	d005      	beq.n	8005f18 <_dtoa_r+0x4f4>
 8005f0c:	429f      	cmp	r7, r3
 8005f0e:	d003      	beq.n	8005f18 <_dtoa_r+0x4f4>
 8005f10:	0039      	movs	r1, r7
 8005f12:	9803      	ldr	r0, [sp, #12]
 8005f14:	f000 fcc0 	bl	8006898 <_Bfree>
 8005f18:	9904      	ldr	r1, [sp, #16]
 8005f1a:	9803      	ldr	r0, [sp, #12]
 8005f1c:	f000 fcbc 	bl	8006898 <_Bfree>
 8005f20:	e0ae      	b.n	8006080 <_dtoa_r+0x65c>
 8005f22:	423d      	tst	r5, r7
 8005f24:	d005      	beq.n	8005f32 <_dtoa_r+0x50e>
 8005f26:	6832      	ldr	r2, [r6, #0]
 8005f28:	6873      	ldr	r3, [r6, #4]
 8005f2a:	f7fb fabd 	bl	80014a8 <__aeabi_dmul>
 8005f2e:	003b      	movs	r3, r7
 8005f30:	3401      	adds	r4, #1
 8005f32:	106d      	asrs	r5, r5, #1
 8005f34:	3608      	adds	r6, #8
 8005f36:	e75b      	b.n	8005df0 <_dtoa_r+0x3cc>
 8005f38:	9b04      	ldr	r3, [sp, #16]
 8005f3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f3e:	e77f      	b.n	8005e40 <_dtoa_r+0x41c>
 8005f40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005f42:	4b7a      	ldr	r3, [pc, #488]	@ (800612c <_dtoa_r+0x708>)
 8005f44:	3a01      	subs	r2, #1
 8005f46:	00d2      	lsls	r2, r2, #3
 8005f48:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005f4a:	189b      	adds	r3, r3, r2
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2900      	cmp	r1, #0
 8005f52:	d04c      	beq.n	8005fee <_dtoa_r+0x5ca>
 8005f54:	2000      	movs	r0, #0
 8005f56:	497c      	ldr	r1, [pc, #496]	@ (8006148 <_dtoa_r+0x724>)
 8005f58:	f7fa fe6c 	bl	8000c34 <__aeabi_ddiv>
 8005f5c:	0032      	movs	r2, r6
 8005f5e:	003b      	movs	r3, r7
 8005f60:	f7fb fd88 	bl	8001a74 <__aeabi_dsub>
 8005f64:	9a08      	ldr	r2, [sp, #32]
 8005f66:	0006      	movs	r6, r0
 8005f68:	4694      	mov	ip, r2
 8005f6a:	000f      	movs	r7, r1
 8005f6c:	9b08      	ldr	r3, [sp, #32]
 8005f6e:	9316      	str	r3, [sp, #88]	@ 0x58
 8005f70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005f72:	4463      	add	r3, ip
 8005f74:	9311      	str	r3, [sp, #68]	@ 0x44
 8005f76:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005f78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f7a:	f7fc f9a7 	bl	80022cc <__aeabi_d2iz>
 8005f7e:	0005      	movs	r5, r0
 8005f80:	f7fc f9e0 	bl	8002344 <__aeabi_i2d>
 8005f84:	0002      	movs	r2, r0
 8005f86:	000b      	movs	r3, r1
 8005f88:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005f8a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f8c:	f7fb fd72 	bl	8001a74 <__aeabi_dsub>
 8005f90:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005f92:	3530      	adds	r5, #48	@ 0x30
 8005f94:	1c5c      	adds	r4, r3, #1
 8005f96:	701d      	strb	r5, [r3, #0]
 8005f98:	0032      	movs	r2, r6
 8005f9a:	003b      	movs	r3, r7
 8005f9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005f9e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005fa0:	f7fa fa5a 	bl	8000458 <__aeabi_dcmplt>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d16b      	bne.n	8006080 <_dtoa_r+0x65c>
 8005fa8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005faa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fac:	2000      	movs	r0, #0
 8005fae:	4961      	ldr	r1, [pc, #388]	@ (8006134 <_dtoa_r+0x710>)
 8005fb0:	f7fb fd60 	bl	8001a74 <__aeabi_dsub>
 8005fb4:	0032      	movs	r2, r6
 8005fb6:	003b      	movs	r3, r7
 8005fb8:	f7fa fa4e 	bl	8000458 <__aeabi_dcmplt>
 8005fbc:	2800      	cmp	r0, #0
 8005fbe:	d000      	beq.n	8005fc2 <_dtoa_r+0x59e>
 8005fc0:	e0c6      	b.n	8006150 <_dtoa_r+0x72c>
 8005fc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005fc4:	42a3      	cmp	r3, r4
 8005fc6:	d100      	bne.n	8005fca <_dtoa_r+0x5a6>
 8005fc8:	e765      	b.n	8005e96 <_dtoa_r+0x472>
 8005fca:	2200      	movs	r2, #0
 8005fcc:	0030      	movs	r0, r6
 8005fce:	0039      	movs	r1, r7
 8005fd0:	4b59      	ldr	r3, [pc, #356]	@ (8006138 <_dtoa_r+0x714>)
 8005fd2:	f7fb fa69 	bl	80014a8 <__aeabi_dmul>
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	0006      	movs	r6, r0
 8005fda:	000f      	movs	r7, r1
 8005fdc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005fde:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005fe0:	4b55      	ldr	r3, [pc, #340]	@ (8006138 <_dtoa_r+0x714>)
 8005fe2:	f7fb fa61 	bl	80014a8 <__aeabi_dmul>
 8005fe6:	9416      	str	r4, [sp, #88]	@ 0x58
 8005fe8:	900a      	str	r0, [sp, #40]	@ 0x28
 8005fea:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005fec:	e7c3      	b.n	8005f76 <_dtoa_r+0x552>
 8005fee:	0030      	movs	r0, r6
 8005ff0:	0039      	movs	r1, r7
 8005ff2:	f7fb fa59 	bl	80014a8 <__aeabi_dmul>
 8005ff6:	9d08      	ldr	r5, [sp, #32]
 8005ff8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005ffa:	002b      	movs	r3, r5
 8005ffc:	4694      	mov	ip, r2
 8005ffe:	9016      	str	r0, [sp, #88]	@ 0x58
 8006000:	9117      	str	r1, [sp, #92]	@ 0x5c
 8006002:	4463      	add	r3, ip
 8006004:	9319      	str	r3, [sp, #100]	@ 0x64
 8006006:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006008:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800600a:	f7fc f95f 	bl	80022cc <__aeabi_d2iz>
 800600e:	0004      	movs	r4, r0
 8006010:	f7fc f998 	bl	8002344 <__aeabi_i2d>
 8006014:	000b      	movs	r3, r1
 8006016:	0002      	movs	r2, r0
 8006018:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800601a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800601c:	f7fb fd2a 	bl	8001a74 <__aeabi_dsub>
 8006020:	3430      	adds	r4, #48	@ 0x30
 8006022:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006024:	702c      	strb	r4, [r5, #0]
 8006026:	3501      	adds	r5, #1
 8006028:	0006      	movs	r6, r0
 800602a:	000f      	movs	r7, r1
 800602c:	42ab      	cmp	r3, r5
 800602e:	d12a      	bne.n	8006086 <_dtoa_r+0x662>
 8006030:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8006032:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006034:	9b08      	ldr	r3, [sp, #32]
 8006036:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006038:	469c      	mov	ip, r3
 800603a:	2200      	movs	r2, #0
 800603c:	4b42      	ldr	r3, [pc, #264]	@ (8006148 <_dtoa_r+0x724>)
 800603e:	4464      	add	r4, ip
 8006040:	f7fa fa32 	bl	80004a8 <__aeabi_dadd>
 8006044:	0002      	movs	r2, r0
 8006046:	000b      	movs	r3, r1
 8006048:	0030      	movs	r0, r6
 800604a:	0039      	movs	r1, r7
 800604c:	f7fa fa18 	bl	8000480 <__aeabi_dcmpgt>
 8006050:	2800      	cmp	r0, #0
 8006052:	d000      	beq.n	8006056 <_dtoa_r+0x632>
 8006054:	e07c      	b.n	8006150 <_dtoa_r+0x72c>
 8006056:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006058:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800605a:	2000      	movs	r0, #0
 800605c:	493a      	ldr	r1, [pc, #232]	@ (8006148 <_dtoa_r+0x724>)
 800605e:	f7fb fd09 	bl	8001a74 <__aeabi_dsub>
 8006062:	0002      	movs	r2, r0
 8006064:	000b      	movs	r3, r1
 8006066:	0030      	movs	r0, r6
 8006068:	0039      	movs	r1, r7
 800606a:	f7fa f9f5 	bl	8000458 <__aeabi_dcmplt>
 800606e:	2800      	cmp	r0, #0
 8006070:	d100      	bne.n	8006074 <_dtoa_r+0x650>
 8006072:	e710      	b.n	8005e96 <_dtoa_r+0x472>
 8006074:	0023      	movs	r3, r4
 8006076:	3c01      	subs	r4, #1
 8006078:	7822      	ldrb	r2, [r4, #0]
 800607a:	2a30      	cmp	r2, #48	@ 0x30
 800607c:	d0fa      	beq.n	8006074 <_dtoa_r+0x650>
 800607e:	001c      	movs	r4, r3
 8006080:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006082:	9304      	str	r3, [sp, #16]
 8006084:	e042      	b.n	800610c <_dtoa_r+0x6e8>
 8006086:	2200      	movs	r2, #0
 8006088:	4b2b      	ldr	r3, [pc, #172]	@ (8006138 <_dtoa_r+0x714>)
 800608a:	f7fb fa0d 	bl	80014a8 <__aeabi_dmul>
 800608e:	900a      	str	r0, [sp, #40]	@ 0x28
 8006090:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006092:	e7b8      	b.n	8006006 <_dtoa_r+0x5e2>
 8006094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006096:	9d08      	ldr	r5, [sp, #32]
 8006098:	3b01      	subs	r3, #1
 800609a:	195b      	adds	r3, r3, r5
 800609c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800609e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80060a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a2:	9a06      	ldr	r2, [sp, #24]
 80060a4:	9b07      	ldr	r3, [sp, #28]
 80060a6:	0030      	movs	r0, r6
 80060a8:	0039      	movs	r1, r7
 80060aa:	f7fa fdc3 	bl	8000c34 <__aeabi_ddiv>
 80060ae:	f7fc f90d 	bl	80022cc <__aeabi_d2iz>
 80060b2:	9009      	str	r0, [sp, #36]	@ 0x24
 80060b4:	f7fc f946 	bl	8002344 <__aeabi_i2d>
 80060b8:	9a06      	ldr	r2, [sp, #24]
 80060ba:	9b07      	ldr	r3, [sp, #28]
 80060bc:	f7fb f9f4 	bl	80014a8 <__aeabi_dmul>
 80060c0:	0002      	movs	r2, r0
 80060c2:	000b      	movs	r3, r1
 80060c4:	0030      	movs	r0, r6
 80060c6:	0039      	movs	r1, r7
 80060c8:	f7fb fcd4 	bl	8001a74 <__aeabi_dsub>
 80060cc:	002b      	movs	r3, r5
 80060ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060d0:	3501      	adds	r5, #1
 80060d2:	3230      	adds	r2, #48	@ 0x30
 80060d4:	701a      	strb	r2, [r3, #0]
 80060d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060d8:	002c      	movs	r4, r5
 80060da:	429a      	cmp	r2, r3
 80060dc:	d14b      	bne.n	8006176 <_dtoa_r+0x752>
 80060de:	0002      	movs	r2, r0
 80060e0:	000b      	movs	r3, r1
 80060e2:	f7fa f9e1 	bl	80004a8 <__aeabi_dadd>
 80060e6:	9a06      	ldr	r2, [sp, #24]
 80060e8:	9b07      	ldr	r3, [sp, #28]
 80060ea:	0006      	movs	r6, r0
 80060ec:	000f      	movs	r7, r1
 80060ee:	f7fa f9c7 	bl	8000480 <__aeabi_dcmpgt>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	d12a      	bne.n	800614c <_dtoa_r+0x728>
 80060f6:	9a06      	ldr	r2, [sp, #24]
 80060f8:	9b07      	ldr	r3, [sp, #28]
 80060fa:	0030      	movs	r0, r6
 80060fc:	0039      	movs	r1, r7
 80060fe:	f7fa f9a5 	bl	800044c <__aeabi_dcmpeq>
 8006102:	2800      	cmp	r0, #0
 8006104:	d002      	beq.n	800610c <_dtoa_r+0x6e8>
 8006106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006108:	07dd      	lsls	r5, r3, #31
 800610a:	d41f      	bmi.n	800614c <_dtoa_r+0x728>
 800610c:	9905      	ldr	r1, [sp, #20]
 800610e:	9803      	ldr	r0, [sp, #12]
 8006110:	f000 fbc2 	bl	8006898 <_Bfree>
 8006114:	2300      	movs	r3, #0
 8006116:	7023      	strb	r3, [r4, #0]
 8006118:	9b04      	ldr	r3, [sp, #16]
 800611a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800611c:	3301      	adds	r3, #1
 800611e:	6013      	str	r3, [r2, #0]
 8006120:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006122:	2b00      	cmp	r3, #0
 8006124:	d100      	bne.n	8006128 <_dtoa_r+0x704>
 8006126:	e4c7      	b.n	8005ab8 <_dtoa_r+0x94>
 8006128:	601c      	str	r4, [r3, #0]
 800612a:	e4c5      	b.n	8005ab8 <_dtoa_r+0x94>
 800612c:	080079b0 	.word	0x080079b0
 8006130:	08007988 	.word	0x08007988
 8006134:	3ff00000 	.word	0x3ff00000
 8006138:	40240000 	.word	0x40240000
 800613c:	401c0000 	.word	0x401c0000
 8006140:	fcc00000 	.word	0xfcc00000
 8006144:	40140000 	.word	0x40140000
 8006148:	3fe00000 	.word	0x3fe00000
 800614c:	9b04      	ldr	r3, [sp, #16]
 800614e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006150:	0023      	movs	r3, r4
 8006152:	001c      	movs	r4, r3
 8006154:	3b01      	subs	r3, #1
 8006156:	781a      	ldrb	r2, [r3, #0]
 8006158:	2a39      	cmp	r2, #57	@ 0x39
 800615a:	d108      	bne.n	800616e <_dtoa_r+0x74a>
 800615c:	9a08      	ldr	r2, [sp, #32]
 800615e:	429a      	cmp	r2, r3
 8006160:	d1f7      	bne.n	8006152 <_dtoa_r+0x72e>
 8006162:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006164:	9908      	ldr	r1, [sp, #32]
 8006166:	3201      	adds	r2, #1
 8006168:	920c      	str	r2, [sp, #48]	@ 0x30
 800616a:	2230      	movs	r2, #48	@ 0x30
 800616c:	700a      	strb	r2, [r1, #0]
 800616e:	781a      	ldrb	r2, [r3, #0]
 8006170:	3201      	adds	r2, #1
 8006172:	701a      	strb	r2, [r3, #0]
 8006174:	e784      	b.n	8006080 <_dtoa_r+0x65c>
 8006176:	2200      	movs	r2, #0
 8006178:	4bc6      	ldr	r3, [pc, #792]	@ (8006494 <_dtoa_r+0xa70>)
 800617a:	f7fb f995 	bl	80014a8 <__aeabi_dmul>
 800617e:	2200      	movs	r2, #0
 8006180:	2300      	movs	r3, #0
 8006182:	0006      	movs	r6, r0
 8006184:	000f      	movs	r7, r1
 8006186:	f7fa f961 	bl	800044c <__aeabi_dcmpeq>
 800618a:	2800      	cmp	r0, #0
 800618c:	d089      	beq.n	80060a2 <_dtoa_r+0x67e>
 800618e:	e7bd      	b.n	800610c <_dtoa_r+0x6e8>
 8006190:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006192:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006194:	9c06      	ldr	r4, [sp, #24]
 8006196:	2f00      	cmp	r7, #0
 8006198:	d014      	beq.n	80061c4 <_dtoa_r+0x7a0>
 800619a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800619c:	2a01      	cmp	r2, #1
 800619e:	dd00      	ble.n	80061a2 <_dtoa_r+0x77e>
 80061a0:	e0e4      	b.n	800636c <_dtoa_r+0x948>
 80061a2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80061a4:	2a00      	cmp	r2, #0
 80061a6:	d100      	bne.n	80061aa <_dtoa_r+0x786>
 80061a8:	e0da      	b.n	8006360 <_dtoa_r+0x93c>
 80061aa:	4abb      	ldr	r2, [pc, #748]	@ (8006498 <_dtoa_r+0xa74>)
 80061ac:	189b      	adds	r3, r3, r2
 80061ae:	9a06      	ldr	r2, [sp, #24]
 80061b0:	2101      	movs	r1, #1
 80061b2:	18d2      	adds	r2, r2, r3
 80061b4:	9206      	str	r2, [sp, #24]
 80061b6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80061b8:	9803      	ldr	r0, [sp, #12]
 80061ba:	18d3      	adds	r3, r2, r3
 80061bc:	930d      	str	r3, [sp, #52]	@ 0x34
 80061be:	f000 fc23 	bl	8006a08 <__i2b>
 80061c2:	0007      	movs	r7, r0
 80061c4:	2c00      	cmp	r4, #0
 80061c6:	d00e      	beq.n	80061e6 <_dtoa_r+0x7c2>
 80061c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	dd0b      	ble.n	80061e6 <_dtoa_r+0x7c2>
 80061ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80061d0:	0023      	movs	r3, r4
 80061d2:	4294      	cmp	r4, r2
 80061d4:	dd00      	ble.n	80061d8 <_dtoa_r+0x7b4>
 80061d6:	0013      	movs	r3, r2
 80061d8:	9a06      	ldr	r2, [sp, #24]
 80061da:	1ae4      	subs	r4, r4, r3
 80061dc:	1ad2      	subs	r2, r2, r3
 80061de:	9206      	str	r2, [sp, #24]
 80061e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	930d      	str	r3, [sp, #52]	@ 0x34
 80061e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d021      	beq.n	8006230 <_dtoa_r+0x80c>
 80061ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d100      	bne.n	80061f4 <_dtoa_r+0x7d0>
 80061f2:	e0d3      	b.n	800639c <_dtoa_r+0x978>
 80061f4:	9e05      	ldr	r6, [sp, #20]
 80061f6:	2d00      	cmp	r5, #0
 80061f8:	d014      	beq.n	8006224 <_dtoa_r+0x800>
 80061fa:	0039      	movs	r1, r7
 80061fc:	002a      	movs	r2, r5
 80061fe:	9803      	ldr	r0, [sp, #12]
 8006200:	f000 fcc4 	bl	8006b8c <__pow5mult>
 8006204:	9a05      	ldr	r2, [sp, #20]
 8006206:	0001      	movs	r1, r0
 8006208:	0007      	movs	r7, r0
 800620a:	9803      	ldr	r0, [sp, #12]
 800620c:	f000 fc14 	bl	8006a38 <__multiply>
 8006210:	0006      	movs	r6, r0
 8006212:	9905      	ldr	r1, [sp, #20]
 8006214:	9803      	ldr	r0, [sp, #12]
 8006216:	f000 fb3f 	bl	8006898 <_Bfree>
 800621a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800621c:	9605      	str	r6, [sp, #20]
 800621e:	1b5b      	subs	r3, r3, r5
 8006220:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006222:	d005      	beq.n	8006230 <_dtoa_r+0x80c>
 8006224:	0031      	movs	r1, r6
 8006226:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006228:	9803      	ldr	r0, [sp, #12]
 800622a:	f000 fcaf 	bl	8006b8c <__pow5mult>
 800622e:	9005      	str	r0, [sp, #20]
 8006230:	2101      	movs	r1, #1
 8006232:	9803      	ldr	r0, [sp, #12]
 8006234:	f000 fbe8 	bl	8006a08 <__i2b>
 8006238:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800623a:	0006      	movs	r6, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d100      	bne.n	8006242 <_dtoa_r+0x81e>
 8006240:	e1bc      	b.n	80065bc <_dtoa_r+0xb98>
 8006242:	001a      	movs	r2, r3
 8006244:	0001      	movs	r1, r0
 8006246:	9803      	ldr	r0, [sp, #12]
 8006248:	f000 fca0 	bl	8006b8c <__pow5mult>
 800624c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800624e:	0006      	movs	r6, r0
 8006250:	2500      	movs	r5, #0
 8006252:	2b01      	cmp	r3, #1
 8006254:	dc16      	bgt.n	8006284 <_dtoa_r+0x860>
 8006256:	2500      	movs	r5, #0
 8006258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800625a:	42ab      	cmp	r3, r5
 800625c:	d10e      	bne.n	800627c <_dtoa_r+0x858>
 800625e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006260:	031b      	lsls	r3, r3, #12
 8006262:	42ab      	cmp	r3, r5
 8006264:	d10a      	bne.n	800627c <_dtoa_r+0x858>
 8006266:	4b8d      	ldr	r3, [pc, #564]	@ (800649c <_dtoa_r+0xa78>)
 8006268:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800626a:	4213      	tst	r3, r2
 800626c:	d006      	beq.n	800627c <_dtoa_r+0x858>
 800626e:	9b06      	ldr	r3, [sp, #24]
 8006270:	3501      	adds	r5, #1
 8006272:	3301      	adds	r3, #1
 8006274:	9306      	str	r3, [sp, #24]
 8006276:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006278:	3301      	adds	r3, #1
 800627a:	930d      	str	r3, [sp, #52]	@ 0x34
 800627c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800627e:	2001      	movs	r0, #1
 8006280:	2b00      	cmp	r3, #0
 8006282:	d008      	beq.n	8006296 <_dtoa_r+0x872>
 8006284:	6933      	ldr	r3, [r6, #16]
 8006286:	3303      	adds	r3, #3
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	18f3      	adds	r3, r6, r3
 800628c:	6858      	ldr	r0, [r3, #4]
 800628e:	f000 fb6b 	bl	8006968 <__hi0bits>
 8006292:	2320      	movs	r3, #32
 8006294:	1a18      	subs	r0, r3, r0
 8006296:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006298:	1818      	adds	r0, r3, r0
 800629a:	0002      	movs	r2, r0
 800629c:	231f      	movs	r3, #31
 800629e:	401a      	ands	r2, r3
 80062a0:	4218      	tst	r0, r3
 80062a2:	d100      	bne.n	80062a6 <_dtoa_r+0x882>
 80062a4:	e081      	b.n	80063aa <_dtoa_r+0x986>
 80062a6:	3301      	adds	r3, #1
 80062a8:	1a9b      	subs	r3, r3, r2
 80062aa:	2b04      	cmp	r3, #4
 80062ac:	dd79      	ble.n	80063a2 <_dtoa_r+0x97e>
 80062ae:	231c      	movs	r3, #28
 80062b0:	1a9b      	subs	r3, r3, r2
 80062b2:	9a06      	ldr	r2, [sp, #24]
 80062b4:	18e4      	adds	r4, r4, r3
 80062b6:	18d2      	adds	r2, r2, r3
 80062b8:	9206      	str	r2, [sp, #24]
 80062ba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80062bc:	18d3      	adds	r3, r2, r3
 80062be:	930d      	str	r3, [sp, #52]	@ 0x34
 80062c0:	9b06      	ldr	r3, [sp, #24]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	dd05      	ble.n	80062d2 <_dtoa_r+0x8ae>
 80062c6:	001a      	movs	r2, r3
 80062c8:	9905      	ldr	r1, [sp, #20]
 80062ca:	9803      	ldr	r0, [sp, #12]
 80062cc:	f000 fcba 	bl	8006c44 <__lshift>
 80062d0:	9005      	str	r0, [sp, #20]
 80062d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	dd05      	ble.n	80062e4 <_dtoa_r+0x8c0>
 80062d8:	0031      	movs	r1, r6
 80062da:	001a      	movs	r2, r3
 80062dc:	9803      	ldr	r0, [sp, #12]
 80062de:	f000 fcb1 	bl	8006c44 <__lshift>
 80062e2:	0006      	movs	r6, r0
 80062e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d061      	beq.n	80063ae <_dtoa_r+0x98a>
 80062ea:	0031      	movs	r1, r6
 80062ec:	9805      	ldr	r0, [sp, #20]
 80062ee:	f000 fd15 	bl	8006d1c <__mcmp>
 80062f2:	2800      	cmp	r0, #0
 80062f4:	da5b      	bge.n	80063ae <_dtoa_r+0x98a>
 80062f6:	9b04      	ldr	r3, [sp, #16]
 80062f8:	220a      	movs	r2, #10
 80062fa:	3b01      	subs	r3, #1
 80062fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80062fe:	9905      	ldr	r1, [sp, #20]
 8006300:	2300      	movs	r3, #0
 8006302:	9803      	ldr	r0, [sp, #12]
 8006304:	f000 faec 	bl	80068e0 <__multadd>
 8006308:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800630a:	9005      	str	r0, [sp, #20]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d100      	bne.n	8006312 <_dtoa_r+0x8ee>
 8006310:	e15b      	b.n	80065ca <_dtoa_r+0xba6>
 8006312:	2300      	movs	r3, #0
 8006314:	0039      	movs	r1, r7
 8006316:	220a      	movs	r2, #10
 8006318:	9803      	ldr	r0, [sp, #12]
 800631a:	f000 fae1 	bl	80068e0 <__multadd>
 800631e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006320:	0007      	movs	r7, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	dc4d      	bgt.n	80063c2 <_dtoa_r+0x99e>
 8006326:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006328:	2b02      	cmp	r3, #2
 800632a:	dd46      	ble.n	80063ba <_dtoa_r+0x996>
 800632c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800632e:	2b00      	cmp	r3, #0
 8006330:	d000      	beq.n	8006334 <_dtoa_r+0x910>
 8006332:	e5db      	b.n	8005eec <_dtoa_r+0x4c8>
 8006334:	0031      	movs	r1, r6
 8006336:	2205      	movs	r2, #5
 8006338:	9803      	ldr	r0, [sp, #12]
 800633a:	f000 fad1 	bl	80068e0 <__multadd>
 800633e:	0006      	movs	r6, r0
 8006340:	0001      	movs	r1, r0
 8006342:	9805      	ldr	r0, [sp, #20]
 8006344:	f000 fcea 	bl	8006d1c <__mcmp>
 8006348:	2800      	cmp	r0, #0
 800634a:	dc00      	bgt.n	800634e <_dtoa_r+0x92a>
 800634c:	e5ce      	b.n	8005eec <_dtoa_r+0x4c8>
 800634e:	9b08      	ldr	r3, [sp, #32]
 8006350:	9a08      	ldr	r2, [sp, #32]
 8006352:	1c5c      	adds	r4, r3, #1
 8006354:	2331      	movs	r3, #49	@ 0x31
 8006356:	7013      	strb	r3, [r2, #0]
 8006358:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800635a:	3301      	adds	r3, #1
 800635c:	930c      	str	r3, [sp, #48]	@ 0x30
 800635e:	e5c9      	b.n	8005ef4 <_dtoa_r+0x4d0>
 8006360:	2336      	movs	r3, #54	@ 0x36
 8006362:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006364:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006366:	1a9b      	subs	r3, r3, r2
 8006368:	9c06      	ldr	r4, [sp, #24]
 800636a:	e720      	b.n	80061ae <_dtoa_r+0x78a>
 800636c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800636e:	1e5d      	subs	r5, r3, #1
 8006370:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006372:	42ab      	cmp	r3, r5
 8006374:	db08      	blt.n	8006388 <_dtoa_r+0x964>
 8006376:	1b5d      	subs	r5, r3, r5
 8006378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800637a:	2b00      	cmp	r3, #0
 800637c:	daf4      	bge.n	8006368 <_dtoa_r+0x944>
 800637e:	9b06      	ldr	r3, [sp, #24]
 8006380:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006382:	1a9c      	subs	r4, r3, r2
 8006384:	2300      	movs	r3, #0
 8006386:	e712      	b.n	80061ae <_dtoa_r+0x78a>
 8006388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800638a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800638c:	1aeb      	subs	r3, r5, r3
 800638e:	18d3      	adds	r3, r2, r3
 8006390:	9314      	str	r3, [sp, #80]	@ 0x50
 8006392:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006394:	9c06      	ldr	r4, [sp, #24]
 8006396:	2500      	movs	r5, #0
 8006398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800639a:	e708      	b.n	80061ae <_dtoa_r+0x78a>
 800639c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800639e:	9905      	ldr	r1, [sp, #20]
 80063a0:	e742      	b.n	8006228 <_dtoa_r+0x804>
 80063a2:	2b04      	cmp	r3, #4
 80063a4:	d08c      	beq.n	80062c0 <_dtoa_r+0x89c>
 80063a6:	331c      	adds	r3, #28
 80063a8:	e783      	b.n	80062b2 <_dtoa_r+0x88e>
 80063aa:	0013      	movs	r3, r2
 80063ac:	e7fb      	b.n	80063a6 <_dtoa_r+0x982>
 80063ae:	9b04      	ldr	r3, [sp, #16]
 80063b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80063b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	ddb5      	ble.n	8006326 <_dtoa_r+0x902>
 80063ba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d100      	bne.n	80063c2 <_dtoa_r+0x99e>
 80063c0:	e107      	b.n	80065d2 <_dtoa_r+0xbae>
 80063c2:	2c00      	cmp	r4, #0
 80063c4:	dd05      	ble.n	80063d2 <_dtoa_r+0x9ae>
 80063c6:	0039      	movs	r1, r7
 80063c8:	0022      	movs	r2, r4
 80063ca:	9803      	ldr	r0, [sp, #12]
 80063cc:	f000 fc3a 	bl	8006c44 <__lshift>
 80063d0:	0007      	movs	r7, r0
 80063d2:	9704      	str	r7, [sp, #16]
 80063d4:	2d00      	cmp	r5, #0
 80063d6:	d020      	beq.n	800641a <_dtoa_r+0x9f6>
 80063d8:	6879      	ldr	r1, [r7, #4]
 80063da:	9803      	ldr	r0, [sp, #12]
 80063dc:	f000 fa18 	bl	8006810 <_Balloc>
 80063e0:	1e04      	subs	r4, r0, #0
 80063e2:	d10c      	bne.n	80063fe <_dtoa_r+0x9da>
 80063e4:	0022      	movs	r2, r4
 80063e6:	4b2e      	ldr	r3, [pc, #184]	@ (80064a0 <_dtoa_r+0xa7c>)
 80063e8:	482e      	ldr	r0, [pc, #184]	@ (80064a4 <_dtoa_r+0xa80>)
 80063ea:	492f      	ldr	r1, [pc, #188]	@ (80064a8 <_dtoa_r+0xa84>)
 80063ec:	f7ff fb2f 	bl	8005a4e <_dtoa_r+0x2a>
 80063f0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80063f2:	0037      	movs	r7, r6
 80063f4:	e7ab      	b.n	800634e <_dtoa_r+0x92a>
 80063f6:	9b04      	ldr	r3, [sp, #16]
 80063f8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80063fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80063fc:	e7f9      	b.n	80063f2 <_dtoa_r+0x9ce>
 80063fe:	0039      	movs	r1, r7
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	310c      	adds	r1, #12
 8006404:	3202      	adds	r2, #2
 8006406:	0092      	lsls	r2, r2, #2
 8006408:	300c      	adds	r0, #12
 800640a:	f001 f845 	bl	8007498 <memcpy>
 800640e:	2201      	movs	r2, #1
 8006410:	0021      	movs	r1, r4
 8006412:	9803      	ldr	r0, [sp, #12]
 8006414:	f000 fc16 	bl	8006c44 <__lshift>
 8006418:	9004      	str	r0, [sp, #16]
 800641a:	9b08      	ldr	r3, [sp, #32]
 800641c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800641e:	9306      	str	r3, [sp, #24]
 8006420:	3b01      	subs	r3, #1
 8006422:	189b      	adds	r3, r3, r2
 8006424:	2201      	movs	r2, #1
 8006426:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800642a:	4013      	ands	r3, r2
 800642c:	930e      	str	r3, [sp, #56]	@ 0x38
 800642e:	0031      	movs	r1, r6
 8006430:	9805      	ldr	r0, [sp, #20]
 8006432:	f7ff fa71 	bl	8005918 <quorem>
 8006436:	0039      	movs	r1, r7
 8006438:	0005      	movs	r5, r0
 800643a:	900a      	str	r0, [sp, #40]	@ 0x28
 800643c:	9805      	ldr	r0, [sp, #20]
 800643e:	f000 fc6d 	bl	8006d1c <__mcmp>
 8006442:	9a04      	ldr	r2, [sp, #16]
 8006444:	900d      	str	r0, [sp, #52]	@ 0x34
 8006446:	0031      	movs	r1, r6
 8006448:	9803      	ldr	r0, [sp, #12]
 800644a:	f000 fc83 	bl	8006d54 <__mdiff>
 800644e:	2201      	movs	r2, #1
 8006450:	68c3      	ldr	r3, [r0, #12]
 8006452:	0004      	movs	r4, r0
 8006454:	3530      	adds	r5, #48	@ 0x30
 8006456:	9209      	str	r2, [sp, #36]	@ 0x24
 8006458:	2b00      	cmp	r3, #0
 800645a:	d104      	bne.n	8006466 <_dtoa_r+0xa42>
 800645c:	0001      	movs	r1, r0
 800645e:	9805      	ldr	r0, [sp, #20]
 8006460:	f000 fc5c 	bl	8006d1c <__mcmp>
 8006464:	9009      	str	r0, [sp, #36]	@ 0x24
 8006466:	0021      	movs	r1, r4
 8006468:	9803      	ldr	r0, [sp, #12]
 800646a:	f000 fa15 	bl	8006898 <_Bfree>
 800646e:	9b06      	ldr	r3, [sp, #24]
 8006470:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006472:	1c5c      	adds	r4, r3, #1
 8006474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006476:	4313      	orrs	r3, r2
 8006478:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800647a:	4313      	orrs	r3, r2
 800647c:	d116      	bne.n	80064ac <_dtoa_r+0xa88>
 800647e:	2d39      	cmp	r5, #57	@ 0x39
 8006480:	d02f      	beq.n	80064e2 <_dtoa_r+0xabe>
 8006482:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006484:	2b00      	cmp	r3, #0
 8006486:	dd01      	ble.n	800648c <_dtoa_r+0xa68>
 8006488:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800648a:	3531      	adds	r5, #49	@ 0x31
 800648c:	9b06      	ldr	r3, [sp, #24]
 800648e:	701d      	strb	r5, [r3, #0]
 8006490:	e532      	b.n	8005ef8 <_dtoa_r+0x4d4>
 8006492:	46c0      	nop			@ (mov r8, r8)
 8006494:	40240000 	.word	0x40240000
 8006498:	00000433 	.word	0x00000433
 800649c:	7ff00000 	.word	0x7ff00000
 80064a0:	080078b4 	.word	0x080078b4
 80064a4:	0800785c 	.word	0x0800785c
 80064a8:	000002ef 	.word	0x000002ef
 80064ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	db04      	blt.n	80064bc <_dtoa_r+0xa98>
 80064b2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80064b4:	4313      	orrs	r3, r2
 80064b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80064b8:	4313      	orrs	r3, r2
 80064ba:	d11e      	bne.n	80064fa <_dtoa_r+0xad6>
 80064bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064be:	2b00      	cmp	r3, #0
 80064c0:	dde4      	ble.n	800648c <_dtoa_r+0xa68>
 80064c2:	9905      	ldr	r1, [sp, #20]
 80064c4:	2201      	movs	r2, #1
 80064c6:	9803      	ldr	r0, [sp, #12]
 80064c8:	f000 fbbc 	bl	8006c44 <__lshift>
 80064cc:	0031      	movs	r1, r6
 80064ce:	9005      	str	r0, [sp, #20]
 80064d0:	f000 fc24 	bl	8006d1c <__mcmp>
 80064d4:	2800      	cmp	r0, #0
 80064d6:	dc02      	bgt.n	80064de <_dtoa_r+0xaba>
 80064d8:	d1d8      	bne.n	800648c <_dtoa_r+0xa68>
 80064da:	07eb      	lsls	r3, r5, #31
 80064dc:	d5d6      	bpl.n	800648c <_dtoa_r+0xa68>
 80064de:	2d39      	cmp	r5, #57	@ 0x39
 80064e0:	d1d2      	bne.n	8006488 <_dtoa_r+0xa64>
 80064e2:	2339      	movs	r3, #57	@ 0x39
 80064e4:	9a06      	ldr	r2, [sp, #24]
 80064e6:	7013      	strb	r3, [r2, #0]
 80064e8:	0023      	movs	r3, r4
 80064ea:	001c      	movs	r4, r3
 80064ec:	3b01      	subs	r3, #1
 80064ee:	781a      	ldrb	r2, [r3, #0]
 80064f0:	2a39      	cmp	r2, #57	@ 0x39
 80064f2:	d050      	beq.n	8006596 <_dtoa_r+0xb72>
 80064f4:	3201      	adds	r2, #1
 80064f6:	701a      	strb	r2, [r3, #0]
 80064f8:	e4fe      	b.n	8005ef8 <_dtoa_r+0x4d4>
 80064fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	dd03      	ble.n	8006508 <_dtoa_r+0xae4>
 8006500:	2d39      	cmp	r5, #57	@ 0x39
 8006502:	d0ee      	beq.n	80064e2 <_dtoa_r+0xabe>
 8006504:	3501      	adds	r5, #1
 8006506:	e7c1      	b.n	800648c <_dtoa_r+0xa68>
 8006508:	9b06      	ldr	r3, [sp, #24]
 800650a:	9a06      	ldr	r2, [sp, #24]
 800650c:	701d      	strb	r5, [r3, #0]
 800650e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006510:	4293      	cmp	r3, r2
 8006512:	d02b      	beq.n	800656c <_dtoa_r+0xb48>
 8006514:	2300      	movs	r3, #0
 8006516:	220a      	movs	r2, #10
 8006518:	9905      	ldr	r1, [sp, #20]
 800651a:	9803      	ldr	r0, [sp, #12]
 800651c:	f000 f9e0 	bl	80068e0 <__multadd>
 8006520:	9b04      	ldr	r3, [sp, #16]
 8006522:	9005      	str	r0, [sp, #20]
 8006524:	429f      	cmp	r7, r3
 8006526:	d109      	bne.n	800653c <_dtoa_r+0xb18>
 8006528:	0039      	movs	r1, r7
 800652a:	2300      	movs	r3, #0
 800652c:	220a      	movs	r2, #10
 800652e:	9803      	ldr	r0, [sp, #12]
 8006530:	f000 f9d6 	bl	80068e0 <__multadd>
 8006534:	0007      	movs	r7, r0
 8006536:	9004      	str	r0, [sp, #16]
 8006538:	9406      	str	r4, [sp, #24]
 800653a:	e778      	b.n	800642e <_dtoa_r+0xa0a>
 800653c:	0039      	movs	r1, r7
 800653e:	2300      	movs	r3, #0
 8006540:	220a      	movs	r2, #10
 8006542:	9803      	ldr	r0, [sp, #12]
 8006544:	f000 f9cc 	bl	80068e0 <__multadd>
 8006548:	2300      	movs	r3, #0
 800654a:	0007      	movs	r7, r0
 800654c:	220a      	movs	r2, #10
 800654e:	9904      	ldr	r1, [sp, #16]
 8006550:	9803      	ldr	r0, [sp, #12]
 8006552:	f000 f9c5 	bl	80068e0 <__multadd>
 8006556:	9004      	str	r0, [sp, #16]
 8006558:	e7ee      	b.n	8006538 <_dtoa_r+0xb14>
 800655a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800655c:	2401      	movs	r4, #1
 800655e:	2b00      	cmp	r3, #0
 8006560:	dd00      	ble.n	8006564 <_dtoa_r+0xb40>
 8006562:	001c      	movs	r4, r3
 8006564:	9704      	str	r7, [sp, #16]
 8006566:	2700      	movs	r7, #0
 8006568:	9b08      	ldr	r3, [sp, #32]
 800656a:	191c      	adds	r4, r3, r4
 800656c:	9905      	ldr	r1, [sp, #20]
 800656e:	2201      	movs	r2, #1
 8006570:	9803      	ldr	r0, [sp, #12]
 8006572:	f000 fb67 	bl	8006c44 <__lshift>
 8006576:	0031      	movs	r1, r6
 8006578:	9005      	str	r0, [sp, #20]
 800657a:	f000 fbcf 	bl	8006d1c <__mcmp>
 800657e:	2800      	cmp	r0, #0
 8006580:	dcb2      	bgt.n	80064e8 <_dtoa_r+0xac4>
 8006582:	d101      	bne.n	8006588 <_dtoa_r+0xb64>
 8006584:	07ed      	lsls	r5, r5, #31
 8006586:	d4af      	bmi.n	80064e8 <_dtoa_r+0xac4>
 8006588:	0023      	movs	r3, r4
 800658a:	001c      	movs	r4, r3
 800658c:	3b01      	subs	r3, #1
 800658e:	781a      	ldrb	r2, [r3, #0]
 8006590:	2a30      	cmp	r2, #48	@ 0x30
 8006592:	d0fa      	beq.n	800658a <_dtoa_r+0xb66>
 8006594:	e4b0      	b.n	8005ef8 <_dtoa_r+0x4d4>
 8006596:	9a08      	ldr	r2, [sp, #32]
 8006598:	429a      	cmp	r2, r3
 800659a:	d1a6      	bne.n	80064ea <_dtoa_r+0xac6>
 800659c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800659e:	3301      	adds	r3, #1
 80065a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80065a2:	2331      	movs	r3, #49	@ 0x31
 80065a4:	7013      	strb	r3, [r2, #0]
 80065a6:	e4a7      	b.n	8005ef8 <_dtoa_r+0x4d4>
 80065a8:	4b14      	ldr	r3, [pc, #80]	@ (80065fc <_dtoa_r+0xbd8>)
 80065aa:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80065ac:	9308      	str	r3, [sp, #32]
 80065ae:	4b14      	ldr	r3, [pc, #80]	@ (8006600 <_dtoa_r+0xbdc>)
 80065b0:	2a00      	cmp	r2, #0
 80065b2:	d001      	beq.n	80065b8 <_dtoa_r+0xb94>
 80065b4:	f7ff fa7e 	bl	8005ab4 <_dtoa_r+0x90>
 80065b8:	f7ff fa7e 	bl	8005ab8 <_dtoa_r+0x94>
 80065bc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80065be:	2b01      	cmp	r3, #1
 80065c0:	dc00      	bgt.n	80065c4 <_dtoa_r+0xba0>
 80065c2:	e648      	b.n	8006256 <_dtoa_r+0x832>
 80065c4:	2001      	movs	r0, #1
 80065c6:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80065c8:	e665      	b.n	8006296 <_dtoa_r+0x872>
 80065ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	dc00      	bgt.n	80065d2 <_dtoa_r+0xbae>
 80065d0:	e6a9      	b.n	8006326 <_dtoa_r+0x902>
 80065d2:	2400      	movs	r4, #0
 80065d4:	0031      	movs	r1, r6
 80065d6:	9805      	ldr	r0, [sp, #20]
 80065d8:	f7ff f99e 	bl	8005918 <quorem>
 80065dc:	9b08      	ldr	r3, [sp, #32]
 80065de:	3030      	adds	r0, #48	@ 0x30
 80065e0:	5518      	strb	r0, [r3, r4]
 80065e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065e4:	3401      	adds	r4, #1
 80065e6:	0005      	movs	r5, r0
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	ddb6      	ble.n	800655a <_dtoa_r+0xb36>
 80065ec:	2300      	movs	r3, #0
 80065ee:	220a      	movs	r2, #10
 80065f0:	9905      	ldr	r1, [sp, #20]
 80065f2:	9803      	ldr	r0, [sp, #12]
 80065f4:	f000 f974 	bl	80068e0 <__multadd>
 80065f8:	9005      	str	r0, [sp, #20]
 80065fa:	e7eb      	b.n	80065d4 <_dtoa_r+0xbb0>
 80065fc:	08007838 	.word	0x08007838
 8006600:	08007840 	.word	0x08007840

08006604 <_free_r>:
 8006604:	b570      	push	{r4, r5, r6, lr}
 8006606:	0005      	movs	r5, r0
 8006608:	1e0c      	subs	r4, r1, #0
 800660a:	d010      	beq.n	800662e <_free_r+0x2a>
 800660c:	3c04      	subs	r4, #4
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	da00      	bge.n	8006616 <_free_r+0x12>
 8006614:	18e4      	adds	r4, r4, r3
 8006616:	0028      	movs	r0, r5
 8006618:	f000 f8ea 	bl	80067f0 <__malloc_lock>
 800661c:	4a1d      	ldr	r2, [pc, #116]	@ (8006694 <_free_r+0x90>)
 800661e:	6813      	ldr	r3, [r2, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d105      	bne.n	8006630 <_free_r+0x2c>
 8006624:	6063      	str	r3, [r4, #4]
 8006626:	6014      	str	r4, [r2, #0]
 8006628:	0028      	movs	r0, r5
 800662a:	f000 f8e9 	bl	8006800 <__malloc_unlock>
 800662e:	bd70      	pop	{r4, r5, r6, pc}
 8006630:	42a3      	cmp	r3, r4
 8006632:	d908      	bls.n	8006646 <_free_r+0x42>
 8006634:	6820      	ldr	r0, [r4, #0]
 8006636:	1821      	adds	r1, r4, r0
 8006638:	428b      	cmp	r3, r1
 800663a:	d1f3      	bne.n	8006624 <_free_r+0x20>
 800663c:	6819      	ldr	r1, [r3, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	1809      	adds	r1, r1, r0
 8006642:	6021      	str	r1, [r4, #0]
 8006644:	e7ee      	b.n	8006624 <_free_r+0x20>
 8006646:	001a      	movs	r2, r3
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <_free_r+0x4e>
 800664e:	42a3      	cmp	r3, r4
 8006650:	d9f9      	bls.n	8006646 <_free_r+0x42>
 8006652:	6811      	ldr	r1, [r2, #0]
 8006654:	1850      	adds	r0, r2, r1
 8006656:	42a0      	cmp	r0, r4
 8006658:	d10b      	bne.n	8006672 <_free_r+0x6e>
 800665a:	6820      	ldr	r0, [r4, #0]
 800665c:	1809      	adds	r1, r1, r0
 800665e:	1850      	adds	r0, r2, r1
 8006660:	6011      	str	r1, [r2, #0]
 8006662:	4283      	cmp	r3, r0
 8006664:	d1e0      	bne.n	8006628 <_free_r+0x24>
 8006666:	6818      	ldr	r0, [r3, #0]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	1841      	adds	r1, r0, r1
 800666c:	6011      	str	r1, [r2, #0]
 800666e:	6053      	str	r3, [r2, #4]
 8006670:	e7da      	b.n	8006628 <_free_r+0x24>
 8006672:	42a0      	cmp	r0, r4
 8006674:	d902      	bls.n	800667c <_free_r+0x78>
 8006676:	230c      	movs	r3, #12
 8006678:	602b      	str	r3, [r5, #0]
 800667a:	e7d5      	b.n	8006628 <_free_r+0x24>
 800667c:	6820      	ldr	r0, [r4, #0]
 800667e:	1821      	adds	r1, r4, r0
 8006680:	428b      	cmp	r3, r1
 8006682:	d103      	bne.n	800668c <_free_r+0x88>
 8006684:	6819      	ldr	r1, [r3, #0]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	1809      	adds	r1, r1, r0
 800668a:	6021      	str	r1, [r4, #0]
 800668c:	6063      	str	r3, [r4, #4]
 800668e:	6054      	str	r4, [r2, #4]
 8006690:	e7ca      	b.n	8006628 <_free_r+0x24>
 8006692:	46c0      	nop			@ (mov r8, r8)
 8006694:	20000410 	.word	0x20000410

08006698 <malloc>:
 8006698:	b510      	push	{r4, lr}
 800669a:	4b03      	ldr	r3, [pc, #12]	@ (80066a8 <malloc+0x10>)
 800669c:	0001      	movs	r1, r0
 800669e:	6818      	ldr	r0, [r3, #0]
 80066a0:	f000 f826 	bl	80066f0 <_malloc_r>
 80066a4:	bd10      	pop	{r4, pc}
 80066a6:	46c0      	nop			@ (mov r8, r8)
 80066a8:	20000018 	.word	0x20000018

080066ac <sbrk_aligned>:
 80066ac:	b570      	push	{r4, r5, r6, lr}
 80066ae:	4e0f      	ldr	r6, [pc, #60]	@ (80066ec <sbrk_aligned+0x40>)
 80066b0:	000d      	movs	r5, r1
 80066b2:	6831      	ldr	r1, [r6, #0]
 80066b4:	0004      	movs	r4, r0
 80066b6:	2900      	cmp	r1, #0
 80066b8:	d102      	bne.n	80066c0 <sbrk_aligned+0x14>
 80066ba:	f000 fedb 	bl	8007474 <_sbrk_r>
 80066be:	6030      	str	r0, [r6, #0]
 80066c0:	0029      	movs	r1, r5
 80066c2:	0020      	movs	r0, r4
 80066c4:	f000 fed6 	bl	8007474 <_sbrk_r>
 80066c8:	1c43      	adds	r3, r0, #1
 80066ca:	d103      	bne.n	80066d4 <sbrk_aligned+0x28>
 80066cc:	2501      	movs	r5, #1
 80066ce:	426d      	negs	r5, r5
 80066d0:	0028      	movs	r0, r5
 80066d2:	bd70      	pop	{r4, r5, r6, pc}
 80066d4:	2303      	movs	r3, #3
 80066d6:	1cc5      	adds	r5, r0, #3
 80066d8:	439d      	bics	r5, r3
 80066da:	42a8      	cmp	r0, r5
 80066dc:	d0f8      	beq.n	80066d0 <sbrk_aligned+0x24>
 80066de:	1a29      	subs	r1, r5, r0
 80066e0:	0020      	movs	r0, r4
 80066e2:	f000 fec7 	bl	8007474 <_sbrk_r>
 80066e6:	3001      	adds	r0, #1
 80066e8:	d1f2      	bne.n	80066d0 <sbrk_aligned+0x24>
 80066ea:	e7ef      	b.n	80066cc <sbrk_aligned+0x20>
 80066ec:	2000040c 	.word	0x2000040c

080066f0 <_malloc_r>:
 80066f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066f2:	2203      	movs	r2, #3
 80066f4:	1ccb      	adds	r3, r1, #3
 80066f6:	4393      	bics	r3, r2
 80066f8:	3308      	adds	r3, #8
 80066fa:	0005      	movs	r5, r0
 80066fc:	001f      	movs	r7, r3
 80066fe:	2b0c      	cmp	r3, #12
 8006700:	d234      	bcs.n	800676c <_malloc_r+0x7c>
 8006702:	270c      	movs	r7, #12
 8006704:	42b9      	cmp	r1, r7
 8006706:	d833      	bhi.n	8006770 <_malloc_r+0x80>
 8006708:	0028      	movs	r0, r5
 800670a:	f000 f871 	bl	80067f0 <__malloc_lock>
 800670e:	4e37      	ldr	r6, [pc, #220]	@ (80067ec <_malloc_r+0xfc>)
 8006710:	6833      	ldr	r3, [r6, #0]
 8006712:	001c      	movs	r4, r3
 8006714:	2c00      	cmp	r4, #0
 8006716:	d12f      	bne.n	8006778 <_malloc_r+0x88>
 8006718:	0039      	movs	r1, r7
 800671a:	0028      	movs	r0, r5
 800671c:	f7ff ffc6 	bl	80066ac <sbrk_aligned>
 8006720:	0004      	movs	r4, r0
 8006722:	1c43      	adds	r3, r0, #1
 8006724:	d15f      	bne.n	80067e6 <_malloc_r+0xf6>
 8006726:	6834      	ldr	r4, [r6, #0]
 8006728:	9400      	str	r4, [sp, #0]
 800672a:	9b00      	ldr	r3, [sp, #0]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d14a      	bne.n	80067c6 <_malloc_r+0xd6>
 8006730:	2c00      	cmp	r4, #0
 8006732:	d052      	beq.n	80067da <_malloc_r+0xea>
 8006734:	6823      	ldr	r3, [r4, #0]
 8006736:	0028      	movs	r0, r5
 8006738:	18e3      	adds	r3, r4, r3
 800673a:	9900      	ldr	r1, [sp, #0]
 800673c:	9301      	str	r3, [sp, #4]
 800673e:	f000 fe99 	bl	8007474 <_sbrk_r>
 8006742:	9b01      	ldr	r3, [sp, #4]
 8006744:	4283      	cmp	r3, r0
 8006746:	d148      	bne.n	80067da <_malloc_r+0xea>
 8006748:	6823      	ldr	r3, [r4, #0]
 800674a:	0028      	movs	r0, r5
 800674c:	1aff      	subs	r7, r7, r3
 800674e:	0039      	movs	r1, r7
 8006750:	f7ff ffac 	bl	80066ac <sbrk_aligned>
 8006754:	3001      	adds	r0, #1
 8006756:	d040      	beq.n	80067da <_malloc_r+0xea>
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	19db      	adds	r3, r3, r7
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	6833      	ldr	r3, [r6, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	2a00      	cmp	r2, #0
 8006764:	d133      	bne.n	80067ce <_malloc_r+0xde>
 8006766:	9b00      	ldr	r3, [sp, #0]
 8006768:	6033      	str	r3, [r6, #0]
 800676a:	e019      	b.n	80067a0 <_malloc_r+0xb0>
 800676c:	2b00      	cmp	r3, #0
 800676e:	dac9      	bge.n	8006704 <_malloc_r+0x14>
 8006770:	230c      	movs	r3, #12
 8006772:	602b      	str	r3, [r5, #0]
 8006774:	2000      	movs	r0, #0
 8006776:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006778:	6821      	ldr	r1, [r4, #0]
 800677a:	1bc9      	subs	r1, r1, r7
 800677c:	d420      	bmi.n	80067c0 <_malloc_r+0xd0>
 800677e:	290b      	cmp	r1, #11
 8006780:	d90a      	bls.n	8006798 <_malloc_r+0xa8>
 8006782:	19e2      	adds	r2, r4, r7
 8006784:	6027      	str	r7, [r4, #0]
 8006786:	42a3      	cmp	r3, r4
 8006788:	d104      	bne.n	8006794 <_malloc_r+0xa4>
 800678a:	6032      	str	r2, [r6, #0]
 800678c:	6863      	ldr	r3, [r4, #4]
 800678e:	6011      	str	r1, [r2, #0]
 8006790:	6053      	str	r3, [r2, #4]
 8006792:	e005      	b.n	80067a0 <_malloc_r+0xb0>
 8006794:	605a      	str	r2, [r3, #4]
 8006796:	e7f9      	b.n	800678c <_malloc_r+0x9c>
 8006798:	6862      	ldr	r2, [r4, #4]
 800679a:	42a3      	cmp	r3, r4
 800679c:	d10e      	bne.n	80067bc <_malloc_r+0xcc>
 800679e:	6032      	str	r2, [r6, #0]
 80067a0:	0028      	movs	r0, r5
 80067a2:	f000 f82d 	bl	8006800 <__malloc_unlock>
 80067a6:	0020      	movs	r0, r4
 80067a8:	2207      	movs	r2, #7
 80067aa:	300b      	adds	r0, #11
 80067ac:	1d23      	adds	r3, r4, #4
 80067ae:	4390      	bics	r0, r2
 80067b0:	1ac2      	subs	r2, r0, r3
 80067b2:	4298      	cmp	r0, r3
 80067b4:	d0df      	beq.n	8006776 <_malloc_r+0x86>
 80067b6:	1a1b      	subs	r3, r3, r0
 80067b8:	50a3      	str	r3, [r4, r2]
 80067ba:	e7dc      	b.n	8006776 <_malloc_r+0x86>
 80067bc:	605a      	str	r2, [r3, #4]
 80067be:	e7ef      	b.n	80067a0 <_malloc_r+0xb0>
 80067c0:	0023      	movs	r3, r4
 80067c2:	6864      	ldr	r4, [r4, #4]
 80067c4:	e7a6      	b.n	8006714 <_malloc_r+0x24>
 80067c6:	9c00      	ldr	r4, [sp, #0]
 80067c8:	6863      	ldr	r3, [r4, #4]
 80067ca:	9300      	str	r3, [sp, #0]
 80067cc:	e7ad      	b.n	800672a <_malloc_r+0x3a>
 80067ce:	001a      	movs	r2, r3
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	42a3      	cmp	r3, r4
 80067d4:	d1fb      	bne.n	80067ce <_malloc_r+0xde>
 80067d6:	2300      	movs	r3, #0
 80067d8:	e7da      	b.n	8006790 <_malloc_r+0xa0>
 80067da:	230c      	movs	r3, #12
 80067dc:	0028      	movs	r0, r5
 80067de:	602b      	str	r3, [r5, #0]
 80067e0:	f000 f80e 	bl	8006800 <__malloc_unlock>
 80067e4:	e7c6      	b.n	8006774 <_malloc_r+0x84>
 80067e6:	6007      	str	r7, [r0, #0]
 80067e8:	e7da      	b.n	80067a0 <_malloc_r+0xb0>
 80067ea:	46c0      	nop			@ (mov r8, r8)
 80067ec:	20000410 	.word	0x20000410

080067f0 <__malloc_lock>:
 80067f0:	b510      	push	{r4, lr}
 80067f2:	4802      	ldr	r0, [pc, #8]	@ (80067fc <__malloc_lock+0xc>)
 80067f4:	f7ff f883 	bl	80058fe <__retarget_lock_acquire_recursive>
 80067f8:	bd10      	pop	{r4, pc}
 80067fa:	46c0      	nop			@ (mov r8, r8)
 80067fc:	20000408 	.word	0x20000408

08006800 <__malloc_unlock>:
 8006800:	b510      	push	{r4, lr}
 8006802:	4802      	ldr	r0, [pc, #8]	@ (800680c <__malloc_unlock+0xc>)
 8006804:	f7ff f87c 	bl	8005900 <__retarget_lock_release_recursive>
 8006808:	bd10      	pop	{r4, pc}
 800680a:	46c0      	nop			@ (mov r8, r8)
 800680c:	20000408 	.word	0x20000408

08006810 <_Balloc>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	69c5      	ldr	r5, [r0, #28]
 8006814:	0006      	movs	r6, r0
 8006816:	000c      	movs	r4, r1
 8006818:	2d00      	cmp	r5, #0
 800681a:	d10e      	bne.n	800683a <_Balloc+0x2a>
 800681c:	2010      	movs	r0, #16
 800681e:	f7ff ff3b 	bl	8006698 <malloc>
 8006822:	1e02      	subs	r2, r0, #0
 8006824:	61f0      	str	r0, [r6, #28]
 8006826:	d104      	bne.n	8006832 <_Balloc+0x22>
 8006828:	216b      	movs	r1, #107	@ 0x6b
 800682a:	4b19      	ldr	r3, [pc, #100]	@ (8006890 <_Balloc+0x80>)
 800682c:	4819      	ldr	r0, [pc, #100]	@ (8006894 <_Balloc+0x84>)
 800682e:	f000 fe3d 	bl	80074ac <__assert_func>
 8006832:	6045      	str	r5, [r0, #4]
 8006834:	6085      	str	r5, [r0, #8]
 8006836:	6005      	str	r5, [r0, #0]
 8006838:	60c5      	str	r5, [r0, #12]
 800683a:	69f5      	ldr	r5, [r6, #28]
 800683c:	68eb      	ldr	r3, [r5, #12]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d013      	beq.n	800686a <_Balloc+0x5a>
 8006842:	69f3      	ldr	r3, [r6, #28]
 8006844:	00a2      	lsls	r2, r4, #2
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	189b      	adds	r3, r3, r2
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	2800      	cmp	r0, #0
 800684e:	d118      	bne.n	8006882 <_Balloc+0x72>
 8006850:	2101      	movs	r1, #1
 8006852:	000d      	movs	r5, r1
 8006854:	40a5      	lsls	r5, r4
 8006856:	1d6a      	adds	r2, r5, #5
 8006858:	0030      	movs	r0, r6
 800685a:	0092      	lsls	r2, r2, #2
 800685c:	f000 fe44 	bl	80074e8 <_calloc_r>
 8006860:	2800      	cmp	r0, #0
 8006862:	d00c      	beq.n	800687e <_Balloc+0x6e>
 8006864:	6044      	str	r4, [r0, #4]
 8006866:	6085      	str	r5, [r0, #8]
 8006868:	e00d      	b.n	8006886 <_Balloc+0x76>
 800686a:	2221      	movs	r2, #33	@ 0x21
 800686c:	2104      	movs	r1, #4
 800686e:	0030      	movs	r0, r6
 8006870:	f000 fe3a 	bl	80074e8 <_calloc_r>
 8006874:	69f3      	ldr	r3, [r6, #28]
 8006876:	60e8      	str	r0, [r5, #12]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1e1      	bne.n	8006842 <_Balloc+0x32>
 800687e:	2000      	movs	r0, #0
 8006880:	bd70      	pop	{r4, r5, r6, pc}
 8006882:	6802      	ldr	r2, [r0, #0]
 8006884:	601a      	str	r2, [r3, #0]
 8006886:	2300      	movs	r3, #0
 8006888:	6103      	str	r3, [r0, #16]
 800688a:	60c3      	str	r3, [r0, #12]
 800688c:	e7f8      	b.n	8006880 <_Balloc+0x70>
 800688e:	46c0      	nop			@ (mov r8, r8)
 8006890:	08007845 	.word	0x08007845
 8006894:	080078c5 	.word	0x080078c5

08006898 <_Bfree>:
 8006898:	b570      	push	{r4, r5, r6, lr}
 800689a:	69c6      	ldr	r6, [r0, #28]
 800689c:	0005      	movs	r5, r0
 800689e:	000c      	movs	r4, r1
 80068a0:	2e00      	cmp	r6, #0
 80068a2:	d10e      	bne.n	80068c2 <_Bfree+0x2a>
 80068a4:	2010      	movs	r0, #16
 80068a6:	f7ff fef7 	bl	8006698 <malloc>
 80068aa:	1e02      	subs	r2, r0, #0
 80068ac:	61e8      	str	r0, [r5, #28]
 80068ae:	d104      	bne.n	80068ba <_Bfree+0x22>
 80068b0:	218f      	movs	r1, #143	@ 0x8f
 80068b2:	4b09      	ldr	r3, [pc, #36]	@ (80068d8 <_Bfree+0x40>)
 80068b4:	4809      	ldr	r0, [pc, #36]	@ (80068dc <_Bfree+0x44>)
 80068b6:	f000 fdf9 	bl	80074ac <__assert_func>
 80068ba:	6046      	str	r6, [r0, #4]
 80068bc:	6086      	str	r6, [r0, #8]
 80068be:	6006      	str	r6, [r0, #0]
 80068c0:	60c6      	str	r6, [r0, #12]
 80068c2:	2c00      	cmp	r4, #0
 80068c4:	d007      	beq.n	80068d6 <_Bfree+0x3e>
 80068c6:	69eb      	ldr	r3, [r5, #28]
 80068c8:	6862      	ldr	r2, [r4, #4]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	0092      	lsls	r2, r2, #2
 80068ce:	189b      	adds	r3, r3, r2
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	6022      	str	r2, [r4, #0]
 80068d4:	601c      	str	r4, [r3, #0]
 80068d6:	bd70      	pop	{r4, r5, r6, pc}
 80068d8:	08007845 	.word	0x08007845
 80068dc:	080078c5 	.word	0x080078c5

080068e0 <__multadd>:
 80068e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068e2:	000f      	movs	r7, r1
 80068e4:	9001      	str	r0, [sp, #4]
 80068e6:	000c      	movs	r4, r1
 80068e8:	001e      	movs	r6, r3
 80068ea:	2000      	movs	r0, #0
 80068ec:	690d      	ldr	r5, [r1, #16]
 80068ee:	3714      	adds	r7, #20
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	3001      	adds	r0, #1
 80068f4:	b299      	uxth	r1, r3
 80068f6:	4351      	muls	r1, r2
 80068f8:	0c1b      	lsrs	r3, r3, #16
 80068fa:	4353      	muls	r3, r2
 80068fc:	1989      	adds	r1, r1, r6
 80068fe:	0c0e      	lsrs	r6, r1, #16
 8006900:	199b      	adds	r3, r3, r6
 8006902:	0c1e      	lsrs	r6, r3, #16
 8006904:	b289      	uxth	r1, r1
 8006906:	041b      	lsls	r3, r3, #16
 8006908:	185b      	adds	r3, r3, r1
 800690a:	c708      	stmia	r7!, {r3}
 800690c:	4285      	cmp	r5, r0
 800690e:	dcef      	bgt.n	80068f0 <__multadd+0x10>
 8006910:	2e00      	cmp	r6, #0
 8006912:	d022      	beq.n	800695a <__multadd+0x7a>
 8006914:	68a3      	ldr	r3, [r4, #8]
 8006916:	42ab      	cmp	r3, r5
 8006918:	dc19      	bgt.n	800694e <__multadd+0x6e>
 800691a:	6861      	ldr	r1, [r4, #4]
 800691c:	9801      	ldr	r0, [sp, #4]
 800691e:	3101      	adds	r1, #1
 8006920:	f7ff ff76 	bl	8006810 <_Balloc>
 8006924:	1e07      	subs	r7, r0, #0
 8006926:	d105      	bne.n	8006934 <__multadd+0x54>
 8006928:	003a      	movs	r2, r7
 800692a:	21ba      	movs	r1, #186	@ 0xba
 800692c:	4b0c      	ldr	r3, [pc, #48]	@ (8006960 <__multadd+0x80>)
 800692e:	480d      	ldr	r0, [pc, #52]	@ (8006964 <__multadd+0x84>)
 8006930:	f000 fdbc 	bl	80074ac <__assert_func>
 8006934:	0021      	movs	r1, r4
 8006936:	6922      	ldr	r2, [r4, #16]
 8006938:	310c      	adds	r1, #12
 800693a:	3202      	adds	r2, #2
 800693c:	0092      	lsls	r2, r2, #2
 800693e:	300c      	adds	r0, #12
 8006940:	f000 fdaa 	bl	8007498 <memcpy>
 8006944:	0021      	movs	r1, r4
 8006946:	9801      	ldr	r0, [sp, #4]
 8006948:	f7ff ffa6 	bl	8006898 <_Bfree>
 800694c:	003c      	movs	r4, r7
 800694e:	1d2b      	adds	r3, r5, #4
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	18e3      	adds	r3, r4, r3
 8006954:	3501      	adds	r5, #1
 8006956:	605e      	str	r6, [r3, #4]
 8006958:	6125      	str	r5, [r4, #16]
 800695a:	0020      	movs	r0, r4
 800695c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800695e:	46c0      	nop			@ (mov r8, r8)
 8006960:	080078b4 	.word	0x080078b4
 8006964:	080078c5 	.word	0x080078c5

08006968 <__hi0bits>:
 8006968:	2280      	movs	r2, #128	@ 0x80
 800696a:	0003      	movs	r3, r0
 800696c:	0252      	lsls	r2, r2, #9
 800696e:	2000      	movs	r0, #0
 8006970:	4293      	cmp	r3, r2
 8006972:	d201      	bcs.n	8006978 <__hi0bits+0x10>
 8006974:	041b      	lsls	r3, r3, #16
 8006976:	3010      	adds	r0, #16
 8006978:	2280      	movs	r2, #128	@ 0x80
 800697a:	0452      	lsls	r2, r2, #17
 800697c:	4293      	cmp	r3, r2
 800697e:	d201      	bcs.n	8006984 <__hi0bits+0x1c>
 8006980:	3008      	adds	r0, #8
 8006982:	021b      	lsls	r3, r3, #8
 8006984:	2280      	movs	r2, #128	@ 0x80
 8006986:	0552      	lsls	r2, r2, #21
 8006988:	4293      	cmp	r3, r2
 800698a:	d201      	bcs.n	8006990 <__hi0bits+0x28>
 800698c:	3004      	adds	r0, #4
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	2280      	movs	r2, #128	@ 0x80
 8006992:	05d2      	lsls	r2, r2, #23
 8006994:	4293      	cmp	r3, r2
 8006996:	d201      	bcs.n	800699c <__hi0bits+0x34>
 8006998:	3002      	adds	r0, #2
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	db03      	blt.n	80069a8 <__hi0bits+0x40>
 80069a0:	3001      	adds	r0, #1
 80069a2:	4213      	tst	r3, r2
 80069a4:	d100      	bne.n	80069a8 <__hi0bits+0x40>
 80069a6:	2020      	movs	r0, #32
 80069a8:	4770      	bx	lr

080069aa <__lo0bits>:
 80069aa:	6803      	ldr	r3, [r0, #0]
 80069ac:	0001      	movs	r1, r0
 80069ae:	2207      	movs	r2, #7
 80069b0:	0018      	movs	r0, r3
 80069b2:	4010      	ands	r0, r2
 80069b4:	4213      	tst	r3, r2
 80069b6:	d00d      	beq.n	80069d4 <__lo0bits+0x2a>
 80069b8:	3a06      	subs	r2, #6
 80069ba:	2000      	movs	r0, #0
 80069bc:	4213      	tst	r3, r2
 80069be:	d105      	bne.n	80069cc <__lo0bits+0x22>
 80069c0:	3002      	adds	r0, #2
 80069c2:	4203      	tst	r3, r0
 80069c4:	d003      	beq.n	80069ce <__lo0bits+0x24>
 80069c6:	40d3      	lsrs	r3, r2
 80069c8:	0010      	movs	r0, r2
 80069ca:	600b      	str	r3, [r1, #0]
 80069cc:	4770      	bx	lr
 80069ce:	089b      	lsrs	r3, r3, #2
 80069d0:	600b      	str	r3, [r1, #0]
 80069d2:	e7fb      	b.n	80069cc <__lo0bits+0x22>
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	2a00      	cmp	r2, #0
 80069d8:	d101      	bne.n	80069de <__lo0bits+0x34>
 80069da:	2010      	movs	r0, #16
 80069dc:	0c1b      	lsrs	r3, r3, #16
 80069de:	b2da      	uxtb	r2, r3
 80069e0:	2a00      	cmp	r2, #0
 80069e2:	d101      	bne.n	80069e8 <__lo0bits+0x3e>
 80069e4:	3008      	adds	r0, #8
 80069e6:	0a1b      	lsrs	r3, r3, #8
 80069e8:	071a      	lsls	r2, r3, #28
 80069ea:	d101      	bne.n	80069f0 <__lo0bits+0x46>
 80069ec:	3004      	adds	r0, #4
 80069ee:	091b      	lsrs	r3, r3, #4
 80069f0:	079a      	lsls	r2, r3, #30
 80069f2:	d101      	bne.n	80069f8 <__lo0bits+0x4e>
 80069f4:	3002      	adds	r0, #2
 80069f6:	089b      	lsrs	r3, r3, #2
 80069f8:	07da      	lsls	r2, r3, #31
 80069fa:	d4e9      	bmi.n	80069d0 <__lo0bits+0x26>
 80069fc:	3001      	adds	r0, #1
 80069fe:	085b      	lsrs	r3, r3, #1
 8006a00:	d1e6      	bne.n	80069d0 <__lo0bits+0x26>
 8006a02:	2020      	movs	r0, #32
 8006a04:	e7e2      	b.n	80069cc <__lo0bits+0x22>
	...

08006a08 <__i2b>:
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	000c      	movs	r4, r1
 8006a0c:	2101      	movs	r1, #1
 8006a0e:	f7ff feff 	bl	8006810 <_Balloc>
 8006a12:	2800      	cmp	r0, #0
 8006a14:	d107      	bne.n	8006a26 <__i2b+0x1e>
 8006a16:	2146      	movs	r1, #70	@ 0x46
 8006a18:	4c05      	ldr	r4, [pc, #20]	@ (8006a30 <__i2b+0x28>)
 8006a1a:	0002      	movs	r2, r0
 8006a1c:	4b05      	ldr	r3, [pc, #20]	@ (8006a34 <__i2b+0x2c>)
 8006a1e:	0020      	movs	r0, r4
 8006a20:	31ff      	adds	r1, #255	@ 0xff
 8006a22:	f000 fd43 	bl	80074ac <__assert_func>
 8006a26:	2301      	movs	r3, #1
 8006a28:	6144      	str	r4, [r0, #20]
 8006a2a:	6103      	str	r3, [r0, #16]
 8006a2c:	bd10      	pop	{r4, pc}
 8006a2e:	46c0      	nop			@ (mov r8, r8)
 8006a30:	080078c5 	.word	0x080078c5
 8006a34:	080078b4 	.word	0x080078b4

08006a38 <__multiply>:
 8006a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a3a:	0014      	movs	r4, r2
 8006a3c:	690a      	ldr	r2, [r1, #16]
 8006a3e:	6923      	ldr	r3, [r4, #16]
 8006a40:	000d      	movs	r5, r1
 8006a42:	b089      	sub	sp, #36	@ 0x24
 8006a44:	429a      	cmp	r2, r3
 8006a46:	db02      	blt.n	8006a4e <__multiply+0x16>
 8006a48:	0023      	movs	r3, r4
 8006a4a:	000c      	movs	r4, r1
 8006a4c:	001d      	movs	r5, r3
 8006a4e:	6927      	ldr	r7, [r4, #16]
 8006a50:	692e      	ldr	r6, [r5, #16]
 8006a52:	6861      	ldr	r1, [r4, #4]
 8006a54:	19bb      	adds	r3, r7, r6
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	68a3      	ldr	r3, [r4, #8]
 8006a5a:	19ba      	adds	r2, r7, r6
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	da00      	bge.n	8006a62 <__multiply+0x2a>
 8006a60:	3101      	adds	r1, #1
 8006a62:	f7ff fed5 	bl	8006810 <_Balloc>
 8006a66:	4684      	mov	ip, r0
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d106      	bne.n	8006a7a <__multiply+0x42>
 8006a6c:	21b1      	movs	r1, #177	@ 0xb1
 8006a6e:	4662      	mov	r2, ip
 8006a70:	4b44      	ldr	r3, [pc, #272]	@ (8006b84 <__multiply+0x14c>)
 8006a72:	4845      	ldr	r0, [pc, #276]	@ (8006b88 <__multiply+0x150>)
 8006a74:	0049      	lsls	r1, r1, #1
 8006a76:	f000 fd19 	bl	80074ac <__assert_func>
 8006a7a:	0002      	movs	r2, r0
 8006a7c:	19bb      	adds	r3, r7, r6
 8006a7e:	3214      	adds	r2, #20
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	18d3      	adds	r3, r2, r3
 8006a84:	9301      	str	r3, [sp, #4]
 8006a86:	2100      	movs	r1, #0
 8006a88:	0013      	movs	r3, r2
 8006a8a:	9801      	ldr	r0, [sp, #4]
 8006a8c:	4283      	cmp	r3, r0
 8006a8e:	d328      	bcc.n	8006ae2 <__multiply+0xaa>
 8006a90:	0023      	movs	r3, r4
 8006a92:	00bf      	lsls	r7, r7, #2
 8006a94:	3314      	adds	r3, #20
 8006a96:	9304      	str	r3, [sp, #16]
 8006a98:	3514      	adds	r5, #20
 8006a9a:	19db      	adds	r3, r3, r7
 8006a9c:	00b6      	lsls	r6, r6, #2
 8006a9e:	9302      	str	r3, [sp, #8]
 8006aa0:	19ab      	adds	r3, r5, r6
 8006aa2:	9307      	str	r3, [sp, #28]
 8006aa4:	2304      	movs	r3, #4
 8006aa6:	9305      	str	r3, [sp, #20]
 8006aa8:	0023      	movs	r3, r4
 8006aaa:	9902      	ldr	r1, [sp, #8]
 8006aac:	3315      	adds	r3, #21
 8006aae:	4299      	cmp	r1, r3
 8006ab0:	d305      	bcc.n	8006abe <__multiply+0x86>
 8006ab2:	1b0c      	subs	r4, r1, r4
 8006ab4:	3c15      	subs	r4, #21
 8006ab6:	08a4      	lsrs	r4, r4, #2
 8006ab8:	3401      	adds	r4, #1
 8006aba:	00a3      	lsls	r3, r4, #2
 8006abc:	9305      	str	r3, [sp, #20]
 8006abe:	9b07      	ldr	r3, [sp, #28]
 8006ac0:	429d      	cmp	r5, r3
 8006ac2:	d310      	bcc.n	8006ae6 <__multiply+0xae>
 8006ac4:	9b00      	ldr	r3, [sp, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	dd05      	ble.n	8006ad6 <__multiply+0x9e>
 8006aca:	9b01      	ldr	r3, [sp, #4]
 8006acc:	3b04      	subs	r3, #4
 8006ace:	9301      	str	r3, [sp, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d052      	beq.n	8006b7c <__multiply+0x144>
 8006ad6:	4663      	mov	r3, ip
 8006ad8:	4660      	mov	r0, ip
 8006ada:	9a00      	ldr	r2, [sp, #0]
 8006adc:	611a      	str	r2, [r3, #16]
 8006ade:	b009      	add	sp, #36	@ 0x24
 8006ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ae2:	c302      	stmia	r3!, {r1}
 8006ae4:	e7d1      	b.n	8006a8a <__multiply+0x52>
 8006ae6:	682c      	ldr	r4, [r5, #0]
 8006ae8:	b2a4      	uxth	r4, r4
 8006aea:	2c00      	cmp	r4, #0
 8006aec:	d01f      	beq.n	8006b2e <__multiply+0xf6>
 8006aee:	2300      	movs	r3, #0
 8006af0:	0017      	movs	r7, r2
 8006af2:	9e04      	ldr	r6, [sp, #16]
 8006af4:	9303      	str	r3, [sp, #12]
 8006af6:	ce08      	ldmia	r6!, {r3}
 8006af8:	6839      	ldr	r1, [r7, #0]
 8006afa:	9306      	str	r3, [sp, #24]
 8006afc:	466b      	mov	r3, sp
 8006afe:	8b1b      	ldrh	r3, [r3, #24]
 8006b00:	b288      	uxth	r0, r1
 8006b02:	4363      	muls	r3, r4
 8006b04:	181b      	adds	r3, r3, r0
 8006b06:	9803      	ldr	r0, [sp, #12]
 8006b08:	0c09      	lsrs	r1, r1, #16
 8006b0a:	181b      	adds	r3, r3, r0
 8006b0c:	9806      	ldr	r0, [sp, #24]
 8006b0e:	0c00      	lsrs	r0, r0, #16
 8006b10:	4360      	muls	r0, r4
 8006b12:	1840      	adds	r0, r0, r1
 8006b14:	0c19      	lsrs	r1, r3, #16
 8006b16:	1841      	adds	r1, r0, r1
 8006b18:	0c08      	lsrs	r0, r1, #16
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	0409      	lsls	r1, r1, #16
 8006b1e:	4319      	orrs	r1, r3
 8006b20:	9b02      	ldr	r3, [sp, #8]
 8006b22:	9003      	str	r0, [sp, #12]
 8006b24:	c702      	stmia	r7!, {r1}
 8006b26:	42b3      	cmp	r3, r6
 8006b28:	d8e5      	bhi.n	8006af6 <__multiply+0xbe>
 8006b2a:	9b05      	ldr	r3, [sp, #20]
 8006b2c:	50d0      	str	r0, [r2, r3]
 8006b2e:	682c      	ldr	r4, [r5, #0]
 8006b30:	0c24      	lsrs	r4, r4, #16
 8006b32:	d020      	beq.n	8006b76 <__multiply+0x13e>
 8006b34:	2100      	movs	r1, #0
 8006b36:	0010      	movs	r0, r2
 8006b38:	6813      	ldr	r3, [r2, #0]
 8006b3a:	9e04      	ldr	r6, [sp, #16]
 8006b3c:	9103      	str	r1, [sp, #12]
 8006b3e:	6831      	ldr	r1, [r6, #0]
 8006b40:	6807      	ldr	r7, [r0, #0]
 8006b42:	b289      	uxth	r1, r1
 8006b44:	4361      	muls	r1, r4
 8006b46:	0c3f      	lsrs	r7, r7, #16
 8006b48:	19c9      	adds	r1, r1, r7
 8006b4a:	9f03      	ldr	r7, [sp, #12]
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	19c9      	adds	r1, r1, r7
 8006b50:	040f      	lsls	r7, r1, #16
 8006b52:	431f      	orrs	r7, r3
 8006b54:	6007      	str	r7, [r0, #0]
 8006b56:	ce80      	ldmia	r6!, {r7}
 8006b58:	6843      	ldr	r3, [r0, #4]
 8006b5a:	0c3f      	lsrs	r7, r7, #16
 8006b5c:	4367      	muls	r7, r4
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	0c09      	lsrs	r1, r1, #16
 8006b62:	18fb      	adds	r3, r7, r3
 8006b64:	185b      	adds	r3, r3, r1
 8006b66:	0c19      	lsrs	r1, r3, #16
 8006b68:	9103      	str	r1, [sp, #12]
 8006b6a:	9902      	ldr	r1, [sp, #8]
 8006b6c:	3004      	adds	r0, #4
 8006b6e:	42b1      	cmp	r1, r6
 8006b70:	d8e5      	bhi.n	8006b3e <__multiply+0x106>
 8006b72:	9905      	ldr	r1, [sp, #20]
 8006b74:	5053      	str	r3, [r2, r1]
 8006b76:	3504      	adds	r5, #4
 8006b78:	3204      	adds	r2, #4
 8006b7a:	e7a0      	b.n	8006abe <__multiply+0x86>
 8006b7c:	9b00      	ldr	r3, [sp, #0]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	e79f      	b.n	8006ac4 <__multiply+0x8c>
 8006b84:	080078b4 	.word	0x080078b4
 8006b88:	080078c5 	.word	0x080078c5

08006b8c <__pow5mult>:
 8006b8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b8e:	2303      	movs	r3, #3
 8006b90:	0015      	movs	r5, r2
 8006b92:	0007      	movs	r7, r0
 8006b94:	000e      	movs	r6, r1
 8006b96:	401a      	ands	r2, r3
 8006b98:	421d      	tst	r5, r3
 8006b9a:	d008      	beq.n	8006bae <__pow5mult+0x22>
 8006b9c:	4925      	ldr	r1, [pc, #148]	@ (8006c34 <__pow5mult+0xa8>)
 8006b9e:	3a01      	subs	r2, #1
 8006ba0:	0092      	lsls	r2, r2, #2
 8006ba2:	5852      	ldr	r2, [r2, r1]
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	0031      	movs	r1, r6
 8006ba8:	f7ff fe9a 	bl	80068e0 <__multadd>
 8006bac:	0006      	movs	r6, r0
 8006bae:	10ad      	asrs	r5, r5, #2
 8006bb0:	d03d      	beq.n	8006c2e <__pow5mult+0xa2>
 8006bb2:	69fc      	ldr	r4, [r7, #28]
 8006bb4:	2c00      	cmp	r4, #0
 8006bb6:	d10f      	bne.n	8006bd8 <__pow5mult+0x4c>
 8006bb8:	2010      	movs	r0, #16
 8006bba:	f7ff fd6d 	bl	8006698 <malloc>
 8006bbe:	1e02      	subs	r2, r0, #0
 8006bc0:	61f8      	str	r0, [r7, #28]
 8006bc2:	d105      	bne.n	8006bd0 <__pow5mult+0x44>
 8006bc4:	21b4      	movs	r1, #180	@ 0xb4
 8006bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8006c38 <__pow5mult+0xac>)
 8006bc8:	481c      	ldr	r0, [pc, #112]	@ (8006c3c <__pow5mult+0xb0>)
 8006bca:	31ff      	adds	r1, #255	@ 0xff
 8006bcc:	f000 fc6e 	bl	80074ac <__assert_func>
 8006bd0:	6044      	str	r4, [r0, #4]
 8006bd2:	6084      	str	r4, [r0, #8]
 8006bd4:	6004      	str	r4, [r0, #0]
 8006bd6:	60c4      	str	r4, [r0, #12]
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	689c      	ldr	r4, [r3, #8]
 8006bdc:	9301      	str	r3, [sp, #4]
 8006bde:	2c00      	cmp	r4, #0
 8006be0:	d108      	bne.n	8006bf4 <__pow5mult+0x68>
 8006be2:	0038      	movs	r0, r7
 8006be4:	4916      	ldr	r1, [pc, #88]	@ (8006c40 <__pow5mult+0xb4>)
 8006be6:	f7ff ff0f 	bl	8006a08 <__i2b>
 8006bea:	9b01      	ldr	r3, [sp, #4]
 8006bec:	0004      	movs	r4, r0
 8006bee:	6098      	str	r0, [r3, #8]
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	6003      	str	r3, [r0, #0]
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	421d      	tst	r5, r3
 8006bf8:	d00a      	beq.n	8006c10 <__pow5mult+0x84>
 8006bfa:	0031      	movs	r1, r6
 8006bfc:	0022      	movs	r2, r4
 8006bfe:	0038      	movs	r0, r7
 8006c00:	f7ff ff1a 	bl	8006a38 <__multiply>
 8006c04:	0031      	movs	r1, r6
 8006c06:	9001      	str	r0, [sp, #4]
 8006c08:	0038      	movs	r0, r7
 8006c0a:	f7ff fe45 	bl	8006898 <_Bfree>
 8006c0e:	9e01      	ldr	r6, [sp, #4]
 8006c10:	106d      	asrs	r5, r5, #1
 8006c12:	d00c      	beq.n	8006c2e <__pow5mult+0xa2>
 8006c14:	6820      	ldr	r0, [r4, #0]
 8006c16:	2800      	cmp	r0, #0
 8006c18:	d107      	bne.n	8006c2a <__pow5mult+0x9e>
 8006c1a:	0022      	movs	r2, r4
 8006c1c:	0021      	movs	r1, r4
 8006c1e:	0038      	movs	r0, r7
 8006c20:	f7ff ff0a 	bl	8006a38 <__multiply>
 8006c24:	2300      	movs	r3, #0
 8006c26:	6020      	str	r0, [r4, #0]
 8006c28:	6003      	str	r3, [r0, #0]
 8006c2a:	0004      	movs	r4, r0
 8006c2c:	e7e2      	b.n	8006bf4 <__pow5mult+0x68>
 8006c2e:	0030      	movs	r0, r6
 8006c30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c32:	46c0      	nop			@ (mov r8, r8)
 8006c34:	08007978 	.word	0x08007978
 8006c38:	08007845 	.word	0x08007845
 8006c3c:	080078c5 	.word	0x080078c5
 8006c40:	00000271 	.word	0x00000271

08006c44 <__lshift>:
 8006c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c46:	000c      	movs	r4, r1
 8006c48:	0016      	movs	r6, r2
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	1157      	asrs	r7, r2, #5
 8006c4e:	b085      	sub	sp, #20
 8006c50:	18fb      	adds	r3, r7, r3
 8006c52:	9301      	str	r3, [sp, #4]
 8006c54:	3301      	adds	r3, #1
 8006c56:	9300      	str	r3, [sp, #0]
 8006c58:	6849      	ldr	r1, [r1, #4]
 8006c5a:	68a3      	ldr	r3, [r4, #8]
 8006c5c:	9002      	str	r0, [sp, #8]
 8006c5e:	9a00      	ldr	r2, [sp, #0]
 8006c60:	4293      	cmp	r3, r2
 8006c62:	db10      	blt.n	8006c86 <__lshift+0x42>
 8006c64:	9802      	ldr	r0, [sp, #8]
 8006c66:	f7ff fdd3 	bl	8006810 <_Balloc>
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	0001      	movs	r1, r0
 8006c6e:	0005      	movs	r5, r0
 8006c70:	001a      	movs	r2, r3
 8006c72:	3114      	adds	r1, #20
 8006c74:	4298      	cmp	r0, r3
 8006c76:	d10c      	bne.n	8006c92 <__lshift+0x4e>
 8006c78:	21ef      	movs	r1, #239	@ 0xef
 8006c7a:	002a      	movs	r2, r5
 8006c7c:	4b25      	ldr	r3, [pc, #148]	@ (8006d14 <__lshift+0xd0>)
 8006c7e:	4826      	ldr	r0, [pc, #152]	@ (8006d18 <__lshift+0xd4>)
 8006c80:	0049      	lsls	r1, r1, #1
 8006c82:	f000 fc13 	bl	80074ac <__assert_func>
 8006c86:	3101      	adds	r1, #1
 8006c88:	005b      	lsls	r3, r3, #1
 8006c8a:	e7e8      	b.n	8006c5e <__lshift+0x1a>
 8006c8c:	0098      	lsls	r0, r3, #2
 8006c8e:	500a      	str	r2, [r1, r0]
 8006c90:	3301      	adds	r3, #1
 8006c92:	42bb      	cmp	r3, r7
 8006c94:	dbfa      	blt.n	8006c8c <__lshift+0x48>
 8006c96:	43fb      	mvns	r3, r7
 8006c98:	17db      	asrs	r3, r3, #31
 8006c9a:	401f      	ands	r7, r3
 8006c9c:	00bf      	lsls	r7, r7, #2
 8006c9e:	0023      	movs	r3, r4
 8006ca0:	201f      	movs	r0, #31
 8006ca2:	19c9      	adds	r1, r1, r7
 8006ca4:	0037      	movs	r7, r6
 8006ca6:	6922      	ldr	r2, [r4, #16]
 8006ca8:	3314      	adds	r3, #20
 8006caa:	0092      	lsls	r2, r2, #2
 8006cac:	189a      	adds	r2, r3, r2
 8006cae:	4007      	ands	r7, r0
 8006cb0:	4206      	tst	r6, r0
 8006cb2:	d029      	beq.n	8006d08 <__lshift+0xc4>
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	1bc0      	subs	r0, r0, r7
 8006cb8:	9003      	str	r0, [sp, #12]
 8006cba:	468c      	mov	ip, r1
 8006cbc:	2000      	movs	r0, #0
 8006cbe:	681e      	ldr	r6, [r3, #0]
 8006cc0:	40be      	lsls	r6, r7
 8006cc2:	4306      	orrs	r6, r0
 8006cc4:	4660      	mov	r0, ip
 8006cc6:	c040      	stmia	r0!, {r6}
 8006cc8:	4684      	mov	ip, r0
 8006cca:	9e03      	ldr	r6, [sp, #12]
 8006ccc:	cb01      	ldmia	r3!, {r0}
 8006cce:	40f0      	lsrs	r0, r6
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d8f4      	bhi.n	8006cbe <__lshift+0x7a>
 8006cd4:	0026      	movs	r6, r4
 8006cd6:	3615      	adds	r6, #21
 8006cd8:	2304      	movs	r3, #4
 8006cda:	42b2      	cmp	r2, r6
 8006cdc:	d304      	bcc.n	8006ce8 <__lshift+0xa4>
 8006cde:	1b13      	subs	r3, r2, r4
 8006ce0:	3b15      	subs	r3, #21
 8006ce2:	089b      	lsrs	r3, r3, #2
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	50c8      	str	r0, [r1, r3]
 8006cea:	2800      	cmp	r0, #0
 8006cec:	d002      	beq.n	8006cf4 <__lshift+0xb0>
 8006cee:	9b01      	ldr	r3, [sp, #4]
 8006cf0:	3302      	adds	r3, #2
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	9b00      	ldr	r3, [sp, #0]
 8006cf6:	9802      	ldr	r0, [sp, #8]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	0021      	movs	r1, r4
 8006cfc:	612b      	str	r3, [r5, #16]
 8006cfe:	f7ff fdcb 	bl	8006898 <_Bfree>
 8006d02:	0028      	movs	r0, r5
 8006d04:	b005      	add	sp, #20
 8006d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d08:	cb01      	ldmia	r3!, {r0}
 8006d0a:	c101      	stmia	r1!, {r0}
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d8fb      	bhi.n	8006d08 <__lshift+0xc4>
 8006d10:	e7f0      	b.n	8006cf4 <__lshift+0xb0>
 8006d12:	46c0      	nop			@ (mov r8, r8)
 8006d14:	080078b4 	.word	0x080078b4
 8006d18:	080078c5 	.word	0x080078c5

08006d1c <__mcmp>:
 8006d1c:	b530      	push	{r4, r5, lr}
 8006d1e:	690b      	ldr	r3, [r1, #16]
 8006d20:	6904      	ldr	r4, [r0, #16]
 8006d22:	0002      	movs	r2, r0
 8006d24:	1ae0      	subs	r0, r4, r3
 8006d26:	429c      	cmp	r4, r3
 8006d28:	d10f      	bne.n	8006d4a <__mcmp+0x2e>
 8006d2a:	3214      	adds	r2, #20
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	3114      	adds	r1, #20
 8006d30:	0014      	movs	r4, r2
 8006d32:	18c9      	adds	r1, r1, r3
 8006d34:	18d2      	adds	r2, r2, r3
 8006d36:	3a04      	subs	r2, #4
 8006d38:	3904      	subs	r1, #4
 8006d3a:	6815      	ldr	r5, [r2, #0]
 8006d3c:	680b      	ldr	r3, [r1, #0]
 8006d3e:	429d      	cmp	r5, r3
 8006d40:	d004      	beq.n	8006d4c <__mcmp+0x30>
 8006d42:	2001      	movs	r0, #1
 8006d44:	429d      	cmp	r5, r3
 8006d46:	d200      	bcs.n	8006d4a <__mcmp+0x2e>
 8006d48:	3802      	subs	r0, #2
 8006d4a:	bd30      	pop	{r4, r5, pc}
 8006d4c:	4294      	cmp	r4, r2
 8006d4e:	d3f2      	bcc.n	8006d36 <__mcmp+0x1a>
 8006d50:	e7fb      	b.n	8006d4a <__mcmp+0x2e>
	...

08006d54 <__mdiff>:
 8006d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d56:	000c      	movs	r4, r1
 8006d58:	b087      	sub	sp, #28
 8006d5a:	9000      	str	r0, [sp, #0]
 8006d5c:	0011      	movs	r1, r2
 8006d5e:	0020      	movs	r0, r4
 8006d60:	0017      	movs	r7, r2
 8006d62:	f7ff ffdb 	bl	8006d1c <__mcmp>
 8006d66:	1e05      	subs	r5, r0, #0
 8006d68:	d110      	bne.n	8006d8c <__mdiff+0x38>
 8006d6a:	0001      	movs	r1, r0
 8006d6c:	9800      	ldr	r0, [sp, #0]
 8006d6e:	f7ff fd4f 	bl	8006810 <_Balloc>
 8006d72:	1e02      	subs	r2, r0, #0
 8006d74:	d104      	bne.n	8006d80 <__mdiff+0x2c>
 8006d76:	4b40      	ldr	r3, [pc, #256]	@ (8006e78 <__mdiff+0x124>)
 8006d78:	4840      	ldr	r0, [pc, #256]	@ (8006e7c <__mdiff+0x128>)
 8006d7a:	4941      	ldr	r1, [pc, #260]	@ (8006e80 <__mdiff+0x12c>)
 8006d7c:	f000 fb96 	bl	80074ac <__assert_func>
 8006d80:	2301      	movs	r3, #1
 8006d82:	6145      	str	r5, [r0, #20]
 8006d84:	6103      	str	r3, [r0, #16]
 8006d86:	0010      	movs	r0, r2
 8006d88:	b007      	add	sp, #28
 8006d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d8c:	2600      	movs	r6, #0
 8006d8e:	42b0      	cmp	r0, r6
 8006d90:	da03      	bge.n	8006d9a <__mdiff+0x46>
 8006d92:	0023      	movs	r3, r4
 8006d94:	003c      	movs	r4, r7
 8006d96:	001f      	movs	r7, r3
 8006d98:	3601      	adds	r6, #1
 8006d9a:	6861      	ldr	r1, [r4, #4]
 8006d9c:	9800      	ldr	r0, [sp, #0]
 8006d9e:	f7ff fd37 	bl	8006810 <_Balloc>
 8006da2:	1e02      	subs	r2, r0, #0
 8006da4:	d103      	bne.n	8006dae <__mdiff+0x5a>
 8006da6:	4b34      	ldr	r3, [pc, #208]	@ (8006e78 <__mdiff+0x124>)
 8006da8:	4834      	ldr	r0, [pc, #208]	@ (8006e7c <__mdiff+0x128>)
 8006daa:	4936      	ldr	r1, [pc, #216]	@ (8006e84 <__mdiff+0x130>)
 8006dac:	e7e6      	b.n	8006d7c <__mdiff+0x28>
 8006dae:	6923      	ldr	r3, [r4, #16]
 8006db0:	3414      	adds	r4, #20
 8006db2:	9300      	str	r3, [sp, #0]
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	18e3      	adds	r3, r4, r3
 8006db8:	0021      	movs	r1, r4
 8006dba:	9401      	str	r4, [sp, #4]
 8006dbc:	003c      	movs	r4, r7
 8006dbe:	9302      	str	r3, [sp, #8]
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	3414      	adds	r4, #20
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	18e3      	adds	r3, r4, r3
 8006dc8:	9303      	str	r3, [sp, #12]
 8006dca:	0003      	movs	r3, r0
 8006dcc:	60c6      	str	r6, [r0, #12]
 8006dce:	468c      	mov	ip, r1
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	3314      	adds	r3, #20
 8006dd4:	9304      	str	r3, [sp, #16]
 8006dd6:	9305      	str	r3, [sp, #20]
 8006dd8:	4663      	mov	r3, ip
 8006dda:	cb20      	ldmia	r3!, {r5}
 8006ddc:	b2a9      	uxth	r1, r5
 8006dde:	000e      	movs	r6, r1
 8006de0:	469c      	mov	ip, r3
 8006de2:	cc08      	ldmia	r4!, {r3}
 8006de4:	0c2d      	lsrs	r5, r5, #16
 8006de6:	b299      	uxth	r1, r3
 8006de8:	1a71      	subs	r1, r6, r1
 8006dea:	1809      	adds	r1, r1, r0
 8006dec:	0c1b      	lsrs	r3, r3, #16
 8006dee:	1408      	asrs	r0, r1, #16
 8006df0:	1aeb      	subs	r3, r5, r3
 8006df2:	181b      	adds	r3, r3, r0
 8006df4:	1418      	asrs	r0, r3, #16
 8006df6:	b289      	uxth	r1, r1
 8006df8:	041b      	lsls	r3, r3, #16
 8006dfa:	4319      	orrs	r1, r3
 8006dfc:	9b05      	ldr	r3, [sp, #20]
 8006dfe:	c302      	stmia	r3!, {r1}
 8006e00:	9305      	str	r3, [sp, #20]
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	42a3      	cmp	r3, r4
 8006e06:	d8e7      	bhi.n	8006dd8 <__mdiff+0x84>
 8006e08:	0039      	movs	r1, r7
 8006e0a:	9c03      	ldr	r4, [sp, #12]
 8006e0c:	3115      	adds	r1, #21
 8006e0e:	2304      	movs	r3, #4
 8006e10:	428c      	cmp	r4, r1
 8006e12:	d304      	bcc.n	8006e1e <__mdiff+0xca>
 8006e14:	1be3      	subs	r3, r4, r7
 8006e16:	3b15      	subs	r3, #21
 8006e18:	089b      	lsrs	r3, r3, #2
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	9901      	ldr	r1, [sp, #4]
 8006e20:	18cd      	adds	r5, r1, r3
 8006e22:	9904      	ldr	r1, [sp, #16]
 8006e24:	002e      	movs	r6, r5
 8006e26:	18cb      	adds	r3, r1, r3
 8006e28:	001f      	movs	r7, r3
 8006e2a:	9902      	ldr	r1, [sp, #8]
 8006e2c:	428e      	cmp	r6, r1
 8006e2e:	d311      	bcc.n	8006e54 <__mdiff+0x100>
 8006e30:	9c02      	ldr	r4, [sp, #8]
 8006e32:	1ee9      	subs	r1, r5, #3
 8006e34:	2000      	movs	r0, #0
 8006e36:	428c      	cmp	r4, r1
 8006e38:	d304      	bcc.n	8006e44 <__mdiff+0xf0>
 8006e3a:	0021      	movs	r1, r4
 8006e3c:	3103      	adds	r1, #3
 8006e3e:	1b49      	subs	r1, r1, r5
 8006e40:	0889      	lsrs	r1, r1, #2
 8006e42:	0088      	lsls	r0, r1, #2
 8006e44:	181b      	adds	r3, r3, r0
 8006e46:	3b04      	subs	r3, #4
 8006e48:	6819      	ldr	r1, [r3, #0]
 8006e4a:	2900      	cmp	r1, #0
 8006e4c:	d010      	beq.n	8006e70 <__mdiff+0x11c>
 8006e4e:	9b00      	ldr	r3, [sp, #0]
 8006e50:	6113      	str	r3, [r2, #16]
 8006e52:	e798      	b.n	8006d86 <__mdiff+0x32>
 8006e54:	4684      	mov	ip, r0
 8006e56:	ce02      	ldmia	r6!, {r1}
 8006e58:	b288      	uxth	r0, r1
 8006e5a:	4460      	add	r0, ip
 8006e5c:	1400      	asrs	r0, r0, #16
 8006e5e:	0c0c      	lsrs	r4, r1, #16
 8006e60:	1904      	adds	r4, r0, r4
 8006e62:	4461      	add	r1, ip
 8006e64:	1420      	asrs	r0, r4, #16
 8006e66:	b289      	uxth	r1, r1
 8006e68:	0424      	lsls	r4, r4, #16
 8006e6a:	4321      	orrs	r1, r4
 8006e6c:	c702      	stmia	r7!, {r1}
 8006e6e:	e7dc      	b.n	8006e2a <__mdiff+0xd6>
 8006e70:	9900      	ldr	r1, [sp, #0]
 8006e72:	3901      	subs	r1, #1
 8006e74:	9100      	str	r1, [sp, #0]
 8006e76:	e7e6      	b.n	8006e46 <__mdiff+0xf2>
 8006e78:	080078b4 	.word	0x080078b4
 8006e7c:	080078c5 	.word	0x080078c5
 8006e80:	00000237 	.word	0x00000237
 8006e84:	00000245 	.word	0x00000245

08006e88 <__d2b>:
 8006e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	0016      	movs	r6, r2
 8006e8e:	001f      	movs	r7, r3
 8006e90:	f7ff fcbe 	bl	8006810 <_Balloc>
 8006e94:	1e04      	subs	r4, r0, #0
 8006e96:	d105      	bne.n	8006ea4 <__d2b+0x1c>
 8006e98:	0022      	movs	r2, r4
 8006e9a:	4b25      	ldr	r3, [pc, #148]	@ (8006f30 <__d2b+0xa8>)
 8006e9c:	4825      	ldr	r0, [pc, #148]	@ (8006f34 <__d2b+0xac>)
 8006e9e:	4926      	ldr	r1, [pc, #152]	@ (8006f38 <__d2b+0xb0>)
 8006ea0:	f000 fb04 	bl	80074ac <__assert_func>
 8006ea4:	033b      	lsls	r3, r7, #12
 8006ea6:	007d      	lsls	r5, r7, #1
 8006ea8:	0b1b      	lsrs	r3, r3, #12
 8006eaa:	0d6d      	lsrs	r5, r5, #21
 8006eac:	d002      	beq.n	8006eb4 <__d2b+0x2c>
 8006eae:	2280      	movs	r2, #128	@ 0x80
 8006eb0:	0352      	lsls	r2, r2, #13
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	9301      	str	r3, [sp, #4]
 8006eb6:	2e00      	cmp	r6, #0
 8006eb8:	d025      	beq.n	8006f06 <__d2b+0x7e>
 8006eba:	4668      	mov	r0, sp
 8006ebc:	9600      	str	r6, [sp, #0]
 8006ebe:	f7ff fd74 	bl	80069aa <__lo0bits>
 8006ec2:	9b01      	ldr	r3, [sp, #4]
 8006ec4:	9900      	ldr	r1, [sp, #0]
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	d01b      	beq.n	8006f02 <__d2b+0x7a>
 8006eca:	2220      	movs	r2, #32
 8006ecc:	001e      	movs	r6, r3
 8006ece:	1a12      	subs	r2, r2, r0
 8006ed0:	4096      	lsls	r6, r2
 8006ed2:	0032      	movs	r2, r6
 8006ed4:	40c3      	lsrs	r3, r0
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	6162      	str	r2, [r4, #20]
 8006eda:	9301      	str	r3, [sp, #4]
 8006edc:	9e01      	ldr	r6, [sp, #4]
 8006ede:	61a6      	str	r6, [r4, #24]
 8006ee0:	1e73      	subs	r3, r6, #1
 8006ee2:	419e      	sbcs	r6, r3
 8006ee4:	3601      	adds	r6, #1
 8006ee6:	6126      	str	r6, [r4, #16]
 8006ee8:	2d00      	cmp	r5, #0
 8006eea:	d014      	beq.n	8006f16 <__d2b+0x8e>
 8006eec:	2635      	movs	r6, #53	@ 0x35
 8006eee:	4b13      	ldr	r3, [pc, #76]	@ (8006f3c <__d2b+0xb4>)
 8006ef0:	18ed      	adds	r5, r5, r3
 8006ef2:	9b08      	ldr	r3, [sp, #32]
 8006ef4:	182d      	adds	r5, r5, r0
 8006ef6:	601d      	str	r5, [r3, #0]
 8006ef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006efa:	1a36      	subs	r6, r6, r0
 8006efc:	601e      	str	r6, [r3, #0]
 8006efe:	0020      	movs	r0, r4
 8006f00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f02:	6161      	str	r1, [r4, #20]
 8006f04:	e7ea      	b.n	8006edc <__d2b+0x54>
 8006f06:	a801      	add	r0, sp, #4
 8006f08:	f7ff fd4f 	bl	80069aa <__lo0bits>
 8006f0c:	9b01      	ldr	r3, [sp, #4]
 8006f0e:	2601      	movs	r6, #1
 8006f10:	6163      	str	r3, [r4, #20]
 8006f12:	3020      	adds	r0, #32
 8006f14:	e7e7      	b.n	8006ee6 <__d2b+0x5e>
 8006f16:	4b0a      	ldr	r3, [pc, #40]	@ (8006f40 <__d2b+0xb8>)
 8006f18:	18c0      	adds	r0, r0, r3
 8006f1a:	9b08      	ldr	r3, [sp, #32]
 8006f1c:	6018      	str	r0, [r3, #0]
 8006f1e:	4b09      	ldr	r3, [pc, #36]	@ (8006f44 <__d2b+0xbc>)
 8006f20:	18f3      	adds	r3, r6, r3
 8006f22:	009b      	lsls	r3, r3, #2
 8006f24:	18e3      	adds	r3, r4, r3
 8006f26:	6958      	ldr	r0, [r3, #20]
 8006f28:	f7ff fd1e 	bl	8006968 <__hi0bits>
 8006f2c:	0176      	lsls	r6, r6, #5
 8006f2e:	e7e3      	b.n	8006ef8 <__d2b+0x70>
 8006f30:	080078b4 	.word	0x080078b4
 8006f34:	080078c5 	.word	0x080078c5
 8006f38:	0000030f 	.word	0x0000030f
 8006f3c:	fffffbcd 	.word	0xfffffbcd
 8006f40:	fffffbce 	.word	0xfffffbce
 8006f44:	3fffffff 	.word	0x3fffffff

08006f48 <__sfputc_r>:
 8006f48:	6893      	ldr	r3, [r2, #8]
 8006f4a:	b510      	push	{r4, lr}
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	6093      	str	r3, [r2, #8]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	da04      	bge.n	8006f5e <__sfputc_r+0x16>
 8006f54:	6994      	ldr	r4, [r2, #24]
 8006f56:	42a3      	cmp	r3, r4
 8006f58:	db07      	blt.n	8006f6a <__sfputc_r+0x22>
 8006f5a:	290a      	cmp	r1, #10
 8006f5c:	d005      	beq.n	8006f6a <__sfputc_r+0x22>
 8006f5e:	6813      	ldr	r3, [r2, #0]
 8006f60:	1c58      	adds	r0, r3, #1
 8006f62:	6010      	str	r0, [r2, #0]
 8006f64:	7019      	strb	r1, [r3, #0]
 8006f66:	0008      	movs	r0, r1
 8006f68:	bd10      	pop	{r4, pc}
 8006f6a:	f000 f9e2 	bl	8007332 <__swbuf_r>
 8006f6e:	0001      	movs	r1, r0
 8006f70:	e7f9      	b.n	8006f66 <__sfputc_r+0x1e>

08006f72 <__sfputs_r>:
 8006f72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f74:	0006      	movs	r6, r0
 8006f76:	000f      	movs	r7, r1
 8006f78:	0014      	movs	r4, r2
 8006f7a:	18d5      	adds	r5, r2, r3
 8006f7c:	42ac      	cmp	r4, r5
 8006f7e:	d101      	bne.n	8006f84 <__sfputs_r+0x12>
 8006f80:	2000      	movs	r0, #0
 8006f82:	e007      	b.n	8006f94 <__sfputs_r+0x22>
 8006f84:	7821      	ldrb	r1, [r4, #0]
 8006f86:	003a      	movs	r2, r7
 8006f88:	0030      	movs	r0, r6
 8006f8a:	f7ff ffdd 	bl	8006f48 <__sfputc_r>
 8006f8e:	3401      	adds	r4, #1
 8006f90:	1c43      	adds	r3, r0, #1
 8006f92:	d1f3      	bne.n	8006f7c <__sfputs_r+0xa>
 8006f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006f98 <_vfiprintf_r>:
 8006f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f9a:	b0a1      	sub	sp, #132	@ 0x84
 8006f9c:	000f      	movs	r7, r1
 8006f9e:	0015      	movs	r5, r2
 8006fa0:	001e      	movs	r6, r3
 8006fa2:	9003      	str	r0, [sp, #12]
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	d004      	beq.n	8006fb2 <_vfiprintf_r+0x1a>
 8006fa8:	6a03      	ldr	r3, [r0, #32]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d101      	bne.n	8006fb2 <_vfiprintf_r+0x1a>
 8006fae:	f7fe fb91 	bl	80056d4 <__sinit>
 8006fb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fb4:	07db      	lsls	r3, r3, #31
 8006fb6:	d405      	bmi.n	8006fc4 <_vfiprintf_r+0x2c>
 8006fb8:	89bb      	ldrh	r3, [r7, #12]
 8006fba:	059b      	lsls	r3, r3, #22
 8006fbc:	d402      	bmi.n	8006fc4 <_vfiprintf_r+0x2c>
 8006fbe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006fc0:	f7fe fc9d 	bl	80058fe <__retarget_lock_acquire_recursive>
 8006fc4:	89bb      	ldrh	r3, [r7, #12]
 8006fc6:	071b      	lsls	r3, r3, #28
 8006fc8:	d502      	bpl.n	8006fd0 <_vfiprintf_r+0x38>
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d113      	bne.n	8006ff8 <_vfiprintf_r+0x60>
 8006fd0:	0039      	movs	r1, r7
 8006fd2:	9803      	ldr	r0, [sp, #12]
 8006fd4:	f000 f9f0 	bl	80073b8 <__swsetup_r>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	d00d      	beq.n	8006ff8 <_vfiprintf_r+0x60>
 8006fdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fde:	07db      	lsls	r3, r3, #31
 8006fe0:	d503      	bpl.n	8006fea <_vfiprintf_r+0x52>
 8006fe2:	2001      	movs	r0, #1
 8006fe4:	4240      	negs	r0, r0
 8006fe6:	b021      	add	sp, #132	@ 0x84
 8006fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fea:	89bb      	ldrh	r3, [r7, #12]
 8006fec:	059b      	lsls	r3, r3, #22
 8006fee:	d4f8      	bmi.n	8006fe2 <_vfiprintf_r+0x4a>
 8006ff0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006ff2:	f7fe fc85 	bl	8005900 <__retarget_lock_release_recursive>
 8006ff6:	e7f4      	b.n	8006fe2 <_vfiprintf_r+0x4a>
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	ac08      	add	r4, sp, #32
 8006ffc:	6163      	str	r3, [r4, #20]
 8006ffe:	3320      	adds	r3, #32
 8007000:	7663      	strb	r3, [r4, #25]
 8007002:	3310      	adds	r3, #16
 8007004:	76a3      	strb	r3, [r4, #26]
 8007006:	9607      	str	r6, [sp, #28]
 8007008:	002e      	movs	r6, r5
 800700a:	7833      	ldrb	r3, [r6, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <_vfiprintf_r+0x7c>
 8007010:	2b25      	cmp	r3, #37	@ 0x25
 8007012:	d148      	bne.n	80070a6 <_vfiprintf_r+0x10e>
 8007014:	1b73      	subs	r3, r6, r5
 8007016:	9305      	str	r3, [sp, #20]
 8007018:	42ae      	cmp	r6, r5
 800701a:	d00b      	beq.n	8007034 <_vfiprintf_r+0x9c>
 800701c:	002a      	movs	r2, r5
 800701e:	0039      	movs	r1, r7
 8007020:	9803      	ldr	r0, [sp, #12]
 8007022:	f7ff ffa6 	bl	8006f72 <__sfputs_r>
 8007026:	3001      	adds	r0, #1
 8007028:	d100      	bne.n	800702c <_vfiprintf_r+0x94>
 800702a:	e0ae      	b.n	800718a <_vfiprintf_r+0x1f2>
 800702c:	6963      	ldr	r3, [r4, #20]
 800702e:	9a05      	ldr	r2, [sp, #20]
 8007030:	189b      	adds	r3, r3, r2
 8007032:	6163      	str	r3, [r4, #20]
 8007034:	7833      	ldrb	r3, [r6, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d100      	bne.n	800703c <_vfiprintf_r+0xa4>
 800703a:	e0a6      	b.n	800718a <_vfiprintf_r+0x1f2>
 800703c:	2201      	movs	r2, #1
 800703e:	2300      	movs	r3, #0
 8007040:	4252      	negs	r2, r2
 8007042:	6062      	str	r2, [r4, #4]
 8007044:	a904      	add	r1, sp, #16
 8007046:	3254      	adds	r2, #84	@ 0x54
 8007048:	1852      	adds	r2, r2, r1
 800704a:	1c75      	adds	r5, r6, #1
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	60e3      	str	r3, [r4, #12]
 8007050:	60a3      	str	r3, [r4, #8]
 8007052:	7013      	strb	r3, [r2, #0]
 8007054:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007056:	4b59      	ldr	r3, [pc, #356]	@ (80071bc <_vfiprintf_r+0x224>)
 8007058:	2205      	movs	r2, #5
 800705a:	0018      	movs	r0, r3
 800705c:	7829      	ldrb	r1, [r5, #0]
 800705e:	9305      	str	r3, [sp, #20]
 8007060:	f7fe fc4f 	bl	8005902 <memchr>
 8007064:	1c6e      	adds	r6, r5, #1
 8007066:	2800      	cmp	r0, #0
 8007068:	d11f      	bne.n	80070aa <_vfiprintf_r+0x112>
 800706a:	6822      	ldr	r2, [r4, #0]
 800706c:	06d3      	lsls	r3, r2, #27
 800706e:	d504      	bpl.n	800707a <_vfiprintf_r+0xe2>
 8007070:	2353      	movs	r3, #83	@ 0x53
 8007072:	a904      	add	r1, sp, #16
 8007074:	185b      	adds	r3, r3, r1
 8007076:	2120      	movs	r1, #32
 8007078:	7019      	strb	r1, [r3, #0]
 800707a:	0713      	lsls	r3, r2, #28
 800707c:	d504      	bpl.n	8007088 <_vfiprintf_r+0xf0>
 800707e:	2353      	movs	r3, #83	@ 0x53
 8007080:	a904      	add	r1, sp, #16
 8007082:	185b      	adds	r3, r3, r1
 8007084:	212b      	movs	r1, #43	@ 0x2b
 8007086:	7019      	strb	r1, [r3, #0]
 8007088:	782b      	ldrb	r3, [r5, #0]
 800708a:	2b2a      	cmp	r3, #42	@ 0x2a
 800708c:	d016      	beq.n	80070bc <_vfiprintf_r+0x124>
 800708e:	002e      	movs	r6, r5
 8007090:	2100      	movs	r1, #0
 8007092:	200a      	movs	r0, #10
 8007094:	68e3      	ldr	r3, [r4, #12]
 8007096:	7832      	ldrb	r2, [r6, #0]
 8007098:	1c75      	adds	r5, r6, #1
 800709a:	3a30      	subs	r2, #48	@ 0x30
 800709c:	2a09      	cmp	r2, #9
 800709e:	d950      	bls.n	8007142 <_vfiprintf_r+0x1aa>
 80070a0:	2900      	cmp	r1, #0
 80070a2:	d111      	bne.n	80070c8 <_vfiprintf_r+0x130>
 80070a4:	e017      	b.n	80070d6 <_vfiprintf_r+0x13e>
 80070a6:	3601      	adds	r6, #1
 80070a8:	e7af      	b.n	800700a <_vfiprintf_r+0x72>
 80070aa:	9b05      	ldr	r3, [sp, #20]
 80070ac:	6822      	ldr	r2, [r4, #0]
 80070ae:	1ac0      	subs	r0, r0, r3
 80070b0:	2301      	movs	r3, #1
 80070b2:	4083      	lsls	r3, r0
 80070b4:	4313      	orrs	r3, r2
 80070b6:	0035      	movs	r5, r6
 80070b8:	6023      	str	r3, [r4, #0]
 80070ba:	e7cc      	b.n	8007056 <_vfiprintf_r+0xbe>
 80070bc:	9b07      	ldr	r3, [sp, #28]
 80070be:	1d19      	adds	r1, r3, #4
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	9107      	str	r1, [sp, #28]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	db01      	blt.n	80070cc <_vfiprintf_r+0x134>
 80070c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070ca:	e004      	b.n	80070d6 <_vfiprintf_r+0x13e>
 80070cc:	425b      	negs	r3, r3
 80070ce:	60e3      	str	r3, [r4, #12]
 80070d0:	2302      	movs	r3, #2
 80070d2:	4313      	orrs	r3, r2
 80070d4:	6023      	str	r3, [r4, #0]
 80070d6:	7833      	ldrb	r3, [r6, #0]
 80070d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80070da:	d10c      	bne.n	80070f6 <_vfiprintf_r+0x15e>
 80070dc:	7873      	ldrb	r3, [r6, #1]
 80070de:	2b2a      	cmp	r3, #42	@ 0x2a
 80070e0:	d134      	bne.n	800714c <_vfiprintf_r+0x1b4>
 80070e2:	9b07      	ldr	r3, [sp, #28]
 80070e4:	3602      	adds	r6, #2
 80070e6:	1d1a      	adds	r2, r3, #4
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	9207      	str	r2, [sp, #28]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	da01      	bge.n	80070f4 <_vfiprintf_r+0x15c>
 80070f0:	2301      	movs	r3, #1
 80070f2:	425b      	negs	r3, r3
 80070f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80070f6:	4d32      	ldr	r5, [pc, #200]	@ (80071c0 <_vfiprintf_r+0x228>)
 80070f8:	2203      	movs	r2, #3
 80070fa:	0028      	movs	r0, r5
 80070fc:	7831      	ldrb	r1, [r6, #0]
 80070fe:	f7fe fc00 	bl	8005902 <memchr>
 8007102:	2800      	cmp	r0, #0
 8007104:	d006      	beq.n	8007114 <_vfiprintf_r+0x17c>
 8007106:	2340      	movs	r3, #64	@ 0x40
 8007108:	1b40      	subs	r0, r0, r5
 800710a:	4083      	lsls	r3, r0
 800710c:	6822      	ldr	r2, [r4, #0]
 800710e:	3601      	adds	r6, #1
 8007110:	4313      	orrs	r3, r2
 8007112:	6023      	str	r3, [r4, #0]
 8007114:	7831      	ldrb	r1, [r6, #0]
 8007116:	2206      	movs	r2, #6
 8007118:	482a      	ldr	r0, [pc, #168]	@ (80071c4 <_vfiprintf_r+0x22c>)
 800711a:	1c75      	adds	r5, r6, #1
 800711c:	7621      	strb	r1, [r4, #24]
 800711e:	f7fe fbf0 	bl	8005902 <memchr>
 8007122:	2800      	cmp	r0, #0
 8007124:	d040      	beq.n	80071a8 <_vfiprintf_r+0x210>
 8007126:	4b28      	ldr	r3, [pc, #160]	@ (80071c8 <_vfiprintf_r+0x230>)
 8007128:	2b00      	cmp	r3, #0
 800712a:	d122      	bne.n	8007172 <_vfiprintf_r+0x1da>
 800712c:	2207      	movs	r2, #7
 800712e:	9b07      	ldr	r3, [sp, #28]
 8007130:	3307      	adds	r3, #7
 8007132:	4393      	bics	r3, r2
 8007134:	3308      	adds	r3, #8
 8007136:	9307      	str	r3, [sp, #28]
 8007138:	6963      	ldr	r3, [r4, #20]
 800713a:	9a04      	ldr	r2, [sp, #16]
 800713c:	189b      	adds	r3, r3, r2
 800713e:	6163      	str	r3, [r4, #20]
 8007140:	e762      	b.n	8007008 <_vfiprintf_r+0x70>
 8007142:	4343      	muls	r3, r0
 8007144:	002e      	movs	r6, r5
 8007146:	2101      	movs	r1, #1
 8007148:	189b      	adds	r3, r3, r2
 800714a:	e7a4      	b.n	8007096 <_vfiprintf_r+0xfe>
 800714c:	2300      	movs	r3, #0
 800714e:	200a      	movs	r0, #10
 8007150:	0019      	movs	r1, r3
 8007152:	3601      	adds	r6, #1
 8007154:	6063      	str	r3, [r4, #4]
 8007156:	7832      	ldrb	r2, [r6, #0]
 8007158:	1c75      	adds	r5, r6, #1
 800715a:	3a30      	subs	r2, #48	@ 0x30
 800715c:	2a09      	cmp	r2, #9
 800715e:	d903      	bls.n	8007168 <_vfiprintf_r+0x1d0>
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0c8      	beq.n	80070f6 <_vfiprintf_r+0x15e>
 8007164:	9109      	str	r1, [sp, #36]	@ 0x24
 8007166:	e7c6      	b.n	80070f6 <_vfiprintf_r+0x15e>
 8007168:	4341      	muls	r1, r0
 800716a:	002e      	movs	r6, r5
 800716c:	2301      	movs	r3, #1
 800716e:	1889      	adds	r1, r1, r2
 8007170:	e7f1      	b.n	8007156 <_vfiprintf_r+0x1be>
 8007172:	aa07      	add	r2, sp, #28
 8007174:	9200      	str	r2, [sp, #0]
 8007176:	0021      	movs	r1, r4
 8007178:	003a      	movs	r2, r7
 800717a:	4b14      	ldr	r3, [pc, #80]	@ (80071cc <_vfiprintf_r+0x234>)
 800717c:	9803      	ldr	r0, [sp, #12]
 800717e:	f7fd fe5f 	bl	8004e40 <_printf_float>
 8007182:	9004      	str	r0, [sp, #16]
 8007184:	9b04      	ldr	r3, [sp, #16]
 8007186:	3301      	adds	r3, #1
 8007188:	d1d6      	bne.n	8007138 <_vfiprintf_r+0x1a0>
 800718a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800718c:	07db      	lsls	r3, r3, #31
 800718e:	d405      	bmi.n	800719c <_vfiprintf_r+0x204>
 8007190:	89bb      	ldrh	r3, [r7, #12]
 8007192:	059b      	lsls	r3, r3, #22
 8007194:	d402      	bmi.n	800719c <_vfiprintf_r+0x204>
 8007196:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007198:	f7fe fbb2 	bl	8005900 <__retarget_lock_release_recursive>
 800719c:	89bb      	ldrh	r3, [r7, #12]
 800719e:	065b      	lsls	r3, r3, #25
 80071a0:	d500      	bpl.n	80071a4 <_vfiprintf_r+0x20c>
 80071a2:	e71e      	b.n	8006fe2 <_vfiprintf_r+0x4a>
 80071a4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80071a6:	e71e      	b.n	8006fe6 <_vfiprintf_r+0x4e>
 80071a8:	aa07      	add	r2, sp, #28
 80071aa:	9200      	str	r2, [sp, #0]
 80071ac:	0021      	movs	r1, r4
 80071ae:	003a      	movs	r2, r7
 80071b0:	4b06      	ldr	r3, [pc, #24]	@ (80071cc <_vfiprintf_r+0x234>)
 80071b2:	9803      	ldr	r0, [sp, #12]
 80071b4:	f7fe f8f2 	bl	800539c <_printf_i>
 80071b8:	e7e3      	b.n	8007182 <_vfiprintf_r+0x1ea>
 80071ba:	46c0      	nop			@ (mov r8, r8)
 80071bc:	0800791e 	.word	0x0800791e
 80071c0:	08007924 	.word	0x08007924
 80071c4:	08007928 	.word	0x08007928
 80071c8:	08004e41 	.word	0x08004e41
 80071cc:	08006f73 	.word	0x08006f73

080071d0 <__sflush_r>:
 80071d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071d2:	220c      	movs	r2, #12
 80071d4:	5e8b      	ldrsh	r3, [r1, r2]
 80071d6:	0005      	movs	r5, r0
 80071d8:	000c      	movs	r4, r1
 80071da:	071a      	lsls	r2, r3, #28
 80071dc:	d456      	bmi.n	800728c <__sflush_r+0xbc>
 80071de:	684a      	ldr	r2, [r1, #4]
 80071e0:	2a00      	cmp	r2, #0
 80071e2:	dc02      	bgt.n	80071ea <__sflush_r+0x1a>
 80071e4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80071e6:	2a00      	cmp	r2, #0
 80071e8:	dd4e      	ble.n	8007288 <__sflush_r+0xb8>
 80071ea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80071ec:	2f00      	cmp	r7, #0
 80071ee:	d04b      	beq.n	8007288 <__sflush_r+0xb8>
 80071f0:	2200      	movs	r2, #0
 80071f2:	2080      	movs	r0, #128	@ 0x80
 80071f4:	682e      	ldr	r6, [r5, #0]
 80071f6:	602a      	str	r2, [r5, #0]
 80071f8:	001a      	movs	r2, r3
 80071fa:	0140      	lsls	r0, r0, #5
 80071fc:	6a21      	ldr	r1, [r4, #32]
 80071fe:	4002      	ands	r2, r0
 8007200:	4203      	tst	r3, r0
 8007202:	d033      	beq.n	800726c <__sflush_r+0x9c>
 8007204:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007206:	89a3      	ldrh	r3, [r4, #12]
 8007208:	075b      	lsls	r3, r3, #29
 800720a:	d506      	bpl.n	800721a <__sflush_r+0x4a>
 800720c:	6863      	ldr	r3, [r4, #4]
 800720e:	1ad2      	subs	r2, r2, r3
 8007210:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007212:	2b00      	cmp	r3, #0
 8007214:	d001      	beq.n	800721a <__sflush_r+0x4a>
 8007216:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007218:	1ad2      	subs	r2, r2, r3
 800721a:	2300      	movs	r3, #0
 800721c:	0028      	movs	r0, r5
 800721e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007220:	6a21      	ldr	r1, [r4, #32]
 8007222:	47b8      	blx	r7
 8007224:	89a2      	ldrh	r2, [r4, #12]
 8007226:	1c43      	adds	r3, r0, #1
 8007228:	d106      	bne.n	8007238 <__sflush_r+0x68>
 800722a:	6829      	ldr	r1, [r5, #0]
 800722c:	291d      	cmp	r1, #29
 800722e:	d846      	bhi.n	80072be <__sflush_r+0xee>
 8007230:	4b29      	ldr	r3, [pc, #164]	@ (80072d8 <__sflush_r+0x108>)
 8007232:	40cb      	lsrs	r3, r1
 8007234:	07db      	lsls	r3, r3, #31
 8007236:	d542      	bpl.n	80072be <__sflush_r+0xee>
 8007238:	2300      	movs	r3, #0
 800723a:	6063      	str	r3, [r4, #4]
 800723c:	6923      	ldr	r3, [r4, #16]
 800723e:	6023      	str	r3, [r4, #0]
 8007240:	04d2      	lsls	r2, r2, #19
 8007242:	d505      	bpl.n	8007250 <__sflush_r+0x80>
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	d102      	bne.n	800724e <__sflush_r+0x7e>
 8007248:	682b      	ldr	r3, [r5, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d100      	bne.n	8007250 <__sflush_r+0x80>
 800724e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007250:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007252:	602e      	str	r6, [r5, #0]
 8007254:	2900      	cmp	r1, #0
 8007256:	d017      	beq.n	8007288 <__sflush_r+0xb8>
 8007258:	0023      	movs	r3, r4
 800725a:	3344      	adds	r3, #68	@ 0x44
 800725c:	4299      	cmp	r1, r3
 800725e:	d002      	beq.n	8007266 <__sflush_r+0x96>
 8007260:	0028      	movs	r0, r5
 8007262:	f7ff f9cf 	bl	8006604 <_free_r>
 8007266:	2300      	movs	r3, #0
 8007268:	6363      	str	r3, [r4, #52]	@ 0x34
 800726a:	e00d      	b.n	8007288 <__sflush_r+0xb8>
 800726c:	2301      	movs	r3, #1
 800726e:	0028      	movs	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	0002      	movs	r2, r0
 8007274:	1c43      	adds	r3, r0, #1
 8007276:	d1c6      	bne.n	8007206 <__sflush_r+0x36>
 8007278:	682b      	ldr	r3, [r5, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d0c3      	beq.n	8007206 <__sflush_r+0x36>
 800727e:	2b1d      	cmp	r3, #29
 8007280:	d001      	beq.n	8007286 <__sflush_r+0xb6>
 8007282:	2b16      	cmp	r3, #22
 8007284:	d11a      	bne.n	80072bc <__sflush_r+0xec>
 8007286:	602e      	str	r6, [r5, #0]
 8007288:	2000      	movs	r0, #0
 800728a:	e01e      	b.n	80072ca <__sflush_r+0xfa>
 800728c:	690e      	ldr	r6, [r1, #16]
 800728e:	2e00      	cmp	r6, #0
 8007290:	d0fa      	beq.n	8007288 <__sflush_r+0xb8>
 8007292:	680f      	ldr	r7, [r1, #0]
 8007294:	600e      	str	r6, [r1, #0]
 8007296:	1bba      	subs	r2, r7, r6
 8007298:	9201      	str	r2, [sp, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	079b      	lsls	r3, r3, #30
 800729e:	d100      	bne.n	80072a2 <__sflush_r+0xd2>
 80072a0:	694a      	ldr	r2, [r1, #20]
 80072a2:	60a2      	str	r2, [r4, #8]
 80072a4:	9b01      	ldr	r3, [sp, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	ddee      	ble.n	8007288 <__sflush_r+0xb8>
 80072aa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80072ac:	0032      	movs	r2, r6
 80072ae:	001f      	movs	r7, r3
 80072b0:	0028      	movs	r0, r5
 80072b2:	9b01      	ldr	r3, [sp, #4]
 80072b4:	6a21      	ldr	r1, [r4, #32]
 80072b6:	47b8      	blx	r7
 80072b8:	2800      	cmp	r0, #0
 80072ba:	dc07      	bgt.n	80072cc <__sflush_r+0xfc>
 80072bc:	89a2      	ldrh	r2, [r4, #12]
 80072be:	2340      	movs	r3, #64	@ 0x40
 80072c0:	2001      	movs	r0, #1
 80072c2:	4313      	orrs	r3, r2
 80072c4:	b21b      	sxth	r3, r3
 80072c6:	81a3      	strh	r3, [r4, #12]
 80072c8:	4240      	negs	r0, r0
 80072ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80072cc:	9b01      	ldr	r3, [sp, #4]
 80072ce:	1836      	adds	r6, r6, r0
 80072d0:	1a1b      	subs	r3, r3, r0
 80072d2:	9301      	str	r3, [sp, #4]
 80072d4:	e7e6      	b.n	80072a4 <__sflush_r+0xd4>
 80072d6:	46c0      	nop			@ (mov r8, r8)
 80072d8:	20400001 	.word	0x20400001

080072dc <_fflush_r>:
 80072dc:	690b      	ldr	r3, [r1, #16]
 80072de:	b570      	push	{r4, r5, r6, lr}
 80072e0:	0005      	movs	r5, r0
 80072e2:	000c      	movs	r4, r1
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d102      	bne.n	80072ee <_fflush_r+0x12>
 80072e8:	2500      	movs	r5, #0
 80072ea:	0028      	movs	r0, r5
 80072ec:	bd70      	pop	{r4, r5, r6, pc}
 80072ee:	2800      	cmp	r0, #0
 80072f0:	d004      	beq.n	80072fc <_fflush_r+0x20>
 80072f2:	6a03      	ldr	r3, [r0, #32]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d101      	bne.n	80072fc <_fflush_r+0x20>
 80072f8:	f7fe f9ec 	bl	80056d4 <__sinit>
 80072fc:	220c      	movs	r2, #12
 80072fe:	5ea3      	ldrsh	r3, [r4, r2]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d0f1      	beq.n	80072e8 <_fflush_r+0xc>
 8007304:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007306:	07d2      	lsls	r2, r2, #31
 8007308:	d404      	bmi.n	8007314 <_fflush_r+0x38>
 800730a:	059b      	lsls	r3, r3, #22
 800730c:	d402      	bmi.n	8007314 <_fflush_r+0x38>
 800730e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007310:	f7fe faf5 	bl	80058fe <__retarget_lock_acquire_recursive>
 8007314:	0028      	movs	r0, r5
 8007316:	0021      	movs	r1, r4
 8007318:	f7ff ff5a 	bl	80071d0 <__sflush_r>
 800731c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800731e:	0005      	movs	r5, r0
 8007320:	07db      	lsls	r3, r3, #31
 8007322:	d4e2      	bmi.n	80072ea <_fflush_r+0xe>
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	059b      	lsls	r3, r3, #22
 8007328:	d4df      	bmi.n	80072ea <_fflush_r+0xe>
 800732a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800732c:	f7fe fae8 	bl	8005900 <__retarget_lock_release_recursive>
 8007330:	e7db      	b.n	80072ea <_fflush_r+0xe>

08007332 <__swbuf_r>:
 8007332:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007334:	0006      	movs	r6, r0
 8007336:	000d      	movs	r5, r1
 8007338:	0014      	movs	r4, r2
 800733a:	2800      	cmp	r0, #0
 800733c:	d004      	beq.n	8007348 <__swbuf_r+0x16>
 800733e:	6a03      	ldr	r3, [r0, #32]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d101      	bne.n	8007348 <__swbuf_r+0x16>
 8007344:	f7fe f9c6 	bl	80056d4 <__sinit>
 8007348:	69a3      	ldr	r3, [r4, #24]
 800734a:	60a3      	str	r3, [r4, #8]
 800734c:	89a3      	ldrh	r3, [r4, #12]
 800734e:	071b      	lsls	r3, r3, #28
 8007350:	d502      	bpl.n	8007358 <__swbuf_r+0x26>
 8007352:	6923      	ldr	r3, [r4, #16]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d109      	bne.n	800736c <__swbuf_r+0x3a>
 8007358:	0021      	movs	r1, r4
 800735a:	0030      	movs	r0, r6
 800735c:	f000 f82c 	bl	80073b8 <__swsetup_r>
 8007360:	2800      	cmp	r0, #0
 8007362:	d003      	beq.n	800736c <__swbuf_r+0x3a>
 8007364:	2501      	movs	r5, #1
 8007366:	426d      	negs	r5, r5
 8007368:	0028      	movs	r0, r5
 800736a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800736c:	6923      	ldr	r3, [r4, #16]
 800736e:	6820      	ldr	r0, [r4, #0]
 8007370:	b2ef      	uxtb	r7, r5
 8007372:	1ac0      	subs	r0, r0, r3
 8007374:	6963      	ldr	r3, [r4, #20]
 8007376:	b2ed      	uxtb	r5, r5
 8007378:	4283      	cmp	r3, r0
 800737a:	dc05      	bgt.n	8007388 <__swbuf_r+0x56>
 800737c:	0021      	movs	r1, r4
 800737e:	0030      	movs	r0, r6
 8007380:	f7ff ffac 	bl	80072dc <_fflush_r>
 8007384:	2800      	cmp	r0, #0
 8007386:	d1ed      	bne.n	8007364 <__swbuf_r+0x32>
 8007388:	68a3      	ldr	r3, [r4, #8]
 800738a:	3001      	adds	r0, #1
 800738c:	3b01      	subs	r3, #1
 800738e:	60a3      	str	r3, [r4, #8]
 8007390:	6823      	ldr	r3, [r4, #0]
 8007392:	1c5a      	adds	r2, r3, #1
 8007394:	6022      	str	r2, [r4, #0]
 8007396:	701f      	strb	r7, [r3, #0]
 8007398:	6963      	ldr	r3, [r4, #20]
 800739a:	4283      	cmp	r3, r0
 800739c:	d004      	beq.n	80073a8 <__swbuf_r+0x76>
 800739e:	89a3      	ldrh	r3, [r4, #12]
 80073a0:	07db      	lsls	r3, r3, #31
 80073a2:	d5e1      	bpl.n	8007368 <__swbuf_r+0x36>
 80073a4:	2d0a      	cmp	r5, #10
 80073a6:	d1df      	bne.n	8007368 <__swbuf_r+0x36>
 80073a8:	0021      	movs	r1, r4
 80073aa:	0030      	movs	r0, r6
 80073ac:	f7ff ff96 	bl	80072dc <_fflush_r>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	d0d9      	beq.n	8007368 <__swbuf_r+0x36>
 80073b4:	e7d6      	b.n	8007364 <__swbuf_r+0x32>
	...

080073b8 <__swsetup_r>:
 80073b8:	4b2d      	ldr	r3, [pc, #180]	@ (8007470 <__swsetup_r+0xb8>)
 80073ba:	b570      	push	{r4, r5, r6, lr}
 80073bc:	0005      	movs	r5, r0
 80073be:	6818      	ldr	r0, [r3, #0]
 80073c0:	000c      	movs	r4, r1
 80073c2:	2800      	cmp	r0, #0
 80073c4:	d004      	beq.n	80073d0 <__swsetup_r+0x18>
 80073c6:	6a03      	ldr	r3, [r0, #32]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d101      	bne.n	80073d0 <__swsetup_r+0x18>
 80073cc:	f7fe f982 	bl	80056d4 <__sinit>
 80073d0:	220c      	movs	r2, #12
 80073d2:	5ea3      	ldrsh	r3, [r4, r2]
 80073d4:	071a      	lsls	r2, r3, #28
 80073d6:	d423      	bmi.n	8007420 <__swsetup_r+0x68>
 80073d8:	06da      	lsls	r2, r3, #27
 80073da:	d407      	bmi.n	80073ec <__swsetup_r+0x34>
 80073dc:	2209      	movs	r2, #9
 80073de:	602a      	str	r2, [r5, #0]
 80073e0:	2240      	movs	r2, #64	@ 0x40
 80073e2:	2001      	movs	r0, #1
 80073e4:	4313      	orrs	r3, r2
 80073e6:	81a3      	strh	r3, [r4, #12]
 80073e8:	4240      	negs	r0, r0
 80073ea:	e03a      	b.n	8007462 <__swsetup_r+0xaa>
 80073ec:	075b      	lsls	r3, r3, #29
 80073ee:	d513      	bpl.n	8007418 <__swsetup_r+0x60>
 80073f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073f2:	2900      	cmp	r1, #0
 80073f4:	d008      	beq.n	8007408 <__swsetup_r+0x50>
 80073f6:	0023      	movs	r3, r4
 80073f8:	3344      	adds	r3, #68	@ 0x44
 80073fa:	4299      	cmp	r1, r3
 80073fc:	d002      	beq.n	8007404 <__swsetup_r+0x4c>
 80073fe:	0028      	movs	r0, r5
 8007400:	f7ff f900 	bl	8006604 <_free_r>
 8007404:	2300      	movs	r3, #0
 8007406:	6363      	str	r3, [r4, #52]	@ 0x34
 8007408:	2224      	movs	r2, #36	@ 0x24
 800740a:	89a3      	ldrh	r3, [r4, #12]
 800740c:	4393      	bics	r3, r2
 800740e:	81a3      	strh	r3, [r4, #12]
 8007410:	2300      	movs	r3, #0
 8007412:	6063      	str	r3, [r4, #4]
 8007414:	6923      	ldr	r3, [r4, #16]
 8007416:	6023      	str	r3, [r4, #0]
 8007418:	2308      	movs	r3, #8
 800741a:	89a2      	ldrh	r2, [r4, #12]
 800741c:	4313      	orrs	r3, r2
 800741e:	81a3      	strh	r3, [r4, #12]
 8007420:	6923      	ldr	r3, [r4, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10b      	bne.n	800743e <__swsetup_r+0x86>
 8007426:	21a0      	movs	r1, #160	@ 0xa0
 8007428:	2280      	movs	r2, #128	@ 0x80
 800742a:	89a3      	ldrh	r3, [r4, #12]
 800742c:	0089      	lsls	r1, r1, #2
 800742e:	0092      	lsls	r2, r2, #2
 8007430:	400b      	ands	r3, r1
 8007432:	4293      	cmp	r3, r2
 8007434:	d003      	beq.n	800743e <__swsetup_r+0x86>
 8007436:	0021      	movs	r1, r4
 8007438:	0028      	movs	r0, r5
 800743a:	f000 f8db 	bl	80075f4 <__smakebuf_r>
 800743e:	220c      	movs	r2, #12
 8007440:	5ea3      	ldrsh	r3, [r4, r2]
 8007442:	2101      	movs	r1, #1
 8007444:	001a      	movs	r2, r3
 8007446:	400a      	ands	r2, r1
 8007448:	420b      	tst	r3, r1
 800744a:	d00b      	beq.n	8007464 <__swsetup_r+0xac>
 800744c:	2200      	movs	r2, #0
 800744e:	60a2      	str	r2, [r4, #8]
 8007450:	6962      	ldr	r2, [r4, #20]
 8007452:	4252      	negs	r2, r2
 8007454:	61a2      	str	r2, [r4, #24]
 8007456:	2000      	movs	r0, #0
 8007458:	6922      	ldr	r2, [r4, #16]
 800745a:	4282      	cmp	r2, r0
 800745c:	d101      	bne.n	8007462 <__swsetup_r+0xaa>
 800745e:	061a      	lsls	r2, r3, #24
 8007460:	d4be      	bmi.n	80073e0 <__swsetup_r+0x28>
 8007462:	bd70      	pop	{r4, r5, r6, pc}
 8007464:	0799      	lsls	r1, r3, #30
 8007466:	d400      	bmi.n	800746a <__swsetup_r+0xb2>
 8007468:	6962      	ldr	r2, [r4, #20]
 800746a:	60a2      	str	r2, [r4, #8]
 800746c:	e7f3      	b.n	8007456 <__swsetup_r+0x9e>
 800746e:	46c0      	nop			@ (mov r8, r8)
 8007470:	20000018 	.word	0x20000018

08007474 <_sbrk_r>:
 8007474:	2300      	movs	r3, #0
 8007476:	b570      	push	{r4, r5, r6, lr}
 8007478:	4d06      	ldr	r5, [pc, #24]	@ (8007494 <_sbrk_r+0x20>)
 800747a:	0004      	movs	r4, r0
 800747c:	0008      	movs	r0, r1
 800747e:	602b      	str	r3, [r5, #0]
 8007480:	f7fb fbba 	bl	8002bf8 <_sbrk>
 8007484:	1c43      	adds	r3, r0, #1
 8007486:	d103      	bne.n	8007490 <_sbrk_r+0x1c>
 8007488:	682b      	ldr	r3, [r5, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d000      	beq.n	8007490 <_sbrk_r+0x1c>
 800748e:	6023      	str	r3, [r4, #0]
 8007490:	bd70      	pop	{r4, r5, r6, pc}
 8007492:	46c0      	nop			@ (mov r8, r8)
 8007494:	20000404 	.word	0x20000404

08007498 <memcpy>:
 8007498:	2300      	movs	r3, #0
 800749a:	b510      	push	{r4, lr}
 800749c:	429a      	cmp	r2, r3
 800749e:	d100      	bne.n	80074a2 <memcpy+0xa>
 80074a0:	bd10      	pop	{r4, pc}
 80074a2:	5ccc      	ldrb	r4, [r1, r3]
 80074a4:	54c4      	strb	r4, [r0, r3]
 80074a6:	3301      	adds	r3, #1
 80074a8:	e7f8      	b.n	800749c <memcpy+0x4>
	...

080074ac <__assert_func>:
 80074ac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80074ae:	0014      	movs	r4, r2
 80074b0:	001a      	movs	r2, r3
 80074b2:	4b09      	ldr	r3, [pc, #36]	@ (80074d8 <__assert_func+0x2c>)
 80074b4:	0005      	movs	r5, r0
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	000e      	movs	r6, r1
 80074ba:	68d8      	ldr	r0, [r3, #12]
 80074bc:	4b07      	ldr	r3, [pc, #28]	@ (80074dc <__assert_func+0x30>)
 80074be:	2c00      	cmp	r4, #0
 80074c0:	d101      	bne.n	80074c6 <__assert_func+0x1a>
 80074c2:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <__assert_func+0x34>)
 80074c4:	001c      	movs	r4, r3
 80074c6:	4907      	ldr	r1, [pc, #28]	@ (80074e4 <__assert_func+0x38>)
 80074c8:	9301      	str	r3, [sp, #4]
 80074ca:	9402      	str	r4, [sp, #8]
 80074cc:	002b      	movs	r3, r5
 80074ce:	9600      	str	r6, [sp, #0]
 80074d0:	f000 f856 	bl	8007580 <fiprintf>
 80074d4:	f000 f8f4 	bl	80076c0 <abort>
 80074d8:	20000018 	.word	0x20000018
 80074dc:	08007939 	.word	0x08007939
 80074e0:	08007974 	.word	0x08007974
 80074e4:	08007946 	.word	0x08007946

080074e8 <_calloc_r>:
 80074e8:	b570      	push	{r4, r5, r6, lr}
 80074ea:	0c0b      	lsrs	r3, r1, #16
 80074ec:	0c15      	lsrs	r5, r2, #16
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d11e      	bne.n	8007530 <_calloc_r+0x48>
 80074f2:	2d00      	cmp	r5, #0
 80074f4:	d10c      	bne.n	8007510 <_calloc_r+0x28>
 80074f6:	b289      	uxth	r1, r1
 80074f8:	b294      	uxth	r4, r2
 80074fa:	434c      	muls	r4, r1
 80074fc:	0021      	movs	r1, r4
 80074fe:	f7ff f8f7 	bl	80066f0 <_malloc_r>
 8007502:	1e05      	subs	r5, r0, #0
 8007504:	d01b      	beq.n	800753e <_calloc_r+0x56>
 8007506:	0022      	movs	r2, r4
 8007508:	2100      	movs	r1, #0
 800750a:	f7fe f973 	bl	80057f4 <memset>
 800750e:	e016      	b.n	800753e <_calloc_r+0x56>
 8007510:	1c2b      	adds	r3, r5, #0
 8007512:	1c0c      	adds	r4, r1, #0
 8007514:	b289      	uxth	r1, r1
 8007516:	b292      	uxth	r2, r2
 8007518:	434a      	muls	r2, r1
 800751a:	b29b      	uxth	r3, r3
 800751c:	b2a1      	uxth	r1, r4
 800751e:	4359      	muls	r1, r3
 8007520:	0c14      	lsrs	r4, r2, #16
 8007522:	190c      	adds	r4, r1, r4
 8007524:	0c23      	lsrs	r3, r4, #16
 8007526:	d107      	bne.n	8007538 <_calloc_r+0x50>
 8007528:	0424      	lsls	r4, r4, #16
 800752a:	b292      	uxth	r2, r2
 800752c:	4314      	orrs	r4, r2
 800752e:	e7e5      	b.n	80074fc <_calloc_r+0x14>
 8007530:	2d00      	cmp	r5, #0
 8007532:	d101      	bne.n	8007538 <_calloc_r+0x50>
 8007534:	1c14      	adds	r4, r2, #0
 8007536:	e7ed      	b.n	8007514 <_calloc_r+0x2c>
 8007538:	230c      	movs	r3, #12
 800753a:	2500      	movs	r5, #0
 800753c:	6003      	str	r3, [r0, #0]
 800753e:	0028      	movs	r0, r5
 8007540:	bd70      	pop	{r4, r5, r6, pc}

08007542 <__ascii_mbtowc>:
 8007542:	b082      	sub	sp, #8
 8007544:	2900      	cmp	r1, #0
 8007546:	d100      	bne.n	800754a <__ascii_mbtowc+0x8>
 8007548:	a901      	add	r1, sp, #4
 800754a:	1e10      	subs	r0, r2, #0
 800754c:	d006      	beq.n	800755c <__ascii_mbtowc+0x1a>
 800754e:	2b00      	cmp	r3, #0
 8007550:	d006      	beq.n	8007560 <__ascii_mbtowc+0x1e>
 8007552:	7813      	ldrb	r3, [r2, #0]
 8007554:	600b      	str	r3, [r1, #0]
 8007556:	7810      	ldrb	r0, [r2, #0]
 8007558:	1e43      	subs	r3, r0, #1
 800755a:	4198      	sbcs	r0, r3
 800755c:	b002      	add	sp, #8
 800755e:	4770      	bx	lr
 8007560:	2002      	movs	r0, #2
 8007562:	4240      	negs	r0, r0
 8007564:	e7fa      	b.n	800755c <__ascii_mbtowc+0x1a>

08007566 <__ascii_wctomb>:
 8007566:	0003      	movs	r3, r0
 8007568:	1e08      	subs	r0, r1, #0
 800756a:	d005      	beq.n	8007578 <__ascii_wctomb+0x12>
 800756c:	2aff      	cmp	r2, #255	@ 0xff
 800756e:	d904      	bls.n	800757a <__ascii_wctomb+0x14>
 8007570:	228a      	movs	r2, #138	@ 0x8a
 8007572:	2001      	movs	r0, #1
 8007574:	601a      	str	r2, [r3, #0]
 8007576:	4240      	negs	r0, r0
 8007578:	4770      	bx	lr
 800757a:	2001      	movs	r0, #1
 800757c:	700a      	strb	r2, [r1, #0]
 800757e:	e7fb      	b.n	8007578 <__ascii_wctomb+0x12>

08007580 <fiprintf>:
 8007580:	b40e      	push	{r1, r2, r3}
 8007582:	b517      	push	{r0, r1, r2, r4, lr}
 8007584:	4c05      	ldr	r4, [pc, #20]	@ (800759c <fiprintf+0x1c>)
 8007586:	ab05      	add	r3, sp, #20
 8007588:	cb04      	ldmia	r3!, {r2}
 800758a:	0001      	movs	r1, r0
 800758c:	6820      	ldr	r0, [r4, #0]
 800758e:	9301      	str	r3, [sp, #4]
 8007590:	f7ff fd02 	bl	8006f98 <_vfiprintf_r>
 8007594:	bc1e      	pop	{r1, r2, r3, r4}
 8007596:	bc08      	pop	{r3}
 8007598:	b003      	add	sp, #12
 800759a:	4718      	bx	r3
 800759c:	20000018 	.word	0x20000018

080075a0 <__swhatbuf_r>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	000e      	movs	r6, r1
 80075a4:	001d      	movs	r5, r3
 80075a6:	230e      	movs	r3, #14
 80075a8:	5ec9      	ldrsh	r1, [r1, r3]
 80075aa:	0014      	movs	r4, r2
 80075ac:	b096      	sub	sp, #88	@ 0x58
 80075ae:	2900      	cmp	r1, #0
 80075b0:	da0c      	bge.n	80075cc <__swhatbuf_r+0x2c>
 80075b2:	89b2      	ldrh	r2, [r6, #12]
 80075b4:	2380      	movs	r3, #128	@ 0x80
 80075b6:	0011      	movs	r1, r2
 80075b8:	4019      	ands	r1, r3
 80075ba:	421a      	tst	r2, r3
 80075bc:	d114      	bne.n	80075e8 <__swhatbuf_r+0x48>
 80075be:	2380      	movs	r3, #128	@ 0x80
 80075c0:	00db      	lsls	r3, r3, #3
 80075c2:	2000      	movs	r0, #0
 80075c4:	6029      	str	r1, [r5, #0]
 80075c6:	6023      	str	r3, [r4, #0]
 80075c8:	b016      	add	sp, #88	@ 0x58
 80075ca:	bd70      	pop	{r4, r5, r6, pc}
 80075cc:	466a      	mov	r2, sp
 80075ce:	f000 f853 	bl	8007678 <_fstat_r>
 80075d2:	2800      	cmp	r0, #0
 80075d4:	dbed      	blt.n	80075b2 <__swhatbuf_r+0x12>
 80075d6:	23f0      	movs	r3, #240	@ 0xf0
 80075d8:	9901      	ldr	r1, [sp, #4]
 80075da:	021b      	lsls	r3, r3, #8
 80075dc:	4019      	ands	r1, r3
 80075de:	4b04      	ldr	r3, [pc, #16]	@ (80075f0 <__swhatbuf_r+0x50>)
 80075e0:	18c9      	adds	r1, r1, r3
 80075e2:	424b      	negs	r3, r1
 80075e4:	4159      	adcs	r1, r3
 80075e6:	e7ea      	b.n	80075be <__swhatbuf_r+0x1e>
 80075e8:	2100      	movs	r1, #0
 80075ea:	2340      	movs	r3, #64	@ 0x40
 80075ec:	e7e9      	b.n	80075c2 <__swhatbuf_r+0x22>
 80075ee:	46c0      	nop			@ (mov r8, r8)
 80075f0:	ffffe000 	.word	0xffffe000

080075f4 <__smakebuf_r>:
 80075f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075f6:	2602      	movs	r6, #2
 80075f8:	898b      	ldrh	r3, [r1, #12]
 80075fa:	0005      	movs	r5, r0
 80075fc:	000c      	movs	r4, r1
 80075fe:	b085      	sub	sp, #20
 8007600:	4233      	tst	r3, r6
 8007602:	d007      	beq.n	8007614 <__smakebuf_r+0x20>
 8007604:	0023      	movs	r3, r4
 8007606:	3347      	adds	r3, #71	@ 0x47
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	6123      	str	r3, [r4, #16]
 800760c:	2301      	movs	r3, #1
 800760e:	6163      	str	r3, [r4, #20]
 8007610:	b005      	add	sp, #20
 8007612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007614:	ab03      	add	r3, sp, #12
 8007616:	aa02      	add	r2, sp, #8
 8007618:	f7ff ffc2 	bl	80075a0 <__swhatbuf_r>
 800761c:	9f02      	ldr	r7, [sp, #8]
 800761e:	9001      	str	r0, [sp, #4]
 8007620:	0039      	movs	r1, r7
 8007622:	0028      	movs	r0, r5
 8007624:	f7ff f864 	bl	80066f0 <_malloc_r>
 8007628:	2800      	cmp	r0, #0
 800762a:	d108      	bne.n	800763e <__smakebuf_r+0x4a>
 800762c:	220c      	movs	r2, #12
 800762e:	5ea3      	ldrsh	r3, [r4, r2]
 8007630:	059a      	lsls	r2, r3, #22
 8007632:	d4ed      	bmi.n	8007610 <__smakebuf_r+0x1c>
 8007634:	2203      	movs	r2, #3
 8007636:	4393      	bics	r3, r2
 8007638:	431e      	orrs	r6, r3
 800763a:	81a6      	strh	r6, [r4, #12]
 800763c:	e7e2      	b.n	8007604 <__smakebuf_r+0x10>
 800763e:	2380      	movs	r3, #128	@ 0x80
 8007640:	89a2      	ldrh	r2, [r4, #12]
 8007642:	6020      	str	r0, [r4, #0]
 8007644:	4313      	orrs	r3, r2
 8007646:	81a3      	strh	r3, [r4, #12]
 8007648:	9b03      	ldr	r3, [sp, #12]
 800764a:	6120      	str	r0, [r4, #16]
 800764c:	6167      	str	r7, [r4, #20]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00c      	beq.n	800766c <__smakebuf_r+0x78>
 8007652:	0028      	movs	r0, r5
 8007654:	230e      	movs	r3, #14
 8007656:	5ee1      	ldrsh	r1, [r4, r3]
 8007658:	f000 f820 	bl	800769c <_isatty_r>
 800765c:	2800      	cmp	r0, #0
 800765e:	d005      	beq.n	800766c <__smakebuf_r+0x78>
 8007660:	2303      	movs	r3, #3
 8007662:	89a2      	ldrh	r2, [r4, #12]
 8007664:	439a      	bics	r2, r3
 8007666:	3b02      	subs	r3, #2
 8007668:	4313      	orrs	r3, r2
 800766a:	81a3      	strh	r3, [r4, #12]
 800766c:	89a3      	ldrh	r3, [r4, #12]
 800766e:	9a01      	ldr	r2, [sp, #4]
 8007670:	4313      	orrs	r3, r2
 8007672:	81a3      	strh	r3, [r4, #12]
 8007674:	e7cc      	b.n	8007610 <__smakebuf_r+0x1c>
	...

08007678 <_fstat_r>:
 8007678:	2300      	movs	r3, #0
 800767a:	b570      	push	{r4, r5, r6, lr}
 800767c:	4d06      	ldr	r5, [pc, #24]	@ (8007698 <_fstat_r+0x20>)
 800767e:	0004      	movs	r4, r0
 8007680:	0008      	movs	r0, r1
 8007682:	0011      	movs	r1, r2
 8007684:	602b      	str	r3, [r5, #0]
 8007686:	f7fb fa94 	bl	8002bb2 <_fstat>
 800768a:	1c43      	adds	r3, r0, #1
 800768c:	d103      	bne.n	8007696 <_fstat_r+0x1e>
 800768e:	682b      	ldr	r3, [r5, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d000      	beq.n	8007696 <_fstat_r+0x1e>
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	bd70      	pop	{r4, r5, r6, pc}
 8007698:	20000404 	.word	0x20000404

0800769c <_isatty_r>:
 800769c:	2300      	movs	r3, #0
 800769e:	b570      	push	{r4, r5, r6, lr}
 80076a0:	4d06      	ldr	r5, [pc, #24]	@ (80076bc <_isatty_r+0x20>)
 80076a2:	0004      	movs	r4, r0
 80076a4:	0008      	movs	r0, r1
 80076a6:	602b      	str	r3, [r5, #0]
 80076a8:	f7fb fa91 	bl	8002bce <_isatty>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	d103      	bne.n	80076b8 <_isatty_r+0x1c>
 80076b0:	682b      	ldr	r3, [r5, #0]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d000      	beq.n	80076b8 <_isatty_r+0x1c>
 80076b6:	6023      	str	r3, [r4, #0]
 80076b8:	bd70      	pop	{r4, r5, r6, pc}
 80076ba:	46c0      	nop			@ (mov r8, r8)
 80076bc:	20000404 	.word	0x20000404

080076c0 <abort>:
 80076c0:	2006      	movs	r0, #6
 80076c2:	b510      	push	{r4, lr}
 80076c4:	f000 f82c 	bl	8007720 <raise>
 80076c8:	2001      	movs	r0, #1
 80076ca:	f7fb fa3e 	bl	8002b4a <_exit>

080076ce <_raise_r>:
 80076ce:	b570      	push	{r4, r5, r6, lr}
 80076d0:	0004      	movs	r4, r0
 80076d2:	000d      	movs	r5, r1
 80076d4:	291f      	cmp	r1, #31
 80076d6:	d904      	bls.n	80076e2 <_raise_r+0x14>
 80076d8:	2316      	movs	r3, #22
 80076da:	6003      	str	r3, [r0, #0]
 80076dc:	2001      	movs	r0, #1
 80076de:	4240      	negs	r0, r0
 80076e0:	bd70      	pop	{r4, r5, r6, pc}
 80076e2:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d004      	beq.n	80076f2 <_raise_r+0x24>
 80076e8:	008a      	lsls	r2, r1, #2
 80076ea:	189b      	adds	r3, r3, r2
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	2a00      	cmp	r2, #0
 80076f0:	d108      	bne.n	8007704 <_raise_r+0x36>
 80076f2:	0020      	movs	r0, r4
 80076f4:	f000 f830 	bl	8007758 <_getpid_r>
 80076f8:	002a      	movs	r2, r5
 80076fa:	0001      	movs	r1, r0
 80076fc:	0020      	movs	r0, r4
 80076fe:	f000 f819 	bl	8007734 <_kill_r>
 8007702:	e7ed      	b.n	80076e0 <_raise_r+0x12>
 8007704:	2a01      	cmp	r2, #1
 8007706:	d009      	beq.n	800771c <_raise_r+0x4e>
 8007708:	1c51      	adds	r1, r2, #1
 800770a:	d103      	bne.n	8007714 <_raise_r+0x46>
 800770c:	2316      	movs	r3, #22
 800770e:	6003      	str	r3, [r0, #0]
 8007710:	2001      	movs	r0, #1
 8007712:	e7e5      	b.n	80076e0 <_raise_r+0x12>
 8007714:	2100      	movs	r1, #0
 8007716:	0028      	movs	r0, r5
 8007718:	6019      	str	r1, [r3, #0]
 800771a:	4790      	blx	r2
 800771c:	2000      	movs	r0, #0
 800771e:	e7df      	b.n	80076e0 <_raise_r+0x12>

08007720 <raise>:
 8007720:	b510      	push	{r4, lr}
 8007722:	4b03      	ldr	r3, [pc, #12]	@ (8007730 <raise+0x10>)
 8007724:	0001      	movs	r1, r0
 8007726:	6818      	ldr	r0, [r3, #0]
 8007728:	f7ff ffd1 	bl	80076ce <_raise_r>
 800772c:	bd10      	pop	{r4, pc}
 800772e:	46c0      	nop			@ (mov r8, r8)
 8007730:	20000018 	.word	0x20000018

08007734 <_kill_r>:
 8007734:	2300      	movs	r3, #0
 8007736:	b570      	push	{r4, r5, r6, lr}
 8007738:	4d06      	ldr	r5, [pc, #24]	@ (8007754 <_kill_r+0x20>)
 800773a:	0004      	movs	r4, r0
 800773c:	0008      	movs	r0, r1
 800773e:	0011      	movs	r1, r2
 8007740:	602b      	str	r3, [r5, #0]
 8007742:	f7fb f9f2 	bl	8002b2a <_kill>
 8007746:	1c43      	adds	r3, r0, #1
 8007748:	d103      	bne.n	8007752 <_kill_r+0x1e>
 800774a:	682b      	ldr	r3, [r5, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d000      	beq.n	8007752 <_kill_r+0x1e>
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	bd70      	pop	{r4, r5, r6, pc}
 8007754:	20000404 	.word	0x20000404

08007758 <_getpid_r>:
 8007758:	b510      	push	{r4, lr}
 800775a:	f7fb f9e0 	bl	8002b1e <_getpid>
 800775e:	bd10      	pop	{r4, pc}

08007760 <_init>:
 8007760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007762:	46c0      	nop			@ (mov r8, r8)
 8007764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007766:	bc08      	pop	{r3}
 8007768:	469e      	mov	lr, r3
 800776a:	4770      	bx	lr

0800776c <_fini>:
 800776c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776e:	46c0      	nop			@ (mov r8, r8)
 8007770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007772:	bc08      	pop	{r3}
 8007774:	469e      	mov	lr, r3
 8007776:	4770      	bx	lr
