INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/STUDIA/Magisterka/1 ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/STUDIA/Magisterka/1 ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
