{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 23:05:59 2015 " "Info: Processing started: Wed Apr 15 23:05:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64 " "Warning: Node \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64\" is a latch" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.B_70 " "Warning: Node \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.B_70\" is a latch" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79 " "Warning: Node \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79\" is a latch" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock25 " "Info: Assuming node \"clock25\" is an undefined clock" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[3\] " "Info: Detected ripple clock \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 32 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[2\] " "Info: Detected ripple clock \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 32 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[1\] " "Info: Detected ripple clock \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 32 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[0\] " "Info: Detected ripple clock \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 32 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A " "Info: Detected ripple clock \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A\" as buffer" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Equal0~0 " "Info: Detected gated clock \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Equal0~0\" as buffer" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0 " "Info: Detected gated clock \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0\" as buffer" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock25 register test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64 register test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C 69.16 MHz 14.46 ns Internal " "Info: Clock \"clock25\" has Internal fmax of 69.16 MHz between source register \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64\" and destination register \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C\" (period= 14.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.096 ns + Longest register register " "Info: + Longest register to register delay is 0.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64 1 REG LCCOMB_X40_Y12_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X40_Y12_N20; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.096 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C 2 REG LCFF_X40_Y12_N21 5 " "Info: 2: + IC(0.000 ns) + CELL(0.096 ns) = 0.096 ns; Loc. = LCFF_X40_Y12_N21; Fanout = 5; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.096 ns ( 100.00 % ) " "Info: Total cell delay = 0.096 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns } { 0.000ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.172 ns - Smallest " "Info: - Smallest clock skew is -7.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.829 ns + Shortest register " "Info: + Shortest clock path from clock \"clock25\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 16; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 122 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 122; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.829 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C 3 REG LCFF_X40_Y12_N21 5 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X40_Y12_N21; Fanout = 5; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.49 % ) " "Info: Total cell delay = 1.598 ns ( 56.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.51 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 10.001 ns - Longest register " "Info: - Longest clock path from clock \"clock25\" to source register is 10.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 16; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(1.056 ns) 3.950 ns MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[1\] 2 MEM M4K_X41_Y12 3 " "Info: 2: + IC(1.898 ns) + CELL(1.056 ns) = 3.950 ns; Loc. = M4K_X41_Y12; Fanout = 3; MEM Node = 'MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.541 ns) 5.316 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Equal0~0 3 COMB LCCOMB_X40_Y12_N10 2 " "Info: 3: + IC(0.825 ns) + CELL(0.541 ns) = 5.316 ns; Loc. = LCCOMB_X40_Y12_N10; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.278 ns) 6.122 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0 4 COMB LCCOMB_X40_Y12_N14 1 " "Info: 4: + IC(0.528 ns) + CELL(0.278 ns) = 6.122 ns; Loc. = LCCOMB_X40_Y12_N14; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.329 ns) + CELL(0.000 ns) 8.451 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl 5 COMB CLKCTRL_G13 2 " "Info: 5: + IC(2.329 ns) + CELL(0.000 ns) = 8.451 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.178 ns) 10.001 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64 6 REG LCCOMB_X40_Y12_N20 1 " "Info: 6: + IC(1.372 ns) + CELL(0.178 ns) = 10.001 ns; Loc. = LCCOMB_X40_Y12_N20; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.049 ns ( 30.49 % ) " "Info: Total cell delay = 3.049 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.952 ns ( 69.51 % ) " "Info: Total interconnect delay = 6.952 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.001 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.001 ns" { clock25 {} clock25~combout {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 {} } { 0.000ns 0.000ns 1.898ns 0.825ns 0.528ns 2.329ns 1.372ns } { 0.000ns 0.996ns 1.056ns 0.541ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.001 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.001 ns" { clock25 {} clock25~combout {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 {} } { 0.000ns 0.000ns 1.898ns 0.825ns 0.528ns 2.329ns 1.372ns } { 0.000ns 0.996ns 1.056ns 0.541ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns } { 0.000ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.001 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.001 ns" { clock25 {} clock25~combout {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 {} } { 0.000ns 0.000ns 1.898ns 0.825ns 0.528ns 2.329ns 1.372ns } { 0.000ns 0.996ns 1.056ns 0.541ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock25 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"clock25\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79 clock25 5.118 ns " "Info: Found hold time violation between source  pin or register \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C\" and destination pin or register \"test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79\" for clock \"clock25\" (Hold time is 5.118 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.169 ns + Largest " "Info: + Largest clock skew is 7.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 9.998 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to destination register is 9.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 16; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(1.056 ns) 3.950 ns MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[1\] 2 MEM M4K_X41_Y12 3 " "Info: 2: + IC(1.898 ns) + CELL(1.056 ns) = 3.950 ns; Loc. = M4K_X41_Y12; Fanout = 3; MEM Node = 'MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.541 ns) 5.316 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Equal0~0 3 COMB LCCOMB_X40_Y12_N10 2 " "Info: 3: + IC(0.825 ns) + CELL(0.541 ns) = 5.316 ns; Loc. = LCCOMB_X40_Y12_N10; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.278 ns) 6.122 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0 4 COMB LCCOMB_X40_Y12_N14 1 " "Info: 4: + IC(0.528 ns) + CELL(0.278 ns) = 6.122 ns; Loc. = LCCOMB_X40_Y12_N14; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.329 ns) + CELL(0.000 ns) 8.451 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl 5 COMB CLKCTRL_G13 2 " "Info: 5: + IC(2.329 ns) + CELL(0.000 ns) = 8.451 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.178 ns) 9.998 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79 6 REG LCCOMB_X40_Y12_N12 1 " "Info: 6: + IC(1.369 ns) + CELL(0.178 ns) = 9.998 ns; Loc. = LCCOMB_X40_Y12_N12; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.049 ns ( 30.50 % ) " "Info: Total cell delay = 3.049 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.949 ns ( 69.50 % ) " "Info: Total interconnect delay = 6.949 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.998 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.998 ns" { clock25 {} clock25~combout {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 1.898ns 0.825ns 0.528ns 2.329ns 1.369ns } { 0.000ns 0.996ns 1.056ns 0.541ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.829 ns - Shortest register " "Info: - Shortest clock path from clock \"clock25\" to source register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 16; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 122 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 122; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.829 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C 3 REG LCFF_X40_Y12_N21 5 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X40_Y12_N21; Fanout = 5; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.49 % ) " "Info: Total cell delay = 1.598 ns ( 56.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.51 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.998 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.998 ns" { clock25 {} clock25~combout {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 1.898ns 0.825ns 0.528ns 2.329ns 1.369ns } { 0.000ns 0.996ns 1.056ns 0.541ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.774 ns - Shortest register register " "Info: - Shortest register to register delay is 1.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C 1 REG LCFF_X40_Y12_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y12_N21; Fanout = 5; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.521 ns) 1.158 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector2~1 2 COMB LCCOMB_X40_Y12_N4 1 " "Info: 2: + IC(0.637 ns) + CELL(0.521 ns) = 1.158 ns; Loc. = LCCOMB_X40_Y12_N4; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector2~1 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 1.774 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79 3 REG LCCOMB_X40_Y12_N12 1 " "Info: 3: + IC(0.297 ns) + CELL(0.319 ns) = 1.774 ns; Loc. = LCCOMB_X40_Y12_N12; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.A_79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector2~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.840 ns ( 47.35 % ) " "Info: Total cell delay = 0.840 ns ( 47.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.934 ns ( 52.65 % ) " "Info: Total interconnect delay = 0.934 ns ( 52.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector2~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector2~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.637ns 0.297ns } { 0.000ns 0.521ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.998 ns" { clock25 MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.998 ns" { clock25 {} clock25~combout {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Equal0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 1.898ns 0.825ns 0.528ns 2.329ns 1.369ns } { 0.000ns 0.996ns 1.056ns 0.541ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector2~1 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector2~1 {} test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.637ns 0.297ns } { 0.000ns 0.521ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 23:06:00 2015 " "Info: Processing ended: Wed Apr 15 23:06:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
