

================================================================
== Vitis HLS Report for 'rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP'
================================================================
* Date:           Sun May  2 18:23:09 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6363|     6363|  63.630 us|  63.630 us|  6363|  6363|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NUM_TRIS_LOOP  |     6361|     6361|        42|          1|          1|  6320|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 45 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%intersectIndex_BRAM = alloca i32 1"   --->   Operation 46 'alloca' 'intersectIndex_BRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 47 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dir_V_21_069_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dir_V_21_069_cast"   --->   Operation 48 'read' 'dir_V_21_069_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dir_V_1_068_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dir_V_1_068_cast"   --->   Operation 49 'read' 'dir_V_1_068_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln69_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln69"   --->   Operation 50 'read' 'sext_ln69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dir_V_21_069_cast_cast = sext i32 %dir_V_21_069_cast_read"   --->   Operation 51 'sext' 'dir_V_21_069_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dir_V_1_068_cast_cast = sext i32 %dir_V_1_068_cast_read"   --->   Operation 52 'sext' 'dir_V_1_068_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln69_cast = sext i32 %sext_ln69_read"   --->   Operation 53 'sext' 'sext_ln69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 4294967295, i32 %intersectIndex_BRAM"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 1073741824, i32 %t_V"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_2 = load i13 %i" [raytriangleintersect.cpp:69]   --->   Operation 58 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.86ns)   --->   "%icmp_ln69 = icmp_eq  i13 %i_2, i13 6320" [raytriangleintersect.cpp:69]   --->   Operation 59 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns)   --->   "%add_ln69 = add i13 %i_2, i13 1" [raytriangleintersect.cpp:69]   --->   Operation 60 'add' 'add_ln69' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.exitStub" [raytriangleintersect.cpp:69]   --->   Operation 61 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i13 %i_2" [raytriangleintersect.cpp:69]   --->   Operation 62 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%P1_V_0_addr = getelementptr i32 %P1_V_0, i64 0, i64 %zext_ln69" [raytriangleintersect.cpp:74]   --->   Operation 63 'getelementptr' 'P1_V_0_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%P1_V_0_load = load i13 %P1_V_0_addr"   --->   Operation 64 'load' 'P1_V_0_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%P1_V_1_addr = getelementptr i32 %P1_V_1, i64 0, i64 %zext_ln69"   --->   Operation 65 'getelementptr' 'P1_V_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%P1_V_1_load = load i13 %P1_V_1_addr"   --->   Operation 66 'load' 'P1_V_1_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%P1_V_2_addr = getelementptr i32 %P1_V_2, i64 0, i64 %zext_ln69"   --->   Operation 67 'getelementptr' 'P1_V_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%P1_V_2_load = load i13 %P1_V_2_addr"   --->   Operation 68 'load' 'P1_V_2_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%P3_V_0_addr = getelementptr i32 %P3_V_0, i64 0, i64 %zext_ln69" [raytriangleintersect.cpp:78]   --->   Operation 69 'getelementptr' 'P3_V_0_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%P3_V_0_load = load i13 %P3_V_0_addr"   --->   Operation 70 'load' 'P3_V_0_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%P3_V_1_addr = getelementptr i32 %P3_V_1, i64 0, i64 %zext_ln69"   --->   Operation 71 'getelementptr' 'P3_V_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%P3_V_1_load = load i13 %P3_V_1_addr"   --->   Operation 72 'load' 'P3_V_1_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%P3_V_2_addr = getelementptr i32 %P3_V_2, i64 0, i64 %zext_ln69"   --->   Operation 73 'getelementptr' 'P3_V_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%P3_V_2_load = load i13 %P3_V_2_addr"   --->   Operation 74 'load' 'P3_V_2_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_1 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln69 = store i13 %add_ln69, i13 %i" [raytriangleintersect.cpp:69]   --->   Operation 75 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%P2_V_0_addr = getelementptr i32 %P2_V_0, i64 0, i64 %zext_ln69" [raytriangleintersect.cpp:74]   --->   Operation 76 'getelementptr' 'P2_V_0_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.35ns)   --->   "%P2_V_0_load = load i13 %P2_V_0_addr"   --->   Operation 77 'load' 'P2_V_0_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 78 [1/2] (1.35ns)   --->   "%P1_V_0_load = load i13 %P1_V_0_addr"   --->   Operation 78 'load' 'P1_V_0_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%P2_V_1_addr = getelementptr i32 %P2_V_1, i64 0, i64 %zext_ln69"   --->   Operation 79 'getelementptr' 'P2_V_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.35ns)   --->   "%P2_V_1_load = load i13 %P2_V_1_addr"   --->   Operation 80 'load' 'P2_V_1_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 81 [1/2] (1.35ns)   --->   "%P1_V_1_load = load i13 %P1_V_1_addr"   --->   Operation 81 'load' 'P1_V_1_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%P2_V_2_addr = getelementptr i32 %P2_V_2, i64 0, i64 %zext_ln69"   --->   Operation 82 'getelementptr' 'P2_V_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.35ns)   --->   "%P2_V_2_load = load i13 %P2_V_2_addr"   --->   Operation 83 'load' 'P2_V_2_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 84 [1/2] (1.35ns)   --->   "%P1_V_2_load = load i13 %P1_V_2_addr"   --->   Operation 84 'load' 'P1_V_2_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 85 [1/2] (1.35ns)   --->   "%P3_V_0_load = load i13 %P3_V_0_addr"   --->   Operation 85 'load' 'P3_V_0_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 86 [1/1] (1.20ns)   --->   "%r_V_31 = sub i32 %P3_V_0_load, i32 %P1_V_0_load"   --->   Operation 86 'sub' 'r_V_31' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (1.35ns)   --->   "%P3_V_1_load = load i13 %P3_V_1_addr"   --->   Operation 87 'load' 'P3_V_1_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 88 [1/1] (1.20ns)   --->   "%r_V_33 = sub i32 %P3_V_1_load, i32 %P1_V_1_load"   --->   Operation 88 'sub' 'r_V_33' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/2] (1.35ns)   --->   "%P3_V_2_load = load i13 %P3_V_2_addr"   --->   Operation 89 'load' 'P3_V_2_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_2 : Operation 90 [1/1] (1.20ns)   --->   "%r_V_35 = sub i32 %P3_V_2_load, i32 %P1_V_2_load"   --->   Operation 90 'sub' 'r_V_35' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i32 %r_V_35"   --->   Operation 91 'sext' 'sext_ln1171' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.88ns)   --->   "%r_V = mul i48 %sext_ln1171, i48 %dir_V_1_068_cast_cast"   --->   Operation 92 'mul' 'r_V' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i32 %r_V_33"   --->   Operation 93 'sext' 'sext_ln1171_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.88ns)   --->   "%r_V_1 = mul i48 %sext_ln1171_1, i48 %dir_V_21_069_cast_cast"   --->   Operation 94 'mul' 'r_V_1' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i32 %r_V_31"   --->   Operation 95 'sext' 'sext_ln1171_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.88ns)   --->   "%r_V_2 = mul i48 %sext_ln1171_2, i48 %dir_V_21_069_cast_cast"   --->   Operation 96 'mul' 'r_V_2' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (3.88ns)   --->   "%r_V_3 = mul i48 %sext_ln1171, i48 %sext_ln69_cast"   --->   Operation 97 'mul' 'r_V_3' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 98 [1/2] (1.35ns)   --->   "%P2_V_0_load = load i13 %P2_V_0_addr"   --->   Operation 98 'load' 'P2_V_0_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 99 [1/1] (1.20ns)   --->   "%r_V_6 = sub i32 %P2_V_0_load, i32 %P1_V_0_load"   --->   Operation 99 'sub' 'r_V_6' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/2] (1.35ns)   --->   "%P2_V_1_load = load i13 %P2_V_1_addr"   --->   Operation 100 'load' 'P2_V_1_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 101 [1/1] (1.20ns)   --->   "%r_V_8 = sub i32 %P2_V_1_load, i32 %P1_V_1_load"   --->   Operation 101 'sub' 'r_V_8' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/2] (1.35ns)   --->   "%P2_V_2_load = load i13 %P2_V_2_addr"   --->   Operation 102 'load' 'P2_V_2_load' <Predicate = (!icmp_ln69)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6320> <RAM>
ST_3 : Operation 103 [1/1] (1.20ns)   --->   "%r_V_10 = sub i32 %P2_V_2_load, i32 %P1_V_2_load"   --->   Operation 103 'sub' 'r_V_10' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.26ns)   --->   "%ret_V = sub i48 %r_V, i48 %r_V_1"   --->   Operation 104 'sub' 'ret_V' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 105 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.26ns)   --->   "%ret_V_1 = sub i48 %r_V_2, i48 %r_V_3"   --->   Operation 106 'sub' 'ret_V_1' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_1, i32 16, i32 47"   --->   Operation 107 'partselect' 'trunc_ln717_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.88ns)   --->   "%r_V_4 = mul i48 %sext_ln1171_1, i48 %sext_ln69_cast"   --->   Operation 108 'mul' 'r_V_4' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (3.88ns)   --->   "%r_V_5 = mul i48 %sext_ln1171_2, i48 %dir_V_1_068_cast_cast"   --->   Operation 109 'mul' 'r_V_5' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.26ns)   --->   "%ret_V_2 = sub i48 %r_V_4, i48 %r_V_5"   --->   Operation 110 'sub' 'ret_V_2' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_2, i32 16, i32 47"   --->   Operation 111 'partselect' 'trunc_ln717_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i32 %r_V_6"   --->   Operation 112 'sext' 'sext_ln1168' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i32 %trunc_ln3"   --->   Operation 113 'sext' 'sext_ln1171_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.88ns)   --->   "%r_V_7 = mul i48 %sext_ln1171_3, i48 %sext_ln1168"   --->   Operation 114 'mul' 'r_V_7' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i32 %r_V_8"   --->   Operation 115 'sext' 'sext_ln1168_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i32 %trunc_ln717_1"   --->   Operation 116 'sext' 'sext_ln1171_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (3.88ns)   --->   "%r_V_9 = mul i48 %sext_ln1171_4, i48 %sext_ln1168_1"   --->   Operation 117 'mul' 'r_V_9' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_7, i32 16, i32 47"   --->   Operation 118 'partselect' 'tmp_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.20ns)   --->   "%r_V_12 = sub i32 4292265299, i32 %P1_V_0_load"   --->   Operation 119 'sub' 'r_V_12' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.20ns)   --->   "%r_V_14 = sub i32 5364934, i32 %P1_V_1_load"   --->   Operation 120 'sub' 'r_V_14' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1168_3 = sext i32 %r_V_12"   --->   Operation 121 'sext' 'sext_ln1168_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.88ns)   --->   "%r_V_13 = mul i48 %sext_ln1171_3, i48 %sext_ln1168_3"   --->   Operation 122 'mul' 'r_V_13' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1168_4 = sext i32 %r_V_14"   --->   Operation 123 'sext' 'sext_ln1168_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (3.88ns)   --->   "%r_V_15 = mul i48 %sext_ln1171_4, i48 %sext_ln1168_4"   --->   Operation 124 'mul' 'r_V_15' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_13, i32 16, i32 47"   --->   Operation 125 'partselect' 'tmp_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_3, i16 0"   --->   Operation 126 'bitconcatenate' 'lhs_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.26ns)   --->   "%ret_V_5 = add i48 %lhs_2, i48 %r_V_15"   --->   Operation 127 'add' 'ret_V_5' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_5, i32 16, i32 47"   --->   Operation 128 'partselect' 'tmp_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.87>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [raytriangleintersect.cpp:66]   --->   Operation 129 'specpipeline' 'specpipeline_ln66' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [raytriangleintersect.cpp:66]   --->   Operation 130 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_1, i16 0"   --->   Operation 131 'bitconcatenate' 'lhs' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.26ns)   --->   "%ret_V_3 = add i48 %lhs, i48 %r_V_9"   --->   Operation 132 'add' 'ret_V_3' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1168_2 = sext i32 %r_V_10"   --->   Operation 133 'sext' 'sext_ln1168_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i32 %trunc_ln717_2"   --->   Operation 134 'sext' 'sext_ln1171_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.88ns)   --->   "%r_V_11 = mul i48 %sext_ln1171_5, i48 %sext_ln1168_2"   --->   Operation 135 'mul' 'r_V_11' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_3, i32 16, i32 47"   --->   Operation 136 'partselect' 'tmp_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_2, i16 0"   --->   Operation 137 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.26ns)   --->   "%ret_V_4 = add i48 %lhs_1, i48 %r_V_11"   --->   Operation 138 'add' 'ret_V_4' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%temp_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_4, i32 16, i32 47"   --->   Operation 139 'partselect' 'temp_val_V_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %ret_V_4, i32 47"   --->   Operation 140 'bitselect' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.20ns)   --->   "%detTest_V_1 = sub i32 0, i32 %temp_val_V_3"   --->   Operation 141 'sub' 'detTest_V_1' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.52ns)   --->   "%detTest_V_2 = select i1 %tmp, i32 %detTest_V_1, i32 %temp_val_V_3" [raytriangleintersect.cpp:90]   --->   Operation 142 'select' 'detTest_V_2' <Predicate = (!icmp_ln69)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (1.11ns)   --->   "%icmp_ln1552 = icmp_eq  i32 %temp_val_V_3, i32 0"   --->   Operation 143 'icmp' 'icmp_ln1552' <Predicate = (!icmp_ln69)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.48ns)   --->   "%br_ln57 = br i1 %icmp_ln1552, void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, void %_Z12customDivideR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv" [common.cpp:57]   --->   Operation 144 'br' 'br_ln57' <Predicate = (!icmp_ln69)> <Delay = 0.48>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i32 %temp_val_V_3"   --->   Operation 145 'sext' 'sext_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 0.00>
ST_4 : Operation 146 [38/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 146 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.20ns)   --->   "%r_V_16 = sub i32 7369981, i32 %P1_V_2_load"   --->   Operation 147 'sub' 'r_V_16' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1168_5 = sext i32 %r_V_16"   --->   Operation 148 'sext' 'sext_ln1168_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (3.88ns)   --->   "%r_V_17 = mul i48 %sext_ln1171_5, i48 %sext_ln1168_5"   --->   Operation 149 'mul' 'r_V_17' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_4, i16 0"   --->   Operation 150 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.26ns)   --->   "%ret_V_6 = add i48 %lhs_3, i48 %r_V_17"   --->   Operation 151 'add' 'ret_V_6' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%temp_val_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_6, i32 16, i32 47"   --->   Operation 152 'partselect' 'temp_val_V' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (3.88ns)   --->   "%r_V_20 = mul i48 %sext_ln1168_2, i48 %sext_ln1168_4"   --->   Operation 153 'mul' 'r_V_20' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (3.88ns)   --->   "%r_V_21 = mul i48 %sext_ln1168_5, i48 %sext_ln1168_1"   --->   Operation 154 'mul' 'r_V_21' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (1.26ns)   --->   "%ret_V_7 = sub i48 %r_V_20, i48 %r_V_21"   --->   Operation 155 'sub' 'ret_V_7' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_7, i32 16, i32 47"   --->   Operation 156 'partselect' 'trunc_ln717_s' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (3.88ns)   --->   "%r_V_22 = mul i48 %sext_ln1168_5, i48 %sext_ln1168"   --->   Operation 157 'mul' 'r_V_22' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (3.88ns)   --->   "%r_V_23 = mul i48 %sext_ln1168_2, i48 %sext_ln1168_3"   --->   Operation 158 'mul' 'r_V_23' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (1.26ns)   --->   "%ret_V_8 = sub i48 %r_V_22, i48 %r_V_23"   --->   Operation 159 'sub' 'ret_V_8' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_8, i32 16, i32 47"   --->   Operation 160 'partselect' 'trunc_ln717_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (3.88ns)   --->   "%r_V_24 = mul i48 %sext_ln1168_1, i48 %sext_ln1168_3"   --->   Operation 161 'mul' 'r_V_24' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (3.88ns)   --->   "%r_V_25 = mul i48 %sext_ln1168_4, i48 %sext_ln1168"   --->   Operation 162 'mul' 'r_V_25' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.26ns)   --->   "%ret_V_9 = sub i48 %r_V_24, i48 %r_V_25"   --->   Operation 163 'sub' 'ret_V_9' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_9, i32 16, i32 47"   --->   Operation 164 'partselect' 'trunc_ln717_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %detTest_V_2, i32 1, i32 31"   --->   Operation 165 'partselect' 'tmp_9' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 166 [37/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 166 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i32 %trunc_ln717_s"   --->   Operation 167 'sext' 'sext_ln1171_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (3.88ns)   --->   "%r_V_26 = mul i48 %sext_ln1171_7, i48 %sext_ln69_cast"   --->   Operation 168 'mul' 'r_V_26' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i32 %trunc_ln717_3"   --->   Operation 169 'sext' 'sext_ln1171_8' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.88ns)   --->   "%r_V_27 = mul i48 %sext_ln1171_8, i48 %dir_V_1_068_cast_cast"   --->   Operation 170 'mul' 'r_V_27' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_26, i32 16, i32 47"   --->   Operation 171 'partselect' 'tmp_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_5, i16 0"   --->   Operation 172 'bitconcatenate' 'lhs_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.26ns)   --->   "%ret_V_10 = add i48 %lhs_4, i48 %r_V_27"   --->   Operation 173 'add' 'ret_V_10' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i32 %trunc_ln717_4"   --->   Operation 174 'sext' 'sext_ln1171_9' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (3.88ns)   --->   "%r_V_28 = mul i48 %sext_ln1171_9, i48 %dir_V_21_069_cast_cast"   --->   Operation 175 'mul' 'r_V_28' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_10, i32 16, i32 47"   --->   Operation 176 'partselect' 'tmp_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_6, i16 0"   --->   Operation 177 'bitconcatenate' 'lhs_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (1.26ns)   --->   "%ret_V_11 = add i48 %lhs_5, i48 %r_V_28"   --->   Operation 178 'add' 'ret_V_11' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%temp_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_11, i32 16, i32 47"   --->   Operation 179 'partselect' 'temp_val_V_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (3.88ns)   --->   "%r_V_32 = mul i48 %sext_ln1171_7, i48 %sext_ln1171_2"   --->   Operation 180 'mul' 'r_V_32' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (3.88ns)   --->   "%r_V_34 = mul i48 %sext_ln1171_8, i48 %sext_ln1171_1"   --->   Operation 181 'mul' 'r_V_34' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_32, i32 16, i32 47"   --->   Operation 182 'partselect' 'tmp_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_7, i16 0"   --->   Operation 183 'bitconcatenate' 'lhs_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (1.26ns)   --->   "%ret_V_12 = add i48 %lhs_6, i48 %r_V_34"   --->   Operation 184 'add' 'ret_V_12' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (3.88ns)   --->   "%r_V_36 = mul i48 %sext_ln1171, i48 %sext_ln1171_9"   --->   Operation 185 'mul' 'r_V_36' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_12, i32 16, i32 47"   --->   Operation 186 'partselect' 'tmp_8' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_8, i16 0"   --->   Operation 187 'bitconcatenate' 'lhs_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (1.26ns)   --->   "%ret_V_13 = add i48 %lhs_7, i48 %r_V_36"   --->   Operation 188 'add' 'ret_V_13' <Predicate = (!icmp_ln69)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%temp_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_13, i32 16, i32 47"   --->   Operation 189 'partselect' 'temp_val_V_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.09ns)   --->   "%flag1 = icmp_slt  i31 %tmp_9, i31 1"   --->   Operation 190 'icmp' 'flag1' <Predicate = (!icmp_ln69)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.70>
ST_6 : Operation 191 [36/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 191 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.70>
ST_7 : Operation 192 [35/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 192 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.70>
ST_8 : Operation 193 [34/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 193 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.70>
ST_9 : Operation 194 [33/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 194 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.70>
ST_10 : Operation 195 [32/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 195 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.70>
ST_11 : Operation 196 [31/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 196 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.70>
ST_12 : Operation 197 [30/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 197 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.70>
ST_13 : Operation 198 [29/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 198 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.70>
ST_14 : Operation 199 [28/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 199 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.70>
ST_15 : Operation 200 [27/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 200 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.70>
ST_16 : Operation 201 [26/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 201 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.70>
ST_17 : Operation 202 [25/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 202 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.70>
ST_18 : Operation 203 [24/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 203 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.70>
ST_19 : Operation 204 [23/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 204 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.70>
ST_20 : Operation 205 [22/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 205 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.70>
ST_21 : Operation 206 [21/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 206 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.70>
ST_22 : Operation 207 [20/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 207 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.70>
ST_23 : Operation 208 [19/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 208 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.70>
ST_24 : Operation 209 [18/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 209 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.70>
ST_25 : Operation 210 [17/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 210 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.70>
ST_26 : Operation 211 [16/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 211 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.70>
ST_27 : Operation 212 [15/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 212 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.70>
ST_28 : Operation 213 [14/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 213 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.70>
ST_29 : Operation 214 [13/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 214 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.70>
ST_30 : Operation 215 [12/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 215 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.70>
ST_31 : Operation 216 [11/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 216 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.70>
ST_32 : Operation 217 [10/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 217 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.70>
ST_33 : Operation 218 [9/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 218 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.70>
ST_34 : Operation 219 [8/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 219 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.70>
ST_35 : Operation 220 [7/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 220 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.70>
ST_36 : Operation 221 [6/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 221 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.70>
ST_37 : Operation 222 [5/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 222 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.70>
ST_38 : Operation 223 [4/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 223 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.70>
ST_39 : Operation 224 [3/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 224 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.70>
ST_40 : Operation 225 [2/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 225 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.27>
ST_41 : Operation 226 [1/38] (1.70ns)   --->   "%sdiv_ln1201 = sdiv i34 4294967296, i34 %sext_ln1201"   --->   Operation 226 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 1.70> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 227 [1/1] (0.00ns)   --->   "%invDet_V = trunc i32 %sdiv_ln1201"   --->   Operation 227 'trunc' 'invDet_V' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 0.00>
ST_41 : Operation 228 [1/1] (0.48ns)   --->   "%br_ln67 = br void %_Z12customDivideR8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_.exit_ifconv" [common.cpp:67]   --->   Operation 228 'br' 'br_ln67' <Predicate = (!icmp_ln69 & !icmp_ln1552)> <Delay = 0.48>
ST_41 : Operation 229 [1/1] (0.00ns)   --->   "%invDet_V_1 = phi i32 %invDet_V, void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i32 1073741824, void %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split"   --->   Operation 229 'phi' 'invDet_V_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1168_6 = sext i32 %temp_val_V"   --->   Operation 230 'sext' 'sext_ln1168_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i32 %invDet_V_1"   --->   Operation 231 'sext' 'sext_ln1171_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 232 [1/1] (3.88ns)   --->   "%r_V_19 = mul i48 %sext_ln1171_6, i48 %sext_ln1168_6"   --->   Operation 232 'mul' 'r_V_19' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%u_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_19, i32 16, i32 47"   --->   Operation 233 'partselect' 'u_V' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1168_7 = sext i32 %temp_val_V_1"   --->   Operation 234 'sext' 'sext_ln1168_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (3.88ns)   --->   "%r_V_30 = mul i48 %sext_ln1171_6, i48 %sext_ln1168_7"   --->   Operation 235 'mul' 'r_V_30' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%v_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_30, i32 16, i32 47"   --->   Operation 236 'partselect' 'v_V' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1168_8 = sext i32 %temp_val_V_2"   --->   Operation 237 'sext' 'sext_ln1168_8' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 238 [1/1] (3.88ns)   --->   "%r_V_38 = mul i48 %sext_ln1171_6, i48 %sext_ln1168_8"   --->   Operation 238 'mul' 'r_V_38' <Predicate = (!icmp_ln69)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 239 [1/1] (0.00ns)   --->   "%local_t_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_38, i32 16, i32 47"   --->   Operation 239 'partselect' 'local_t_V' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 240 [1/1] (1.11ns)   --->   "%icmp_ln1547 = icmp_sgt  i32 %u_V, i32 65536"   --->   Operation 240 'icmp' 'icmp_ln1547' <Predicate = (!icmp_ln69)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i32 %u_V"   --->   Operation 241 'sext' 'sext_ln712' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i32 %v_V"   --->   Operation 242 'zext' 'zext_ln712' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_41 : Operation 243 [1/1] (1.20ns)   --->   "%ret_V_14 = add i33 %sext_ln712, i33 %zext_ln712"   --->   Operation 243 'add' 'ret_V_14' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.47>
ST_42 : Operation 244 [1/1] (0.00ns)   --->   "%intersectIndex_BRAM_2 = load i32 %intersectIndex_BRAM" [raytriangleintersect.cpp:69]   --->   Operation 244 'load' 'intersectIndex_BRAM_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %intersectIndex_BRAM_2" [raytriangleintersect.cpp:69]   --->   Operation 245 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6320, i64 6320, i64 6320"   --->   Operation 246 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i32 %t_V" [raytriangleintersect.cpp:124]   --->   Operation 247 'load' 't_V_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln124)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %r_V_19, i32 47"   --->   Operation 248 'bitselect' 'tmp_10' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 249 [1/1] (1.13ns)   --->   "%icmp_ln123 = icmp_slt  i33 %ret_V_14, i33 65537" [raytriangleintersect.cpp:123]   --->   Operation 249 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln69)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln133)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %r_V_30, i32 47"   --->   Operation 250 'bitselect' 'tmp_11' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln133)   --->   "%xor_ln1548 = xor i1 %tmp_11, i1 1"   --->   Operation 251 'xor' 'xor_ln1548' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln124)   --->   "%or_ln124_1 = or i1 %icmp_ln1547, i1 %flag1" [raytriangleintersect.cpp:124]   --->   Operation 252 'or' 'or_ln124_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 253 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln124 = or i1 %or_ln124_1, i1 %tmp_10" [raytriangleintersect.cpp:124]   --->   Operation 253 'or' 'or_ln124' <Predicate = (!icmp_ln69)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 254 [1/1] (1.11ns)   --->   "%icmp_ln1548 = icmp_slt  i32 %local_t_V, i32 %t_V_load_1"   --->   Operation 254 'icmp' 'icmp_ln1548' <Predicate = (!icmp_ln69)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln133)   --->   "%and_ln133_1 = and i1 %icmp_ln1548, i1 %xor_ln1548" [raytriangleintersect.cpp:133]   --->   Operation 255 'and' 'and_ln133_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 256 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln133 = and i1 %and_ln133_1, i1 %icmp_ln123" [raytriangleintersect.cpp:133]   --->   Operation 256 'and' 'and_ln133' <Predicate = (!icmp_ln69)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node t_V_1)   --->   "%select_ln133 = select i1 %and_ln133, i32 %local_t_V, i32 %t_V_load_1" [raytriangleintersect.cpp:133]   --->   Operation 257 'select' 'select_ln133' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node intersectIndex_BRAM_3)   --->   "%zext_ln133 = zext i13 %i_2" [raytriangleintersect.cpp:133]   --->   Operation 258 'zext' 'zext_ln133' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node intersectIndex_BRAM_3)   --->   "%select_ln133_1 = select i1 %and_ln133, i32 %zext_ln133, i32 %intersectIndex_BRAM_2" [raytriangleintersect.cpp:133]   --->   Operation 259 'select' 'select_ln133_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 260 [1/1] (0.52ns) (out node of the LUT)   --->   "%t_V_1 = select i1 %or_ln124, i32 %t_V_load_1, i32 %select_ln133" [raytriangleintersect.cpp:124]   --->   Operation 260 'select' 't_V_1' <Predicate = (!icmp_ln69)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 261 [1/1] (0.52ns) (out node of the LUT)   --->   "%intersectIndex_BRAM_3 = select i1 %or_ln124, i32 %intersectIndex_BRAM_2, i32 %select_ln133_1" [raytriangleintersect.cpp:124]   --->   Operation 261 'select' 'intersectIndex_BRAM_3' <Predicate = (!icmp_ln69)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 262 [1/1] (0.48ns)   --->   "%store_ln124 = store i32 %intersectIndex_BRAM_3, i32 %intersectIndex_BRAM" [raytriangleintersect.cpp:124]   --->   Operation 262 'store' 'store_ln124' <Predicate = (!icmp_ln69)> <Delay = 0.48>
ST_42 : Operation 263 [1/1] (0.48ns)   --->   "%store_ln124 = store i32 %t_V_1, i32 %t_V" [raytriangleintersect.cpp:124]   --->   Operation 263 'store' 'store_ln124' <Predicate = (!icmp_ln69)> <Delay = 0.48>
ST_42 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 264 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%t_V_load = load i32 %t_V"   --->   Operation 265 'load' 't_V_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %intersectIndex_BRAM_out, i16 %trunc_ln69" [raytriangleintersect.cpp:69]   --->   Operation 266 'write' 'write_ln69' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %t_V_out, i32 %t_V_load"   --->   Operation 267 'write' 'write_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 268 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0 ns)
	'load' operation ('i', raytriangleintersect.cpp:69) on local variable 'i' [30]  (0 ns)
	'add' operation ('add_ln69', raytriangleintersect.cpp:69) [34]  (0.975 ns)
	'store' operation ('store_ln69', raytriangleintersect.cpp:69) of variable 'add_ln69', raytriangleintersect.cpp:69 on local variable 'i' [189]  (0.489 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'load' operation ('P1_V_2_load') on array 'P1_V_2' [53]  (1.35 ns)
	'sub' operation ('r.V') [63]  (1.2 ns)
	'mul' operation ('r.V') [65]  (3.88 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'load' operation ('P2_V_0_load') on array 'P2_V_0' [42]  (1.35 ns)
	'sub' operation ('r.V') [44]  (1.2 ns)
	'mul' operation ('r.V') [81]  (3.88 ns)

 <State 4>: 6.88ns
The critical path consists of the following:
	'mul' operation ('r.V') [90]  (3.88 ns)
	'add' operation ('ret.V') [93]  (1.27 ns)
	'sub' operation ('detTest.V') [96]  (1.2 ns)
	'select' operation ('detTest.V', raytriangleintersect.cpp:90) [97]  (0.525 ns)

 <State 5>: 6.42ns
The critical path consists of the following:
	'mul' operation ('r.V') [141]  (3.88 ns)
	'add' operation ('ret.V') [146]  (1.27 ns)
	'add' operation ('ret.V') [151]  (1.27 ns)

 <State 6>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 7>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 8>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 9>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 10>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 11>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 12>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 13>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 14>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 15>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 16>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 17>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 18>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 19>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 20>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 21>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 22>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 23>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 24>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 25>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 26>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 27>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 28>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 29>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 30>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 31>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 32>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 33>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 34>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 35>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 36>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 37>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 38>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 39>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 40>: 1.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)

 <State 41>: 7.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [102]  (1.7 ns)
	multiplexor before 'phi' operation ('invDet.V') with incoming values : ('invDet.V') [106]  (0.489 ns)
	'phi' operation ('invDet.V') with incoming values : ('invDet.V') [106]  (0 ns)
	'mul' operation ('r.V') [126]  (3.88 ns)
	'add' operation ('ret.V') [175]  (1.2 ns)

 <State 42>: 2.48ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln123', raytriangleintersect.cpp:123) [176]  (1.13 ns)
	'and' operation ('and_ln133', raytriangleintersect.cpp:133) [183]  (0.331 ns)
	'select' operation ('select_ln133_1', raytriangleintersect.cpp:133) [186]  (0 ns)
	'select' operation ('intersectIndex_BRAM', raytriangleintersect.cpp:124) [188]  (0.525 ns)
	'store' operation ('store_ln124', raytriangleintersect.cpp:124) of variable 'intersectIndex_BRAM', raytriangleintersect.cpp:124 on local variable 'intersectIndex_BRAM' [190]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
