//oanab
//28 july 2008

csl_interface ifc {
  csl_port x(input),z(input,3);
  csl_port y(output);
  ifc () {}
};

csl_unit a {
  ifc ifc0,ifc1;
  csl_port clk(input);
  csl_signal clk1;
  a () {
    clk.set_attr(clock);
    ifc0 = ifc1;
    clk1 = clk;
  }
};

csl_vector stim_vect {
  stim_vect () {
    set_unit_name(a);
    set_direction(input);
    exclusion_list(ifc0.z[2:1]);
  }
};

csl_vector exp_vect {
  exp_vect () {
    set_unit_name(a);
    set_direction(output);
  }
};

csl_testbench tb {
  csl_signal clk(reg);
  a a0;
  tb () {
    clk.set_attr(clock);
    add_logic(clock,clk,10,ps);
  }
};
