<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-agl-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-agl-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2010 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_AGL_DEFS_H__</span>
<span class="cp">#define __CVMX_AGL_DEFS_H__</span>

<span class="cp">#define CVMX_AGL_GMX_BAD_REG (CVMX_ADD_IO_SEG(0x00011800E0000518ull))</span>
<span class="cp">#define CVMX_AGL_GMX_BIST (CVMX_ADD_IO_SEG(0x00011800E0000400ull))</span>
<span class="cp">#define CVMX_AGL_GMX_DRV_CTL (CVMX_ADD_IO_SEG(0x00011800E00007F0ull))</span>
<span class="cp">#define CVMX_AGL_GMX_INF_MODE (CVMX_ADD_IO_SEG(0x00011800E00007F8ull))</span>
<span class="cp">#define CVMX_AGL_GMX_PRTX_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800E0000010ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CAM0(offset) (CVMX_ADD_IO_SEG(0x00011800E0000180ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CAM1(offset) (CVMX_ADD_IO_SEG(0x00011800E0000188ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CAM2(offset) (CVMX_ADD_IO_SEG(0x00011800E0000190ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CAM3(offset) (CVMX_ADD_IO_SEG(0x00011800E0000198ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CAM4(offset) (CVMX_ADD_IO_SEG(0x00011800E00001A0ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CAM5(offset) (CVMX_ADD_IO_SEG(0x00011800E00001A8ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CAM_EN(offset) (CVMX_ADD_IO_SEG(0x00011800E0000108ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_ADR_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000100ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_DECISION(offset) (CVMX_ADD_IO_SEG(0x00011800E0000040ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_FRM_CHK(offset) (CVMX_ADD_IO_SEG(0x00011800E0000020ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_FRM_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000018ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_FRM_MAX(offset) (CVMX_ADD_IO_SEG(0x00011800E0000030ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_FRM_MIN(offset) (CVMX_ADD_IO_SEG(0x00011800E0000028ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_IFG(offset) (CVMX_ADD_IO_SEG(0x00011800E0000058ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_INT_REG(offset) (CVMX_ADD_IO_SEG(0x00011800E0000000ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_JABBER(offset) (CVMX_ADD_IO_SEG(0x00011800E0000038ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_PAUSE_DROP_TIME(offset) (CVMX_ADD_IO_SEG(0x00011800E0000068ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_RX_INBND(offset) (CVMX_ADD_IO_SEG(0x00011800E0000060ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000050ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_OCTS(offset) (CVMX_ADD_IO_SEG(0x00011800E0000088ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_OCTS_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000098ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_OCTS_DMAC(offset) (CVMX_ADD_IO_SEG(0x00011800E00000A8ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_OCTS_DRP(offset) (CVMX_ADD_IO_SEG(0x00011800E00000B8ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_PKTS(offset) (CVMX_ADD_IO_SEG(0x00011800E0000080ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_PKTS_BAD(offset) (CVMX_ADD_IO_SEG(0x00011800E00000C0ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_PKTS_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000090ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_PKTS_DMAC(offset) (CVMX_ADD_IO_SEG(0x00011800E00000A0ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_STATS_PKTS_DRP(offset) (CVMX_ADD_IO_SEG(0x00011800E00000B0ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RXX_UDD_SKP(offset) (CVMX_ADD_IO_SEG(0x00011800E0000048ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_RX_BP_DROPX(offset) (CVMX_ADD_IO_SEG(0x00011800E0000420ull) + ((offset) &amp; 1) * 8)</span>
<span class="cp">#define CVMX_AGL_GMX_RX_BP_OFFX(offset) (CVMX_ADD_IO_SEG(0x00011800E0000460ull) + ((offset) &amp; 1) * 8)</span>
<span class="cp">#define CVMX_AGL_GMX_RX_BP_ONX(offset) (CVMX_ADD_IO_SEG(0x00011800E0000440ull) + ((offset) &amp; 1) * 8)</span>
<span class="cp">#define CVMX_AGL_GMX_RX_PRT_INFO (CVMX_ADD_IO_SEG(0x00011800E00004E8ull))</span>
<span class="cp">#define CVMX_AGL_GMX_RX_TX_STATUS (CVMX_ADD_IO_SEG(0x00011800E00007E8ull))</span>
<span class="cp">#define CVMX_AGL_GMX_SMACX(offset) (CVMX_ADD_IO_SEG(0x00011800E0000230ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_STAT_BP (CVMX_ADD_IO_SEG(0x00011800E0000520ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_APPEND(offset) (CVMX_ADD_IO_SEG(0x00011800E0000218ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_CLK(offset) (CVMX_ADD_IO_SEG(0x00011800E0000208ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000270ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_MIN_PKT(offset) (CVMX_ADD_IO_SEG(0x00011800E0000240ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_PAUSE_PKT_INTERVAL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000248ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_PAUSE_PKT_TIME(offset) (CVMX_ADD_IO_SEG(0x00011800E0000238ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_PAUSE_TOGO(offset) (CVMX_ADD_IO_SEG(0x00011800E0000258ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_PAUSE_ZERO(offset) (CVMX_ADD_IO_SEG(0x00011800E0000260ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_SOFT_PAUSE(offset) (CVMX_ADD_IO_SEG(0x00011800E0000250ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT0(offset) (CVMX_ADD_IO_SEG(0x00011800E0000280ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT1(offset) (CVMX_ADD_IO_SEG(0x00011800E0000288ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT2(offset) (CVMX_ADD_IO_SEG(0x00011800E0000290ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT3(offset) (CVMX_ADD_IO_SEG(0x00011800E0000298ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT4(offset) (CVMX_ADD_IO_SEG(0x00011800E00002A0ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT5(offset) (CVMX_ADD_IO_SEG(0x00011800E00002A8ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT6(offset) (CVMX_ADD_IO_SEG(0x00011800E00002B0ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT7(offset) (CVMX_ADD_IO_SEG(0x00011800E00002B8ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT8(offset) (CVMX_ADD_IO_SEG(0x00011800E00002C0ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STAT9(offset) (CVMX_ADD_IO_SEG(0x00011800E00002C8ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_STATS_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000268ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TXX_THRESH(offset) (CVMX_ADD_IO_SEG(0x00011800E0000210ull) + ((offset) &amp; 1) * 2048)</span>
<span class="cp">#define CVMX_AGL_GMX_TX_BP (CVMX_ADD_IO_SEG(0x00011800E00004D0ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_COL_ATTEMPT (CVMX_ADD_IO_SEG(0x00011800E0000498ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_IFG (CVMX_ADD_IO_SEG(0x00011800E0000488ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_INT_EN (CVMX_ADD_IO_SEG(0x00011800E0000508ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_INT_REG (CVMX_ADD_IO_SEG(0x00011800E0000500ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_JAM (CVMX_ADD_IO_SEG(0x00011800E0000490ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_LFSR (CVMX_ADD_IO_SEG(0x00011800E00004F8ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_OVR_BP (CVMX_ADD_IO_SEG(0x00011800E00004C8ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_PAUSE_PKT_DMAC (CVMX_ADD_IO_SEG(0x00011800E00004A0ull))</span>
<span class="cp">#define CVMX_AGL_GMX_TX_PAUSE_PKT_TYPE (CVMX_ADD_IO_SEG(0x00011800E00004A8ull))</span>
<span class="cp">#define CVMX_AGL_PRTX_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800E0002000ull) + ((offset) &amp; 1) * 8)</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_bad_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bad_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_63</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpsh1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpop1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrflw1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpsh</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_31</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_25</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loststat</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_21</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ovr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bad_reg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_63</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpsh1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpop1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrflw1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpsh</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_31</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_25</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loststat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_21</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ovr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bad_reg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bad_reg_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_35_63</span><span class="o">:</span><span class="mi">29</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpsh</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">txpop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_31</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_25</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">loststat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_21</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bad_reg_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bad_reg_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bad_reg_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_bist</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bist_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_25_63</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">25</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bist_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bist_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bist_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bist_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bist_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_bist_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_drv_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_drv_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">byp_en1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_45_47</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pctl1</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_39</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nctl1</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">byp_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pctl</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nctl</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_drv_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_drv_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_drv_ctl_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">byp_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pctl</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nctl</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_drv_ctl_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_inf_mode</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_inf_mode_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_inf_mode_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_inf_mode_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_inf_mode_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_inf_mode_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_prtx_cfg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_prtx_cfg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed_msb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">burst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">slottime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">duplex</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_prtx_cfg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">slottime</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">duplex</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_prtx_cfg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_prtx_cfg_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_prtx_cfg_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_prtx_cfg_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_prtx_cfg_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam4_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam5_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_cam_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cam_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mcst</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_adr_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_decision</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_decision_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_decision_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_decision_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_decision_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_decision_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_decision_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_decision_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_chk_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptp_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_11</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">null_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_align</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_free</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_smac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_mcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_bck</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_strp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_align</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_free</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_smac</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_mcst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_bck</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_strp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pre_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_frm_max</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_max_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_max_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_max_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_max_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_max_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_max_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_max_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_frm_min</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_min_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_min_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_min_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_min_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_min_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_min_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_frm_min_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_ifg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_ifg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifg</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_ifg_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_ifg_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_ifg_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_ifg_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_ifg_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_ifg_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_int_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_en_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_18</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_en_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_en_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_en_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_int_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_dupx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_spd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">phy_link</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">niberr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">carext</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_reg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_20_63</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pause_drp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_18</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifgerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">coldet</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">falerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ovrerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_9</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rcverr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">alnerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_reg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_reg_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_reg_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_reg_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_int_reg_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_jabber</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_jabber_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_jabber_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_jabber_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_jabber_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_jabber_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_jabber_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_jabber_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_pause_drop_time_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_rx_inbnd</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_rx_inbnd_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">duplex</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">speed</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_rx_inbnd_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_rx_inbnd_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_clr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_dmac_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_octs_drp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_bad_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_dmac_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_stats_pkts_drp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcssel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rxx_udd_skp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mark</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_dropx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rx_bp_offx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_offx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mark</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_offx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_offx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_offx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_offx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_offx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_offx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rx_bp_onx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_onx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mark</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_onx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_onx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_onx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_onx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_onx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_bp_onx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rx_prt_info</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_prt_info_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_63</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drop</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_15</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_prt_info_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_prt_info_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_prt_info_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_15</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_prt_info_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_prt_info_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_prt_info_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_rx_tx_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_tx_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_tx_status_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_tx_status_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_tx_status_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_3</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_tx_status_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_tx_status_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_rx_tx_status_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_smacx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_smacx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">smac</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_smacx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_smacx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_smacx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_smacx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_smacx_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_smacx_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_stat_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_stat_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_stat_bp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_stat_bp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_stat_bp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_stat_bp_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_stat_bp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_stat_bp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_append</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_append_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">force_fcs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preamble</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_append_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_append_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_append_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_append_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_append_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_append_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_clk</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_clk_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_cnt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_clk_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_clk_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_min_pkt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_min_pkt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">min_size</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_min_pkt_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_min_pkt_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_min_pkt_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_min_pkt_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_min_pkt_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_min_pkt_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">interval</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_interval_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_pkt_time_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_pause_togo</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_togo_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_togo_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_togo_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_togo_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_togo_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_togo_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_togo_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_pause_zero</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_zero_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">send</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_zero_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_zero_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_zero_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_zero_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_zero_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_pause_zero_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_soft_pause</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_soft_pause_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">time</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_soft_pause_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_soft_pause_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_soft_pause_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_soft_pause_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_soft_pause_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_soft_pause_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">scol</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mcol</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">octs</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat2_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat2_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat2_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkts</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat3_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat3_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat3_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat3_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat3_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat3_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat4</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat4_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist1</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist0</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat4_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat4_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat4_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat4_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat4_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat4_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat5</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat5_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist3</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist2</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat5_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat5_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat5_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat5_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat5_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat5_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat6</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat6_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist5</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist4</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat6_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat6_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat6_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat6_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat6_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat6_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat7</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat7_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">hist7</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hist6</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat7_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat7_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat7_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat7_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat7_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat7_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat8</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat8_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">mcst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bcst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat8_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat8_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat8_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat8_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat8_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat8_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stat9</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat9_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ctl</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat9_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat9_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat9_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat9_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat9_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stat9_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_clr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_stats_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_txx_thresh</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_thresh_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_thresh_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_thresh_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_thresh_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_thresh_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_thresh_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_txx_thresh_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_bp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_bp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_bp_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_bp_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_bp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_bp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_col_attempt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_col_attempt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_63</span><span class="o">:</span><span class="mi">59</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">limit</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_col_attempt_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_col_attempt_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_col_attempt_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_col_attempt_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_col_attempt_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_col_attempt_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_ifg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ifg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifg2</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ifg1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ifg_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ifg_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ifg_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ifg_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ifg_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ifg_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_int_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_63</span><span class="o">:</span><span class="mi">42</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptp_lost</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_19</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_en_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_63</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_en_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_en_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_7</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_en_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_int_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_63</span><span class="o">:</span><span class="mi">42</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptp_lost</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_19</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_reg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_63</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_reg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_reg_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">late_col</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xsdef</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xscol</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_7</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pko_nxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_reg_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_reg_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_int_reg_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_jam</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_jam_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">jam</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_jam_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_jam_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_jam_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_jam_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_jam_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_jam_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_lfsr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_lfsr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lfsr</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_lfsr_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_lfsr_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_lfsr_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_lfsr_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_lfsr_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_lfsr_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ign_full</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp_cn56xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_3</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ign_full</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp_cn56xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_ovr_bp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmac</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_dmac_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_gmx_tx_pause_pkt_type_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_agl_prtx_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_prtx_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">drv_byp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_62</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmp_pctl</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_55</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmp_nctl</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_46_47</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drv_pctl</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_39</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drv_nctl</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_31</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk_set</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clkrx_byp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_22</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clkrx_set</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clktx_byp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_14</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clktx_set</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dllrst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">comp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clkrst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_prtx_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_agl_prtx_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
