# SBSA ACS Testcase checklist

## Test Number mapped to SBSA specification section

  - Also, indicates the test coverage.
  - The last 2 columns indicate tests implemented in this release and those planned for future releases.


| Test Number    | Component                        | Level | Test assertion                                                                                                                                                                                                                                                                                                 | Section         | Checked by ACS Now | Planned in Future release |
|----------------|----------------------------------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------------------|---------------------------|
| 1              | PE                               | L0    | Number must be < 8                                                                                                                                                                                                                                                                                             | 4.1.1           | yes                |                           |
| 2              | PE                               | L0+   | PE(s) must implement SIMD extensions                                                                                                                                                                                                                                                                           | 4.1.1           | yes                |                           |
| 3              | PE                               | L0+   | PE(s) shall implement 16 bit ASID support                                                                                                                                                                                                                                                                      | 4.1.1           | yes                |                           |
| 4              | PE                               | L0+   | PE(s) shall support 4KB and 64KB at stage 1 and 2                                                                                                                                                                                                                                                              | 4.1.1           | yes                |                           |
| 5              | PE                               | L0+   | cache architecture type VIPT or PIPT                                                                                                                                                                                                                                                                           | 4.1.1           | yes                |                           |
| 6              | PE                               | L0+   | All PE(s) are coherent in the same same inner sharable domain                                                                                                                                                                                                                                                  | 4.1.1           | yes                |                           |
| 7              | PE                               | L0+   | PE(s) where export restrictions allow should implement cryptography extensions                                                                                                                                                                                                                                 | 4.1.1           | yes                |                           |
| 8              | PE                               | L0+   | PE(s) shall implement LE support                                                                                                                                                                                                                                                                               | 4.1.1           | yes                |                           |
| 9              | PE                               | L0+   | PE(s) shall implement EL2                                                                                                                                                                                                                                                                                      | 4.1.1           | yes                |                           |
| 10             | PE                               | L0+   | PE(s) shall implement AArch64 at all levels                                                                                                                                                                                                                                                                    | 4.1.1           | yes                |                           |
| 11             | PE                               | L1-   | The PMU overflow signal for each PE must be wired as a unique SPI or PPI  with no intervening logic                                                                                                                                                                                                            | 4.1.1           | yes                |                           |
| 11             | PE                               | L2+   | The PMU overflow signal from each PE must be wired to a unique PPI interrupt with no intervening logic. PPI must be 23                                                                                                                                                                                         | 4.3.1           | yes                |                           |
| 12             | PE                               | L0    | Each PE will implement a minimal of four programable PMU counters                                                                                                                                                                                                                                              | 4.1.1           | yes                |                           |
| 12             | PE                               | L1+   | Each PE must implement a minimum of six programmable PMU counters                                                                                                                                                                                                                                              | 4.2.1           | yes                |                           |
| 13             | PE                               | L0+   | Each PE will implement a minimal of four synchronous watchpoints                                                                                                                                                                                                                                               | 4.1.1           | yes                |                           |
| 14             | PE                               | L0    | Each PE implements a minimum of four breakpoints, two of which must be able to match virtual address, contextID or VMID                                                                                                                                                                                        | 4.1.1           | yes                |                           |
| 14             | PE                               | L1+   | Each PE must implement a minimum of six breakpoints, two of which must be able to match virtual address, contextID or VMID                                                                                                                                                                                     | 4.2.1           | yes                |                           |
| 15             | PE                               | L0+   | All PE(s) are architecturally symetric (allowed exceptions in Appendix C)                                                                                                                                                                                                                                      | 4.1.1           | yes                |                           |
| 16             | PE                               | L3+   | Each PE implements EL3 Exception Level                                                                                                                                                                                                                                                                         | 4.4.1           | yes                |                           |
| 17             | PE                               | L3+   | Each PE implements CRC32 instructions                                                                                                                                                                                                                                                                          | 4.4.1           | yes                |                           |
| 18             | PE                               | L2+   | PMBIRQ will be wired as PPI 21                                                                                                                                                                                                                                                                                 | 4.3.2.2         | yes                |                           |
|                | GICv2                            | L1-   | GICv2 will be implemented                                                                                                                                                                                                                                                                                      | 4.1.2           | deprecated         | no                        |
|                | GICv2                            | L1-   | The system shall implement at least 8 non-secure SGIs asssigned interrupt IDs 0-7                                                                                                                                                                                                                              | 4.1.2           | deprecated         | no                        |
|                | GICv2                            | L1-   | For GIC400 specifically it is necessary to ensure that GICCC base is 4KB before a 64KB boundary                                                                                                                                                                                                                | 4.1.2           | deprecated         | no                        |
|                | GICv2m                           | L1    | The system must implement at least one Non-secure MSI frame with a minimum of 32 SPIs                                                                                                                                                                                                                          |                 | deprecated         | no                        |
|                | GICv2m                           | L1    | If the base server system includes PCI Express then the base server system must implement a GICv2m interrupt controller                                                                                                                                                                                        | 4.2.2           | deprecated         | no                        |
| 21             | GICv3                            | L2+   | Interrupt controller shall conform to GICv3 specification                                                                                                                                                                                                                                                      | 4.3.2           | yes                |                           |
| 22             | GICv3                            | L2+   | If the base server system includes PCI Express then the GICv3 interrupt controller shall implement ITS and LPI                                                                                                                                                                                                 | 4.3.2           | yes                |                           |
| 23             | GIC                              | L3+   | The GICv3 interrupt controller shall support two Security states                                                                                                                                                                                                                                               | 4.4.4           | yes                |                           |
| 24             | GICv2/3                          | L2+   | GIC maintenance interrupt shall be wired as PPI 25                                                                                                                                                                                                                                                             | 4.3.2.4         | yes                |                           |
| 31             | System counter and generic timer | L0+   | Must run between 10Mhz and 400Mhz                                                                                                                                                                                                                                                                              | 4.1.5           | yes                |                           |
| 32             | System counter and generic timer | L1-   | The local PE timer when expiring must generate a PPI when EL1 physical timer expires                                                                                                                                                                                                                           | 4.1.5           | yes                |                           |
| 32             | System counter and generic timer | L2+   | The local PE timer when expiring must generate a PPI when EL1 physical timer expires, and PPI must be 30                                                                                                                                                                                                       | 4.1.54.3.2.1    | yes                |                           |
| 33             | System counter and generic timer | L1-   | The local PE timer when expiring must generate a PPI when the virtual timer expires                                                                                                                                                                                                                            | 4.1.5           | yes                |                           |
| 33             | System counter and generic timer | L2+   | The local PE timer when expiring must generate a PPI when the virtual timer expires, and PPI must be 27                                                                                                                                                                                                        | 4.1.54.3.2.1    | yes                |                           |
| 34             | System counter and generic timer | L1-   | The local PE timer when expiring must generate a PPI when EL2 physical timer expires                                                                                                                                                                                                                           | 4.1.5           | yes                |                           |
| 34             | System counter and generic timer | L2+   | The local PE timer when expiring must generate a PPI when EL2 physical timer expires, and PPI must be 26                                                                                                                                                                                                       | 4.1.54.3.2.1    | yes                |                           |
| 35             | System counter and generic timer | L1-   | For systems where PE are 8.1 or greater  local PE timer when expiring must generate a PPI when EL2 virtual timer expires                                                                                                                                                                                       | 4.1.5           | yes                |                           |
| 35             | System counter and generic timer | L2+   | For systems where PE are 8.1 or greater  local PE timer when expiring must generate a PPI when EL2 virtual timer expires, and PPI must be 28                                                                                                                                                                   | 4.1.54.3.2.1    | yes                |                           |
| 36             | System counter and generic timer | L1+   | In systems that implement EL3, the memory mapped timer (the CNTBaseN frame and associated CNTCTLBase frame) must be mapped into the Non-secure address space                                                                                                                                                   | 4.2.3.          | yes                |                           |
| 37             | System counter and generic timer | L1+   | Unless all local PE timers are Always ON, a system timer based on architecture memory mapped generic itmer view shall generate an SPI                                                                                                                                                                          | 4.2.3           | yes                |                           |
| 41             | Watchdog                         | L1+   | system implements a Generic Watchdog as specified in APPENDIX A: Generic Watchdog.                                                                                                                                                                                                                             |                 | yes                |                           |
| 41             | Watchdog                         | L3+   | The watchdog required by level 2 must have both its register frames mapped on to Non-secure address space; this is referred to as the Non-secure watchdog                                                                                                                                                      | 4.4.7           | yes                |                           |
| 42             | Watchdog                         | L1-   | Watchdog Signal 0 is routed as an SPI to the GIC and usable as a EL2 interrupt                                                                                                                                                                                                                                 | 4.2.4           | yes                |                           |
| 42             | Watchdog                         | L2+   | Watchdog Signal 0 is routed as an SPIor LPI  to the GIC and usable as a EL2 interrupt                                                                                                                                                                                                                          | 4.3.8           | yes                |                           |
| 901            | Watchdog                         | L1+   | Watchdog Signal 1 is available.  This may be confirmed in the data base.  This may not be possible to exersice as its handling is platform specific                                                                                                                                                            | 4.2.4           | yes                |                           |
| 73             | Watchdog                         | L1+   | Watchdog Signal 0 should be able to wakeup at least one PE from various low power states.                                                                                                                                                                                                                      | 4.2.6           | yes                |                           |
| 51             | PCIe                             | L1+   | Systems must map memory space to PCI Express configuration space, using the PCI Express Enhanced Configuration Access Mechanism (ECAM).                                                                                                                                                                        | 8.1             | yes                |                           |
| 52             | PCIe                             | L1+   | The base address of each ECAM region is discoverable from system firmware data                                                                                                                                                                                                                                 | 8.1             | yes                |                           |
| 53             | PCIe                             | L1+   | PEs are able to access the ECAM region                                                                                                                                                                                                                                                                         | 8.1             | yes                |                           |
| 54             | PCIe                             | L1+   | All systems must support mapping PCI Express memory space as either device memory or non-cacheable memory                                                                                                                                                                                                      | 8.2             | yes                |                           |
| 54             | PCIe                             | L1+   | When PCI Express memory space is mapped as normal memory, the system must support unaligned accesses to that region.                                                                                                                                                                                           | 8.2             | yes                |                           |
| 61             | IO Virtualisation                | L0+   | SMMU if present must spport a 64KB granule, For L1- this would be an SMMUv1 for L2 SMMUv2, and                                                                                                                                                                                                                 | 4.1.4           | yes                |                           |
| 62             | SMMU                             | L3+   | All the System MMUs in the system must the compliant with the same architecture version                                                                                                                                                                                                                        | 4.4.5           | yes                |                           |
| 63             | SMMU                             | L3+   | If SMMUv3 is in use, The integration of the System MMUs is compliant with the specification in APPENDIX H: SMMUv3 Integration                                                                                                                                                                                  | 4.4.5Appendix H | yes                |                           |
|                | IO Virtualisation                | L0+   | Policing is required at stage 2                                                                                                                                                                                                                                                                                | 4.1.4           | yes                |                           |
| 63             | IO Virtualisation                | L2+   | Stage 2 System MMU functionality must be provided by a System MMU compatible with the ARM SMMUv2 spec                                                                                                                                                                                                          | 4.3.5           | yes                |                           |
| 63             | SMMU                             | L3+   | Stage 2 System MMU functionality must be provided by a System MMU compatible with the ARM SMMUv2 or SMMUv3 specification                                                                                                                                                                                       | 4.4.5           | yes                |                           |
|                | SMMU                             | L3+   | If SMMUv2 is in use, Each context bank must present a unique physical interrupt to the GIC                                                                                                                                                                                                                     | 4.4.5           | no                 | yes                       |
| 71, 72, 73, 74 | Wakeup semantics                 | L0+   | Whilst in state B a PE must be able to wake upon receipt of an SGI, PPI or SPI that directly targets the PE                                                                                                                                                                                                    | 4.3.4/7         | yes                |                           |
|                | Wakeup semantics                 | L0+   | Whilst in state C a PE must be able to wake upon receipt of an SGI, PPI or SPI that directly targets the PE                                                                                                                                                                                                    | 4.3.4/7         | no                 | no                        |
|                | Wakeup semantics                 | L0+   | Whilst in state D a PE must be able to wake upon receipt of an SGI, PPI or SPI that directly targets the PE                                                                                                                                                                                                    | 4.3.4/7         | no                 | no                        |
|                | Wakeup semantics                 | L0+   | Whilst in state E a PE must be able to wake upon receipt of an SGI, PPI or SPI that directly targets the PE                                                                                                                                                                                                    | 4.3.4/7         | no                 | no                        |
| 75             | Wakeup semantics                 | L0+   | Whilst in state F a PE must not wake upon receipt of an SGI, PPI or SPI that directly targets the PE                                                                                                                                                                                                           | 4.3.4/7         | yes                |                           |
|                | Wakeup semantics                 | L0+   | Whilst in state G a PE must be able to wake upon receipt of an SGI, PPI or SPI that directly targets the PE                                                                                                                                                                                                    | 4.3.4/7         | no                 | no                        |
|                | Wakeup semantics                 | L0+   | Whilst in state H a PE must be able to wake upon receipt of an SGI, PPI or SPI that directly targets the PE                                                                                                                                                                                                    | 4.3.4/7         | no                 | no                        |
| 81             | Peripheral Subsystems            | L0+   | If the system has a USB2.0 host controller peripheral it must conform to EHCI v1.1 or later                                                                                                                                                                                                                    | 4.1.8           | yes                |                           |
| 81             | Peripheral Subsystems            | L0+   | If the system has a USB3.0 host controller peripheral it must conform to XHCI v1.0 or later -                                                                                                                                                                                                                  | 4.1.8           | yes                |                           |
| 82             | Peripheral Subsystems            | L0+   | If the system has a SATA host controller peripheral it must conform to AHCI v1.3 or later                                                                                                                                                                                                                      | 4.1.8           | yes                |                           |
| 83             | Peripheral Subsystems            | L1+   | For the purpose of system development and bring up, the base server system shall include a Generic UART. The UARTINTR interrupt output is connected to the GIC as an SPI.                                                                                                                                      | 4.2.7           | yes                |                           |
| 83             | Peripheral Subsystems            | L3+   | Check that that Generic UART is mapped to Non-Secure address space                                                                                                                                                                                                                                             | 4.4.8           | yes                |                           |
| 84             | Peripheral Subsystems            | L2+   | UARTINTR of the generic UART shall be connected as SPI or LPI                                                                                                                                                                                                                                                  | 4.3.9           | yes                |                           |
| 85             | MemoryMap                        | L0+   | Accesses to part of the memory map that is unpopulated should not deadlock and cause a precise data abort, SEI or SPU interrupt delivered to the GIC                                                                                                                                                           | 4.1.3           | yes                |                           |
| 85             | MemoryMap                        | L2+   | Where a memory access is to an unpopulated part of the addressable memory space, accesses must be terminated in a manner that is presented to the PE as either a precise Data Abort or that causes a system error interrupt or an SPI or LPI interrupt to be delivered to the GIC.                             | 4.3.3           | yes                |                           |
| 902            | System counter and generic timer | L0+   | Must implement at least 56 bits                                                                                                                                                                                                                                                                                | 4.1.5           | yes                |                           |
| 902            | System counter and generic timer | L0+   | The counter shall be sized and programmed to ensure that rollover never occurs in pract                                                                                                                                                                                                                        | 4.1.5           | yes                |                           |
| 903            | System counter and generic timer | L1-   | The local PE timer when expiring must generate a PPI when EL3 physical timer expires                                                                                                                                                                                                                           | 4.1.5           | yes                |                           |
| 903            | System counter and generic timer | L2+   | The local PE timer when expiring must generate a PPI when EL3 physical timer expires, and PPI must be 29                                                                                                                                                                                                       | 4.1.54.3.2.1    | yes                |                           |
| 906            | Peripheral Subsystems            | L3 FW | Secure Generic UART is present.  It is not aliased in Non-secure address space.  The UARTINTR output of the secure generic UART is connected to the GIC as an SPI                                                                                                                                              | 4.5.4           | yes                |                           |
| 71, 72         | System counter and generic timer | L0+   | Any local timers that are marked by PE as always ON must be able to wake up the system. This applies to expiry of all non-secure views of the local timer (CNTV/P/HP/HV)                                                                                                                                       | 4.1.54.1.7      | yes                |                           |
| 904            | System counter and generic timer | L0+   | Any local timers that are marked by PE as always ON must be able to wake up the system. This applies to expiry of all secure views of the local timer (CNTPS)                                                                                                                                                  | 4.1.54.1.7      | yes                |                           |
| 38             | System counter and generic timer | L0    | A system specific system timer shall generate an SPI                                                                                                                                                                                                                                                           | 4.1.54.1.7      | yes                |                           |
| 74             | System counter and generic timer | L0    | A system specific system timer shall generate an SPI that wake the platform from states with semantics B,C,D,E,F,H,I                                                                                                                                                                                           | 4.1.54.1.7      | no                 |                           |
| 74             | System counter and generic timer | L1+   | Unless all local PE timers are Always ON, a system timer based on architecture memory mapped generic timer view shall generate an SPI that wake the platform from states with semantics B,C,D,E,F,H,I                                                                                                          | 4.2.3           | yes                |                           |
|                | Power State Semantics            | L2+   | System MMUs and, in the future, GICv3, make use of tables in memory in the power states where GIC is ‘On’, system memory shall be available and will respond to requests without requiring intervention from software.                                                                                         | 4.1.7           | no                 |                           |
| 902            | System counter and generic timer | L1+   | In systems that implement EL3, CNTControlBase should be mapped to Secure address space only                                                                                                                                                                                                                    | 4.2.3           | yes                |                           |
| 902            | System counter and generic timer | L1+   | Generic Timer required registers are implemented as specified in section 4.2.3.1 "Summary of required registers of the CNTControlBase frame"                                                                                                                                                                   | 4.2.3.1         | yes                |                           |
|                | Wakeup semantics                 | L1+   | Power States A-I as described in "Requirements on power state semantics" shall be covered                                                                                                                                                                                                                      | 4.2.5           | no                 | no                        |
| 55             | PCIe                             | L3+   | In systems that are compatible with level 3 or above of the SBSA, the addresses sent by PCI express devices must be presented to the memory system or SMMU unmodified                                                                                                                                          | 8.3             | yes                |                           |
| 55             | PCIe                             | L0+   | In a system where the PCI express does not use an SMMU, the PCI express devices have the same view of physical memory as the PEs                                                                                                                                                                               | 8.3             | yes                |                           |
| 56             | PCIe                             | L0+   | In a system with a SMMU for PCI express there are no transformations to addresses being sent by PCI express devices before they are presented as an input address to the SMMU.                                                                                                                                 | 8.3             | yes                |                           |
| 57             | PCIe                             | L1+   | Support for Message Signaled Interrupts (MSI/MSI-X) is required for PCI Express devices. MSI and MSI-X are edge-triggered interrupts that are delivered as a memory write transaction                                                                                                                          | 8.4             | yes                |                           |
|                | PCIe                             | L1+   | each unique MSI(-X) shall trigger an interrupt with a unique ID and the MSI(-X) shall target GIC registers requiring no hardware specific software to service the interrupt                                                                                                                                    | 8.4             | no                 | yes                       |
|                | PCIe                             | L1+   | Add GICv2/v3 support details                                                                                                                                                                                                                                                                                   | 8.4.1/2         | no                 | yes                       |
|                | PCIe                             | L1+   | Each of the 4 legacy interrupt lines must be allocated a unique SPI ID and is programmed as level sensitive                                                                                                                                                                                                    | 8.5             | no                 | yes                       |
|                | PCIe                             | L1+   | only registers defined in the PCI Express specification and the ARM GIC specification are used to deliver legacy interrupts                                                                                                                                                                                    | 8.5             | no                 | yes                       |
|                | PCIe                             | L1+   | Hardware support for I/O Virtualization is optional, but if required shall use a System MMU compliant with the ARM System MMU specification                                                                                                                                                                    | 8.6             | no                 | yes                       |
|                | PCIe                             | L1+   | Each function, or virtual function, that requires hardware I/O virtualization is associated with a SMMU context. The programming of this association is IMPLEMENTATION DEFINED and is expected to be described by system firmware data.                                                                        | 8.6             | no                 | yes                       |
|                | PCIe                             | L0+   | PCI Express transactions not marked as No_snoop accessing memory that the PE translation tables attribute as cacheable and shared are I/O Coherent with the PEs.                                                                                                                                               | 8.7             | no                 | yes                       |
|                | PCIe                             | L0+   | The PCI Express root complex is in the same Inner Shareable domain as the PEs                                                                                                                                                                                                                                  | 8.7             | no                 | yes                       |
|                | PCIe                             | L0+   | PCI Express transactions marked as No_snoop accessing memory that the PE translation tables attribute as cacheable and shared behave correctly when appropriate SW coherence is deployed                                                                                                                       | 8.7             | no                 | yes                       |
| 55             | PCIe                             | L0+   | PCIe I/O Coherency Scenarios without System MMU are covered                                                                                                                                                                                                                                                    | 8.7.1           | yes                |                           |
| 55             | PCIe                             | L1+   | PCIe I/O Coherency Scenarios with System MMU are covered                                                                                                                                                                                                                                                       | 8.7.2           | yes                |                           |
|                | PCIe                             | L1+   | All end points claiming PCIe support must follow PCIe rules.                                                                                                                                                                                                                                                   | 8.9             | no                 | yes                       |
|                | PCIe                             | L3+   | Systems compatible with level 3 or above of the SBSA must not deadlock if PCI express devices attempt peer-to-peer transactions – even if the system does not support peer-to-peer traffic                                                                                                                     | 8.10            | no                 | yes                       |
|                | PCIe                             | L3+   | If the system supports PCIe PASID, then at least 16 bits of PASID must be supported                                                                                                                                                                                                                            | 8.11            | no                 | yes                       |
|                | GICv3                            | L2+   | All MSIs and MSI-x are mapped to LPI                                                                                                                                                                                                                                                                           | 4.3.2           | no                 | yes                       |
|                | Debug                            | L2+   | COMMIRQ interrupt for Debug Communications Channel will be wired as PPI 22                                                                                                                                                                                                                                     | 4.3.2.1         | no                 | no                        |
|                | Debug                            | L2+   | Cross trigger interface interrupt shall be wired as PPI 24                                                                                                                                                                                                                                                     | 4.3.2.3         | no                 | no                        |
|                | System counter and generic timer | L2+   | Where a system wake up timer is present it shall generate an SPI o LPI that wake the platform from states with semantics B,C,D,E,F,H,I                                                                                                                                                                         | 4.3.6           | no                 | yes                       |
|                | MemoryMap                        | L3+   | All Non-secure on-chip masters in a base server system that are expected to be under the control of the OS or hypervisor must be capable of addressing all of the NS address space. If the master goes through a SMMU then it must be capable of addressing all of the NS address space when the SMMU is  off. | 4.4.3           | no                 | yes                       |
|                | MemoryMap / PCIe                 | L3+   | Non-secure off-chip devices that cannot directly address all of the Non-secure address space must be placed behind a stage 1 System MMU compatible with the ARM SMMUv2 or SMMUv3 specification. that has an output address size large enough to address all of the Non-secure address space.                   | 4.4.3           | no                 | yes                       |
| 36             | System counter and generic timer | L3+   | If the system includes a system wakeup timer, this memory-mapped timer must be mapped on to Non-secure address space                                                                                                                                                                                           | 4.4.6           | yes                |                           |
| 56             | PCIe                             | L3+   | the addresses sent by PCI express devices must be presented to the memory system or SMMU unmodified                                                                                                                                                                                                            | 4.4.8           | yes                |                           |
|                | Peripheral Subsystems            | L3+   | Memory Attributes of DMA traffic are one of (1) Inner WB, Outer WB, Inner Shareable (2) Inner/Outer Non-Cacheable (3) Device TypeIO Coherent DMA is as per (1) Inner/Outer WB, Inner Shareable                                                                                                                 | 4.4.8           | no                 | yes                       |
| 86             | Peripheral Subsystems            | L3 FW | Some memory is mapped in secure address space.  The memory shall not be aliased in Non-secure address space                                                                                                                                                                                                    | 4.5.1           | yes                |                           |
|                | System counter and generic timer | L3 FW | A secure system wakeup timer is present and the interrupt is presented to GIC as a SPI                                                                                                                                                                                                                         | 4.5.2           | no                 | yes                       |
| 901            | Watchdog                         | L3 FW | The Watchdog Signal 1 is routed as a SPI to GIC and usable as an EL3 interrupt, directly targetting a single PE                                                                                                                                                                                                | 4.5.3           | yes                |                           |
| 904            | Watchdog                         | L3 FW | Secure Watchdog is implemented.  Secure watchdog is not-aliased in non-secure address space. Signal 0 if secure watchdog is routed as an SPI and usable as an interrupt to EL3, directly targetting a single PE                                                                                                | 4.5.3           | yes                |                           |
|                | Watchdog                         | L3 FW | Routing of Signal 1 of Secure Watchdog to Platform                                                                                                                                                                                                                                                             | 4.5.3           | no                 | no                        |
