// Seed: 2892727224
module module_0;
  wire id_1, id_2;
  wire id_3, id_4;
  tri0 id_5;
  assign id_3 = id_1;
  always id_5 = 1'h0;
  wire id_6;
  wire id_7;
  reg id_8, id_9;
  always_latch id_8 <= #id_7 1 && id_7;
endmodule
module module_1 (
    input  logic   id_0,
    output logic   id_1,
    output supply0 id_2,
    input  logic   id_3
);
  initial
    if (1'b0)
      case (id_3)
        1:
        `define pp_5 0
        id_0: id_1 <= id_0;
      endcase
  always_ff id_1 <= (`pp_5);
  wire id_6, id_7;
  wire id_8;
  module_0();
  wire id_9, id_10;
endmodule
