{
   "ExpandedHierarchyInLayout":"",
   "comment_0":"4 MSPS
128 dots
351 cycles",
   "comment_1":"351 cycles",
   "commentid":"comment_0|comment_1|",
   "font_comment_0":"9",
   "font_comment_1":"10",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -lvl 11 -x 4470 -y 1400 -defaultsOSRD
preplace port gpio_rtl_0_multi -pg 1 -lvl 11 -x 4470 -y 1850 -defaultsOSRD
preplace port gpio_rtl_1_onewire_gpio_in -pg 1 -lvl 11 -x 4470 -y 2010 -defaultsOSRD
preplace port gpio_rtl_1_onewire_gpio_out -pg 1 -lvl 11 -x 4470 -y 1580 -defaultsOSRD
preplace port iic_rtl_0_pll -pg 1 -lvl 11 -x 4470 -y 2290 -defaultsOSRD
preplace port iic_rtl_1_board -pg 1 -lvl 11 -x 4470 -y 2460 -defaultsOSRD
preplace port mdio_rtl_0_ethernet -pg 1 -lvl 11 -x 4470 -y 2220 -defaultsOSRD
preplace port rmii_rtl_0_ethernet -pg 1 -lvl 11 -x 4470 -y 3380 -defaultsOSRD
preplace port spi_rtl_0_config -pg 1 -lvl 11 -x 4470 -y 2650 -defaultsOSRD
preplace port spi_rtl_1_trx -pg 1 -lvl 11 -x 4470 -y 2820 -defaultsOSRD
preplace port uart_rtl_0_ftdi -pg 1 -lvl 11 -x 4470 -y 3000 -defaultsOSRD
preplace port FSM_LVDS_in_CORDIC_0_M_AXIS -pg 1 -lvl 11 -x 4470 -y 320 -defaultsOSRD
preplace port board_rotenc_pulse -pg 1 -lvl 0 -x -10 -y 2740 -defaultsOSRD
preplace port board_rotenc_up -pg 1 -lvl 0 -x -10 -y 2680 -defaultsOSRD
preplace port ddr3_init_calib_complete_obuf -pg 1 -lvl 11 -x 4470 -y 1500 -defaultsOSRD
preplace port dmr_1_onewire_we_in -pg 1 -lvl 0 -x -10 -y 1670 -defaultsOSRD
preplace port mb_axi_clk_083mhz333 -pg 1 -lvl 11 -x 4470 -y 2030 -defaultsOSRD
preplace port pwm0_lcd_bl_obuf -pg 1 -lvl 11 -x 4470 -y 3200 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -10 -y 2190 -defaultsOSRD
preplace port sys_rst -pg 1 -lvl 0 -x -10 -y 1430 -defaultsOSRD
preplace port ufb_fpga_ft_12mhz_obuf -pg 1 -lvl 11 -x 4470 -y 3490 -defaultsOSRD
preplace port ufb_trx_rxclk_n -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace port ufb_trx_rxclk_p -pg 1 -lvl 0 -x -10 -y 880 -defaultsOSRD
preplace port ufb_trx_txclk_n -pg 1 -lvl 11 -x 4470 -y 1050 -defaultsOSRD
preplace port ufb_trx_txclk_p -pg 1 -lvl 11 -x 4470 -y 1070 -defaultsOSRD
preplace port FSM_LVDS_in_0CMP_0_nomatch -pg 1 -lvl 11 -x 4470 -y 800 -defaultsOSRD
preplace port pll_clk_g -pg 1 -lvl 0 -x -10 -y 3400 -defaultsOSRD
preplace port trx_clk_026mhz000_g -pg 1 -lvl 0 -x -10 -y 3470 -defaultsOSRD
preplace port FSM_LVDS_clk_064mhz000 -pg 1 -lvl 11 -x 4470 -y 730 -defaultsOSRD
preplace port FSM_LVDS_in_FFT_0_FrameStarted -pg 1 -lvl 11 -x 4470 -y 430 -defaultsOSRD
preplace port FSM_LVDS_in_sample_clken -pg 1 -lvl 11 -x 4470 -y 210 -defaultsOSRD
preplace portBus board_rotenc_push -pg 1 -lvl 0 -x -10 -y 2300 -defaultsOSRD
preplace portBus dmr_1_onewire_a_in -pg 1 -lvl 0 -x -10 -y 1570 -defaultsOSRD
preplace portBus dmr_1_onewire_d_in -pg 1 -lvl 0 -x -10 -y 1590 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 11 -x 4470 -y 2200 -defaultsOSRD
preplace portBus pll_int -pg 1 -lvl 0 -x -10 -y 2950 -defaultsOSRD
preplace portBus trx_int -pg 1 -lvl 0 -x -10 -y 2910 -defaultsOSRD
preplace portBus ufb_fpga_ft_resetn_obuf -pg 1 -lvl 11 -x 4470 -y 1830 -defaultsOSRD
preplace portBus ufb_trx_rxd09_n -pg 1 -lvl 0 -x -10 -y 960 -defaultsOSRD
preplace portBus ufb_trx_rxd09_p -pg 1 -lvl 0 -x -10 -y 940 -defaultsOSRD
preplace portBus ufb_trx_txd_n -pg 1 -lvl 11 -x 4470 -y 1110 -defaultsOSRD
preplace portBus ufb_trx_txd_p -pg 1 -lvl 11 -x 4470 -y 1090 -defaultsOSRD
preplace portBus FSM_LVDS_in_bitslip -pg 1 -lvl 0 -x -10 -y 1020 -defaultsOSRD
preplace portBus FSM_LVDS_in_FFT_0_pntIdx -pg 1 -lvl 11 -x 4470 -y 190 -defaultsOSRD
preplace inst LVDS_in_CDC_0 -pg 1 -lvl 10 -x 4240 -y 1260 -defaultsOSRD
preplace inst LVDS_out_CDC_0 -pg 1 -lvl 9 -x 3790 -y 1230 -defaultsOSRD
preplace inst axi_ethernetlite_ETHERNET -pg 1 -lvl 8 -x 3130 -y 2410 -defaultsOSRD
preplace inst axi_gpio_0_MULTI -pg 1 -lvl 9 -x 3790 -y 1850 -defaultsOSRD
preplace inst axi_gpio_1_ONEWIRE_out -pg 1 -lvl 9 -x 3790 -y 1660 -defaultsOSRD
preplace inst axi_gpio_2_ONEWIRE_in -pg 1 -lvl 9 -x 3790 -y 2000 -defaultsOSRD
preplace inst axi_gpio_3_ROTENC -pg 1 -lvl 8 -x 3130 -y 2170 -defaultsOSRD
preplace inst axi_gpio_7_LVDS -pg 1 -lvl 8 -x 3130 -y 1970 -defaultsOSRD
preplace inst axi_iic_0_PLL -pg 1 -lvl 9 -x 3790 -y 2310 -defaultsOSRD
preplace inst axi_iic_1_BOARD -pg 1 -lvl 9 -x 3790 -y 2480 -defaultsOSRD
preplace inst axi_quad_spi_0_CONFIG -pg 1 -lvl 9 -x 3790 -y 2670 -defaultsOSRD
preplace inst axi_quad_spi_1_TRX -pg 1 -lvl 9 -x 3790 -y 2830 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 9 -x 3790 -y 3190 -defaultsOSRD
preplace inst axi_uart16550_FTDI_0 -pg 1 -lvl 9 -x 3790 -y 3010 -defaultsOSRD
preplace inst rotenc_ACCU_0 -pg 1 -lvl 10 -x 4240 -y 2110 -defaultsOSRD
preplace inst clk_lvds_in_MMCM_0 -pg 1 -lvl 6 -x 2270 -y 860 -defaultsOSRD
preplace inst onewire_DMR_0 -pg 1 -lvl 10 -x 4240 -y 1700 -defaultsOSRD
preplace inst mb_0 -pg 1 -lvl 5 -x 1750 -y 2020 -defaultsOSRD
preplace inst mb_0_axi_intc -pg 1 -lvl 4 -x 1290 -y 2310 -defaultsOSRD
preplace inst mb_0_axi_intc_concat -pg 1 -lvl 3 -x 880 -y 2900 -defaultsOSRD
preplace inst mb_0_axi_interconnect_top -pg 1 -lvl 6 -x 2270 -y 1920 -defaultsOSRD
preplace inst mb_0_local_memory -pg 1 -lvl 6 -x 2270 -y 2310 -defaultsOSRD
preplace inst mb_0_mdm -pg 1 -lvl 4 -x 1290 -y 2020 -defaultsOSRD
preplace inst mb_0_reset -pg 1 -lvl 2 -x 420 -y 2190 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 9 -x 3790 -y 1450 -defaultsOSRD
preplace inst mii_to_rmii_ETHERNET -pg 1 -lvl 9 -x 3790 -y 3380 -defaultsOSRD
preplace inst LVDS_in_SERDES_0 -pg 1 -lvl 9 -x 3790 -y 990 -defaultsOSRD
preplace inst LVDS_out_SERDES_0 -pg 1 -lvl 10 -x 4240 -y 1070 -defaultsOSRD
preplace inst concat_ROTENC_0 -pg 1 -lvl 2 -x 420 -y 2750 -defaultsOSRD
preplace inst const_width4_val0 -pg 1 -lvl 8 -x 3130 -y 1260 -defaultsOSRD
preplace inst const_width1_val1 -pg 1 -lvl 8 -x 3130 -y 450 -defaultsOSRD
preplace inst const_width31_val0 -pg 1 -lvl 1 -x 110 -y 2800 -defaultsOSRD
preplace inst mb_0_axi_interconnect_bot1 -pg 1 -lvl 7 -x 2640 -y 1980 -defaultsOSRD
preplace inst mb_0_axi_interconnect_bot2 -pg 1 -lvl 3 -x 880 -y 2450 -defaultsOSRD
preplace inst LVDS_in_FIFO_combiner_0 -pg 1 -lvl 10 -x 4240 -y 590 -defaultsOSRD
preplace inst LVDS_in_AXIS_0 -pg 1 -lvl 8 -x 3130 -y 270 -defaultsOSRD
preplace inst LVDS_in_CONCAT_0 -pg 1 -lvl 6 -x 2270 -y 530 -defaultsOSRD
preplace inst LVDS_in_SLICE_Q_0 -pg 1 -lvl 5 -x 1750 -y 620 -defaultsOSRD
preplace inst LVDS_in_SLICE_I_0 -pg 1 -lvl 5 -x 1750 -y 420 -defaultsOSRD
preplace inst LVDS_in_SLICE_LoCheck_0 -pg 1 -lvl 5 -x 1750 -y 520 -defaultsOSRD
preplace inst LVDS_in_SLICE_HiCheck_0 -pg 1 -lvl 5 -x 1750 -y 720 -defaultsOSRD
preplace inst LVDS_in_XOR_0 -pg 1 -lvl 7 -x 2640 -y 650 -defaultsOSRD
preplace inst LVDS_in_AND_0 -pg 1 -lvl 9 -x 3790 -y 800 -defaultsOSRD
preplace inst LVDS_in_0CMP_0 -pg 1 -lvl 10 -x 4240 -y 800 -defaultsOSRD
preplace inst const_width32_0x80004000 -pg 1 -lvl 6 -x 2270 -y 660 -defaultsOSRD
preplace inst const_width32_0xC000C000 -pg 1 -lvl 8 -x 3130 -y 810 -defaultsOSRD
preplace inst LVDS_in_FFT_0 -pg 1 -lvl 9 -x 3790 -y 350 -defaultsOSRD
preplace inst clk_trx_in_PLL_0 -pg 1 -lvl 7 -x 2640 -y 3470 -defaultsOSRD
preplace inst clk_pll_trx_in_PLL_0 -pg 1 -lvl 8 -x 3130 -y 3390 -defaultsOSRD
preplace inst clk_pll_trx_in_MMCM_0 -pg 1 -lvl 10 -x 4240 -y 3490 -defaultsOSRD
preplace inst LVDS_016mhz000_SYSRESET_0 -pg 1 -lvl 7 -x 2640 -y 1120 -defaultsOSRD
preplace inst LVDS_064mhz000_SYSRESET_0 -pg 1 -lvl 8 -x 3130 -y 1120 -defaultsOSRD
preplace inst LVDS_in_CORDIC_0 -pg 1 -lvl 10 -x 4240 -y 320 -defaultsOSRD
preplace inst const_width8_val0 -pg 1 -lvl 8 -x 3130 -y 90 -defaultsOSRD
preplace inst LVDS_in_out_clk_BINCOUNTER_0 -pg 1 -lvl 4 -x 1290 -y 550 -defaultsOSRD
preplace inst LVDS_in_out_samplecounter_SLICE_0 -pg 1 -lvl 7 -x 2640 -y 350 -defaultsOSRD
preplace inst LVDS_in_out_bin_clken_SLICE_0 -pg 1 -lvl 8 -x 3130 -y 570 -defaultsOSRD
preplace inst LVDS_in_out_bin_clken_REDLOG_0 -pg 1 -lvl 9 -x 3790 -y 570 -defaultsOSRD
preplace inst LVDS_in_out_sample_clken_SLICE_0 -pg 1 -lvl 8 -x 3130 -y 690 -defaultsOSRD
preplace inst LVDS_in_out_sample_clken_REDLOG_0 -pg 1 -lvl 9 -x 3790 -y 690 -defaultsOSRD
preplace inst LVDS_in_tlast_gen_SLICE_0 -pg 1 -lvl 5 -x 1750 -y 60 -defaultsOSRD
preplace inst LVDS_in_tlast_gen_REDLOG_0 -pg 1 -lvl 7 -x 2640 -y 250 -defaultsOSRD
preplace inst LVDS_in_ShiftRAM_0 -pg 1 -lvl 9 -x 3790 -y 130 -defaultsOSRD
preplace inst LVDS_in_tlast_gen_REDLOG_1 -pg 1 -lvl 7 -x 2640 -y 150 -defaultsOSRD
preplace inst LVDS_in_tlast_gen_VecLOG_1 -pg 1 -lvl 6 -x 2270 -y 150 -defaultsOSRD
preplace inst const_width11_0x400 -pg 1 -lvl 5 -x 1750 -y 160 -defaultsOSRD
preplace netloc axi_ethernetlite_ETHERNET_ip2intc_irpt 1 2 7 650 2140 NJ 2140 NJ 2140 2000J 2210 2420J 2280 NJ 2280 3350
preplace netloc axi_gpio_1_ONEWIRE_out_gpio_io_o 1 9 1 3990 1660n
preplace netloc axi_gpio_2_onewire_ip2intc_irpt 1 2 8 690 2210 1050J 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2660 3470J 2570 4010
preplace netloc axi_gpio_3_rotenc_ip2intc_irpt 1 2 7 660 2130 NJ 2130 NJ 2130 2040J 2190 2440J 2270 NJ 2270 3350
preplace netloc axi_gpio_3_rotenc_push 1 0 9 NJ 2300 NJ 2300 620J 2220 1070J 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 3360
preplace netloc axi_iic_0_pll_iic2intc_irpt 1 2 8 710 2180 NJ 2180 NJ 2180 NJ 2180 2430J 2290 NJ 2290 3370J 2230 3990
preplace netloc axi_iic_1_board_iic2intc_irpt 1 2 8 720 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ 2670 3520J 2580 3990
preplace netloc axi_quad_spi_0_config_ip2intc_irpt 1 2 8 680 3550 NJ 3550 NJ 3550 NJ 3550 NJ 3550 NJ 3550 NJ 3550 4010
preplace netloc axi_quad_spi_1_trx_ip2intc_irpt 1 2 8 730 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 3520J 2920 3990
preplace netloc axi_timer_0_irpt 1 2 8 670 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 NJ 3540 3990
preplace netloc axi_timer_0_lcd_pwm0 1 9 2 NJ 3200 NJ
preplace netloc axi_uart16550_0_ftdi_ip2intc_irpt 1 2 8 700 3300 NJ 3300 NJ 3300 NJ 3300 NJ 3300 NJ 3300 NJ 3300 4000
preplace netloc rotenc_ACCU_0_add 1 0 10 10J 2080 NJ 2080 NJ 2080 1110J 2440 NJ 2440 NJ 2440 NJ 2440 2880J 2070 3390J 2120 NJ
preplace netloc rotenc_ACCU_0_q 1 8 3 3370 2200 4040J 2210 4430
preplace netloc LVDS_in_CDC_0_data 1 9 1 4050 550n
preplace netloc LVDS_in_CDC_0_qdpo 1 8 3 3400 2090 4030J 1840 4440
preplace netloc LVDS_out_CDC_0_data 1 8 1 3430 1200n
preplace netloc LVDS_out_CDC_0_qdpo 1 9 1 4010 1070n
preplace netloc clk_025mhz000_n 1 8 1 3530 2660n
preplace netloc onewire_DMR_0_qdpo 1 9 2 N 1990 4430
preplace netloc onewire_DMR_0_a_in 1 0 10 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 2470J 1680 NJ 1680 3440J 1740 4020J
preplace netloc onewire_DMR_0_d_in 1 0 10 10J 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 4000J
preplace netloc mb_axi_clk_083mhz333 1 1 10 240 2090 600 2090 1140 2150 1510 2150 2110 2400 2450 2300 2890 1860 3480 1770 4050 2020 4440J
preplace netloc mb_0_intr_in 1 3 1 1120 2320n
preplace netloc mb_0_mdm_Interrupt 1 2 3 680 1890 NJ 1890 1450
preplace netloc mb_0_mdm_debug_sys_rst 1 1 4 230 1910 NJ 1910 NJ 1910 1440
preplace netloc mb_0_reset_aux_reset_in 1 0 10 NJ 2190 200 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 2470 1230 2860 3480 NJ 3480 4030
preplace netloc mb_0_reset_bus_struct_reset 1 2 4 590J 2120 1050J 1900 1460J 1910 2030
preplace netloc mb_0_reset_interconnect_aresetn 1 2 5 640 2170 NJ 2170 NJ 2170 2100 2170 2460
preplace netloc mb_0_reset_mb_reset 1 2 3 NJ 2150 1130 2160 1500
preplace netloc mb_0_reset_peripheral_aresetn 1 2 9 610 2160 1120 2200 NJ 2200 2120 2200 2470 2240 2900 2300 3510 1760 4040 1570 4450J
preplace netloc mb_0_reset_peripheral_reset 1 2 9 NJ 2190 NJ 2190 NJ 2190 1990J 2410 2460J 2320 NJ 2320 3420 2210 4050 2200 NJ
preplace netloc mig_7series_0_init_calib_complete 1 9 2 NJ 1500 NJ
preplace netloc mig_7series_0_mmcm_locked 1 1 9 210 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 4010
preplace netloc mig_7series_0_sys_rst 1 0 9 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ
preplace netloc mig_7series_0_ui_addn_clk_0 1 8 2 3530 1570 4030
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 9 220 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 2460 1020 2860 1020 3360J 1340 4010
preplace netloc pll_iic2intc_irpt 1 0 3 NJ 2950 NJ 2950 NJ
preplace netloc LVDS_out_SERDES_0_clk_to_pins_n 1 10 1 NJ 1050
preplace netloc LVDS_out_SERDES_0_clk_to_pins_p 1 10 1 NJ 1070
preplace netloc LVDS_out_SERDES_0_data_out_to_pins_n 1 10 1 NJ 1110
preplace netloc LVDS_out_SERDES_0_data_out_to_pins_p 1 10 1 NJ 1090
preplace netloc trx_iic2intc_irpt 1 0 3 NJ 2910 NJ 2910 NJ
preplace netloc ufb_trx_rxclk_n 1 0 6 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ
preplace netloc ufb_trx_rxclk_p 1 0 6 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ
preplace netloc ufb_trx_rxd09_n 1 0 9 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ
preplace netloc ufb_trx_rxd09_p 1 0 9 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ
preplace netloc onewire_DMR_0_we 1 0 10 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 3450J 1750 4030J
preplace netloc concat_ROTENC_0_dout 1 2 8 630J 2230 1100J 2420 NJ 2420 NJ 2420 NJ 2420 2870J 1870 3410J 2100 4040
preplace netloc concat_ROTENC_0_pulse 1 0 2 NJ 2740 NJ
preplace netloc const_width31_val0_dout 1 1 1 220J 2760n
preplace netloc const_width4_val0_dout 1 8 2 3410 1120 4020
preplace netloc const_width1_val1_dout 1 8 1 3530 400n
preplace netloc LVDS_in_CONCAT_0_dout 1 6 1 2470 530n
preplace netloc LVDS_in_CDC_0_dout 1 4 6 1460 780 2100J 720 2460J 510 NJ 510 NJ 510 4040J
preplace netloc LVDS_in_XOR_0_Res 1 7 2 2810 630 3420
preplace netloc LVDS_in_AND_0_Res 1 9 1 NJ 800
preplace netloc const_width32_0x80004000_dout 1 6 1 NJ 660
preplace netloc const_0xc000c000_dout 1 8 1 NJ 810
preplace netloc LVDS_in_0CMP_0_nomatch 1 10 1 NJ 800
preplace netloc FSM_LVDS_in_bitslip_n 1 0 9 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ 1020 2420J 1010 NJ 1010 3480J
preplace netloc trx_clk_026mhz000_g 1 0 7 NJ 3470 NJ 3470 NJ 3470 NJ 3470 NJ 3470 NJ 3470 NJ
preplace netloc clk_trx_050mhz000_n 1 7 3 2900 3490 NJ 3490 4050
preplace netloc pll_clk_g 1 0 10 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 2820 3510 NJ 3510 4050J
preplace netloc clk_trx_050mhz000_PLL_locked 1 7 3 2840 3500 NJ 3500 4030J
preplace netloc clk_177mhz778_n 1 8 1 3460 1470n
preplace netloc LVDS_in_SLICE_HiCheck_0_Dout 1 5 1 2090J 560n
preplace netloc LVDS_in_SLICE_LoCheck_0_Dout 1 5 1 NJ 520
preplace netloc LVDS_in_SLICE_Q_0_Dout 1 5 1 2080J 540n
preplace netloc LVDS_in_SLICE_I_0_Dout 1 5 1 2080J 420n
preplace netloc clk_050mhz000_n 1 8 1 N 3400
preplace netloc clk_012mhz000_n 1 10 1 NJ 3490
preplace netloc sys_reset_016mhz000_peripheral_aresetn 1 7 1 2840 340n
preplace netloc clk_LVDS_in_clk_016mhz000_lvds 1 6 4 2470 1000 NJ 1000 3520 1110 3990
preplace netloc clk_LVDS_in_clk_064mhz000_lvds 1 3 8 1140 800 NJ 800 2120J 780 2460 780 2890 750 3490 50 4030 730 NJ
preplace netloc clk_LVDS_in_PLL_locked 1 6 2 2430 1220 2850
preplace netloc LVDS_064mhz000_SYSRESET_0_bus_struct_reset 1 8 2 N 1100 4000J
preplace netloc LVDS_064mhz000_SYSRESET_0_peripheral_reset 1 8 2 3380 880 4020J
preplace netloc LVDS_in_FFT_0_m_axis_data_tvalid 1 9 1 N 350
preplace netloc const_width8_val0_dout 1 8 1 3510 90n
preplace netloc LVDS_in_FFT_0_event_frame_started 1 9 2 4000J 430 NJ
preplace netloc LVDS_in_out_clk_BINCOUNTER_0_Q 1 4 4 1450 790 2110J 770 2420 570 2860
preplace netloc LVDS_in_out_bincounter_SLICE_0_Dout 1 8 1 NJ 570
preplace netloc LVDS_in_out_bincounter_REDLOG_0_Res 1 9 1 NJ 570
preplace netloc LVDS_in_out_sample_clken_SLICE_0_Dout 1 8 1 NJ 690
preplace netloc LVDS_in_out_sample_clken_REDLOG_0_Res 1 7 4 2840 30 NJ 30 3990 210 NJ
preplace netloc LVDS_in_out_samplecounter_SLICE_0_Dout 1 7 1 2830J 280n
preplace netloc LVDS_in_tlast_gen_SLICE_0_Dout 1 5 2 2080 250 NJ
preplace netloc LVDS_in_tlast_gen_REDLOG_0_Res 1 7 1 2830J 250n
preplace netloc LVDS_in_FFT_0_m_axis_data_tdata 1 9 1 N 290
preplace netloc LVDS_in_FFT_0_m_axis_data_tlast 1 9 1 N 310
preplace netloc LVDS_in_AXIS_0_m_axis_tdata 1 8 1 3530 220n
preplace netloc LVDS_in_AXIS_0_m_axis_tlast 1 8 1 3520 240n
preplace netloc LVDS_in_FFT_0_s_axis_data_tready 1 8 1 3500 260n
preplace netloc LVDS_in_AXIS_0_m_axis_tvalid 1 8 1 3400 300n
preplace netloc LVDS_in_AXIS_0_m_axis_tuser 1 8 1 3360 110n
preplace netloc LVDS_064mhz000_SYSRESET_0_peripheral_aresetn 1 8 1 3400 440n
preplace netloc LVDS_in_ShiftRAM_0_Q 1 9 1 4040 130n
preplace netloc LVDS_in_tlast_gen_REDLOG_1_Res 1 7 1 2830 150n
preplace netloc LVDS_in_tlast_gen_VecLOG_1_Res 1 6 1 NJ 150
preplace netloc const_width32_0x80004001_dout 1 5 1 NJ 160
preplace netloc LVDS_in_FFT_0_m_axis_data_tuser 1 9 2 4000J 190 NJ
preplace netloc LVDS_in_CORDIC_0_M_AXIS_DOUT 1 10 1 NJ 320
preplace netloc axi_quad_spi_0_spi 1 9 2 NJ 2650 NJ
preplace netloc mb_0_INTERRUPT 1 4 1 1490 1990n
preplace netloc mb_0_axi_interconnect_top_M02_AXI 1 6 3 2430 1410 NJ 1410 NJ
preplace netloc axi_ethernetlite_ETHERNET_MDIO 1 8 3 3440J 2220 NJ 2220 NJ
preplace netloc mb_0_axi_interconnect_bot2_M05_AXI 1 3 6 1030J 2630 NJ 2630 NJ 2630 NJ 2630 NJ 2630 3390
preplace netloc mb_0_axi_interconnect_bot1_M00_AXI 1 7 1 2840 1910n
preplace netloc mb_0_axi_interconnect_bot1_M07_AXI 1 7 2 2810 2490 3470J
preplace netloc S00_AXI_1 1 6 1 2440 1780n
preplace netloc axi_iic_0_iic 1 9 2 NJ 2290 NJ
preplace netloc gpio_rtl_1_onewire_gpio_out 1 9 2 4010J 1580 NJ
preplace netloc mb_0_axi_interconnect_bot1_M03_AXI 1 7 2 2850 1880 3450J
preplace netloc mb_0_axi_interconnect_bot2_M00_AXI 1 3 1 1090 2260n
preplace netloc mb_0_M_AXI_DC 1 5 1 2080 1770n
preplace netloc axi_ethernetlite_0_MII 1 8 1 3370 2390n
preplace netloc mb_0_axi_interconnect_bot2_M02_AXI 1 3 6 1080J 2430 NJ 2430 NJ 2430 2470J 2330 NJ 2330 3410
preplace netloc mb_0_axi_interconnect_bot1_M05_AXI 1 7 1 2880 1950n
preplace netloc axi_iic_0_iic1 1 9 2 NJ 2460 NJ
preplace netloc mb_0_M_AXI_DP 1 5 1 2060 1730n
preplace netloc axi_gpio_2_ONEWIRE_in_GPIO2 1 9 2 NJ 2010 NJ
preplace netloc axi_gpio_0_gpio 1 9 2 NJ 1850 NJ
preplace netloc mb_0_axi_interconnect_bot1_M06_AXI 1 7 2 2820 2060 3380J
preplace netloc mb_0_axi_interconnect_bot1_M04_AXI 1 7 1 2830 1990n
preplace netloc S00_AXI_2 1 2 5 670 1660 NJ 1660 NJ 1660 NJ 1660 2420
preplace netloc mb_0_ILMB 1 5 1 2010 2000n
preplace netloc axi_quad_spi_1_spi 1 9 2 NJ 2820 NJ
preplace netloc axi_uart16550_0_uart 1 9 2 NJ 3000 NJ
preplace netloc mb_0_axi_interconnect_bot1_M01_AXI 1 7 2 2830 1830 NJ
preplace netloc mb_0_axi_interconnect_bot2_M04_AXI 1 3 6 1040 2610 NJ 2610 NJ 2610 NJ 2610 2810J 2640 NJ
preplace netloc mb_0_axi_interconnect_bot1_M02_AXI 1 7 2 2810 1640 NJ
preplace netloc mb_0_mdm_MDEBUG_0 1 4 1 N 2010
preplace netloc mb_0_axi_interconnect_bot2_M03_AXI 1 3 6 1060 2600 NJ 2600 NJ 2600 NJ 2600 2820J 2650 3380J
preplace netloc mii_to_rmii_ETHERNET_RMII_PHY_M 1 9 2 NJ 3380 NJ
preplace netloc mb_0_DLMB 1 5 1 2050 1980n
preplace netloc mb_0_axi_interconnect_bot2_M01_AXI 1 3 1 1080 1970n
preplace netloc mb_0_mdm_LMB_0 1 4 2 1480J 1920 2020
preplace netloc mb_0_M_AXI_IC 1 5 1 2090 1790n
preplace netloc mb_0_mdm_M_AXI 1 4 2 1470J 1900 2070
preplace netloc mig_7series_0_ddr3 1 9 2 NJ 1400 NJ
preplace cgraphic comment_1 place top 3633 85 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 3739 230 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -10 110 420 880 1290 1750 2270 2640 3130 3790 4240 4470
pagesize -pg 1 -db -bbox -sgen -230 0 4760 3580
"
}
{
   """"""da_board_cnt"""""":"2",
   """"""da_clkrst_cnt"""""":"2"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1"
}