// Mem file initialization records.
//
// SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
// Vivado v2018.3 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Wednesday April 19, 2023 - 04:56:04 pm, from:
//
//     Map file     - C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bmm
//     Data file(s) - c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'BlockDesignArtyS7_i_microblaze_0.BlockDesignArtyS7_i_microblaze_0_local_memory_lmb_bram_32K_5_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
