Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top_mod.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_mod.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_mod"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_mod
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\dff_mod.v" into library work
Parsing module <lut_mod>.
Analyzing Verilog file "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\clock_gen.v" into library work
Parsing module <clkGen_7seg>.
Analyzing Verilog file "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" into library work
Parsing module <top_mod>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_mod>.

Elaborating module <clkGen_7seg>.
WARNING:HDLCompiler:413 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\clock_gen.v" Line 16: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" Line 39: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:1127 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" Line 39: Assignment to o_clk ignored, since the identifier is never used

Elaborating module <debounce>.
WARNING:HDLCompiler:1127 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" Line 40: Assignment to save_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" Line 41: Assignment to write_out ignored, since the identifier is never used

Elaborating module <lut_mod>.
WARNING:HDLCompiler:634 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" Line 34: Net <clk_out> does not have a driver.
WARNING:Xst:2972 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" line 40. All outputs of instance <save> of block <debounce> are unconnected in block <top_mod>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" line 41. All outputs of instance <write> of block <debounce> are unconnected in block <top_mod>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_mod>.
    Related source file is "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v".
INFO:Xst:3210 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" line 39: Output port <o_clk> of the instance <clock> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" line 40: Output port <o_pulse> of the instance <save> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\top_mod.v" line 41: Output port <o_pulse> of the instance <write> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clk_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top_mod> synthesized.

Synthesizing Unit <clkGen_7seg>.
    Related source file is "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\clock_gen.v".
    Found 21-bit register for signal <counter>.
    Found 21-bit adder for signal <counter[20]_GND_2_o_add_6_OUT> created at line 27.
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <clkGen_7seg> synthesized.

Synthesizing Unit <lut_mod>.
    Related source file is "E:\CE2003\Lab (NTU)\Lab2\Lab2 - Display 7 seg\dff_mod.v".
    Found 64x8-bit single-port RAM <Mram_ramdata> for signal <ramdata>.
    Found 8-bit register for signal <data_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lut_mod> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 64x8-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 1
 21-bit adder                                          : 1
# Registers                                            : 2
 21-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkGen_7seg>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <clkGen_7seg> synthesized (advanced).

Synthesizing (advanced) Unit <lut_mod>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ramdata> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_en>      | high     |
    |     addrA          | connected to signal <d_in<5:0>>     |          |
    |     diA            | connected to signal <data_reg>      |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lut_mod> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 64x8-bit single-port distributed RAM                  : 1
# Counters                                             : 1
 21-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_mod> ...

Optimizing unit <clkGen_7seg> ...

Optimizing unit <lut_mod> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_mod, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_mod.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 80
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT3                        : 8
#      LUT6                        : 7
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 29
#      FD                          : 21
#      FDRE                        : 8
# RAMS                             : 8
#      RAM64X1S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 13
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  54576     0%  
 Number of Slice LUTs:                   45  out of  27288     0%  
    Number used as Logic:                37  out of  27288     0%  
    Number used as Memory:                8  out of   6408     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     45
   Number with an unused Flip Flop:      16  out of     45    35%  
   Number with an unused LUT:             0  out of     45     0%  
   Number of fully used LUT-FF pairs:    29  out of     45    64%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    218    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.047ns (Maximum Frequency: 488.555MHz)
   Minimum input arrival time before clock: 3.238ns
   Maximum output required time after clock: 4.994ns
   Maximum combinational path delay: 6.366ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.047ns (frequency: 488.555MHz)
  Total number of paths / destination ports: 239 / 29
-------------------------------------------------------------------------
Delay:               2.047ns (Levels of Logic = 22)
  Source:            clock/counter_0 (FF)
  Destination:       clock/counter_20 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock/counter_0 to clock/counter_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  clock/counter_0 (clock/counter_0)
     INV:I->O              1   0.206   0.000  clock/Mcount_counter_lut<0>_INV_0 (clock/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock/Mcount_counter_cy<0> (clock/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<1> (clock/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<2> (clock/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<3> (clock/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<4> (clock/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<5> (clock/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<6> (clock/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<7> (clock/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<8> (clock/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<9> (clock/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<10> (clock/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<11> (clock/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<12> (clock/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<13> (clock/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<14> (clock/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<15> (clock/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<16> (clock/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<17> (clock/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  clock/Mcount_counter_cy<18> (clock/Mcount_counter_cy<18>)
     MUXCY:CI->O           0   0.019   0.000  clock/Mcount_counter_cy<19> (clock/Mcount_counter_cy<19>)
     XORCY:CI->O           1   0.180   0.000  clock/Mcount_counter_xor<20> (clock/Result<20>)
     FD:D                      0.102          clock/counter_20
    ----------------------------------------
    Total                      2.047ns (1.468ns logic, 0.579ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              3.238ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       memorymod/data_reg_7 (FF)
  Destination Clock: clk rising

  Data Path: rst to memorymod/data_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O              8   0.206   0.802  memorymod/rst_inv1_INV_0 (memorymod/rst_inv)
     FDRE:R                    0.430          memorymod/data_reg_0
    ----------------------------------------
    Total                      3.238ns (1.858ns logic, 1.380ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Offset:              4.994ns (Levels of Logic = 2)
  Source:            clock/counter_20 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: clock/counter_20 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.194  clock/counter_20 (clock/counter_20)
     LUT6:I0->O            1   0.203   0.579  clock/Mram_seg51 (seg_5_OBUF)
     OBUF:I->O                 2.571          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      4.994ns (3.221ns logic, 1.773ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 91 / 15
-------------------------------------------------------------------------
Delay:               6.366ns (Levels of Logic = 4)
  Source:            d_in<0> (PAD)
  Destination:       d_out<7> (PAD)

  Data Path: d_in<0> to d_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  d_in_0_IBUF (d_in_0_IBUF)
     RAM64X1S:A0->O        1   0.205   0.580  memorymod/Mram_ramdata1 (memorymod/_n0016<0>)
     LUT3:I2->O            1   0.205   0.579  memorymod/mux111 (d_out_0_OBUF)
     OBUF:I->O                 2.571          d_out_0_OBUF (d_out<0>)
    ----------------------------------------
    Total                      6.366ns (4.203ns logic, 2.163ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.047|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.26 secs
 
--> 

Total memory usage is 4494172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    5 (   0 filtered)

