============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sat Mar  4 17:39:18 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 10 trigger nets, 10 data nets.
KIT-1004 : Chipwatcher code = 1000111000101100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=10,BUS_CTRL_NUM=28,BUS_WIDTH='{32'sb010,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb01000}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=50) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=50) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=10,BUS_CTRL_NUM=28,BUS_WIDTH='{32'sb010,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb01000}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=10,BUS_CTRL_NUM=28,BUS_WIDTH='{32'sb010,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb01000}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=10,BUS_CTRL_NUM=28,BUS_WIDTH='{32'sb010,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb01000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=50)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=50)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=10,BUS_CTRL_NUM=28,BUS_WIDTH='{32'sb010,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb01000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=10,BUS_CTRL_NUM=28,BUS_WIDTH='{32'sb010,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb01000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1418/12 useful/useless nets, 779/4 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1251/16 useful/useless nets, 1034/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 237 better
SYN-1014 : Optimize round 2
SYN-1032 : 1098/30 useful/useless nets, 881/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1099/22 useful/useless nets, 884/13 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 35 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 23 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 14 instances.
SYN-1032 : 1418/3 useful/useless nets, 1203/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 132 (3.95), #lev = 5 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 132 (3.95), #lev = 5 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 320 instances into 132 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 204 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1036/2 useful/useless nets, 809/2 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (121 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 810 instances
RUN-0007 : 320 luts, 344 seqs, 73 mslices, 46 lslices, 19 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1037 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 612 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     181     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     156     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 808 instances, 320 luts, 344 seqs, 119 slices, 18 macros(119 instances: 73 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 228699
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 808.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 135382, overlap = 4.5
PHY-3002 : Step(2): len = 89544.9, overlap = 4.5
PHY-3002 : Step(3): len = 61266.7, overlap = 6.75
PHY-3002 : Step(4): len = 43502.5, overlap = 6.75
PHY-3002 : Step(5): len = 33795.2, overlap = 6.75
PHY-3002 : Step(6): len = 29866.5, overlap = 6.75
PHY-3002 : Step(7): len = 26794.2, overlap = 4.5
PHY-3002 : Step(8): len = 24578.1, overlap = 6.75
PHY-3002 : Step(9): len = 20392.9, overlap = 6.75
PHY-3002 : Step(10): len = 18645.6, overlap = 10.5938
PHY-3002 : Step(11): len = 18329.8, overlap = 11.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.24206e-05
PHY-3002 : Step(12): len = 18368.2, overlap = 11.125
PHY-3002 : Step(13): len = 17294.5, overlap = 6.625
PHY-3002 : Step(14): len = 16959.5, overlap = 6.625
PHY-3002 : Step(15): len = 16099, overlap = 8.875
PHY-3002 : Step(16): len = 16013.7, overlap = 8.78125
PHY-3002 : Step(17): len = 16013.7, overlap = 8.78125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.48412e-05
PHY-3002 : Step(18): len = 16038.1, overlap = 8.78125
PHY-3002 : Step(19): len = 15765.8, overlap = 11.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000169682
PHY-3002 : Step(20): len = 15814, overlap = 8.78125
PHY-3002 : Step(21): len = 15695.4, overlap = 6.3125
PHY-3002 : Step(22): len = 15907.1, overlap = 4.5
PHY-3002 : Step(23): len = 15312.4, overlap = 4.65625
PHY-3002 : Step(24): len = 15264.8, overlap = 4.6875
PHY-3002 : Step(25): len = 14974.6, overlap = 4.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000292909
PHY-3002 : Step(26): len = 15047.9, overlap = 13.7188
PHY-3002 : Step(27): len = 15185.5, overlap = 13.7188
PHY-3002 : Step(28): len = 15423.7, overlap = 13.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50952e-05
PHY-3002 : Step(29): len = 16588.6, overlap = 30.5312
PHY-3002 : Step(30): len = 17001.5, overlap = 28.4688
PHY-3002 : Step(31): len = 16907, overlap = 26.4062
PHY-3002 : Step(32): len = 16602.9, overlap = 22.3438
PHY-3002 : Step(33): len = 16630.4, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01905e-05
PHY-3002 : Step(34): len = 16523.4, overlap = 23
PHY-3002 : Step(35): len = 16523.4, overlap = 23
PHY-3002 : Step(36): len = 16071.1, overlap = 22.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100381
PHY-3002 : Step(37): len = 16766.8, overlap = 19.4062
PHY-3002 : Step(38): len = 16766.8, overlap = 19.4062
PHY-3002 : Step(39): len = 16544.2, overlap = 17.9062
PHY-3002 : Step(40): len = 16652.4, overlap = 18.8438
PHY-3002 : Step(41): len = 17043.5, overlap = 22.3125
PHY-3002 : Step(42): len = 17111.4, overlap = 21.75
PHY-3002 : Step(43): len = 17140.7, overlap = 18.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 47.16 peak overflow 2.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1037.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 19840, over cnt = 86(0%), over = 337, worst = 17
PHY-1001 : End global iterations;  0.062365s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.27, top5 = 11.74, top10 = 6.85, top15 = 4.70.
PHY-1001 : End incremental global routing;  0.129514s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (60.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4011, tnet num: 1035, tinst num: 808, tnode num: 5297, tedge num: 6691.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.166206s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (84.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.312418s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (80.0%)

OPT-1001 : Current memory(MB): used = 192, reserve = 156, peak = 192.
OPT-1001 : End physical optimization;  0.326186s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (81.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 320 LUT to BLE ...
SYN-4008 : Packed 320 LUT and 154 SEQ to BLE.
SYN-4003 : Packing 190 remaining SEQ's ...
SYN-4005 : Packed 86 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 104 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 424/666 primitive instances ...
PHY-3001 : End packing;  0.035006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 384 instances
RUN-1001 : 179 mslices, 178 lslices, 19 pads, 3 brams, 0 dsps
RUN-1001 : There are total 884 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 454 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 382 instances, 357 slices, 18 macros(119 instances: 73 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17402.8, Over = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84556e-05
PHY-3002 : Step(44): len = 16780.6, overlap = 27.75
PHY-3002 : Step(45): len = 16844.1, overlap = 27.75
PHY-3002 : Step(46): len = 16938.6, overlap = 24.5
PHY-3002 : Step(47): len = 17079.2, overlap = 25.25
PHY-3002 : Step(48): len = 17150.4, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.69112e-05
PHY-3002 : Step(49): len = 17116.4, overlap = 21.75
PHY-3002 : Step(50): len = 17116.4, overlap = 21.75
PHY-3002 : Step(51): len = 17085.9, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113822
PHY-3002 : Step(52): len = 17489.9, overlap = 19.25
PHY-3002 : Step(53): len = 17666.4, overlap = 19.5
PHY-3002 : Step(54): len = 17666.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.151025s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (20.7%)

PHY-3001 : Trial Legalized: Len = 25620.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000549474
PHY-3002 : Step(55): len = 22375.3, overlap = 4.5
PHY-3002 : Step(56): len = 20511.5, overlap = 9
PHY-3002 : Step(57): len = 19439.5, overlap = 9.25
PHY-3002 : Step(58): len = 19133.2, overlap = 9.25
PHY-3002 : Step(59): len = 18986.6, overlap = 10
PHY-3002 : Step(60): len = 18933.3, overlap = 10.25
PHY-3002 : Step(61): len = 18859.3, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109895
PHY-3002 : Step(62): len = 18832.3, overlap = 11.25
PHY-3002 : Step(63): len = 18832.3, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021979
PHY-3002 : Step(64): len = 18852.1, overlap = 11.5
PHY-3002 : Step(65): len = 18852.1, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005020s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (311.3%)

PHY-3001 : Legalized: Len = 22803.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 22903.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 32/884.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26632, over cnt = 87(0%), over = 140, worst = 5
PHY-1002 : len = 27208, over cnt = 46(0%), over = 66, worst = 3
PHY-1002 : len = 28080, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 28104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126471s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (24.7%)

PHY-1001 : Congestion index: top1 = 24.40, top5 = 14.97, top10 = 9.21, top15 = 6.50.
PHY-1001 : End incremental global routing;  0.189527s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (49.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3434, tnet num: 882, tinst num: 382, tnode num: 4370, tedge num: 5985.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.177364s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (88.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.382374s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (73.6%)

OPT-1001 : Current memory(MB): used = 194, reserve = 158, peak = 194.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 716/884.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 28104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.40, top5 = 14.97, top10 = 9.21, top15 = 6.50.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.458137s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (75.0%)

RUN-1003 : finish command "place" in  3.481640s wall, 1.531250s user + 0.593750s system = 2.125000s CPU (61.0%)

RUN-1004 : used memory is 176 MB, reserved memory is 143 MB, peak memory is 195 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 384 instances
RUN-1001 : 179 mslices, 178 lslices, 19 pads, 3 brams, 0 dsps
RUN-1001 : There are total 884 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 454 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3434, tnet num: 882, tinst num: 382, tnode num: 4370, tedge num: 5985.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 179 mslices, 178 lslices, 19 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 882 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 456 clock pins, and constraint 936 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26528, over cnt = 84(0%), over = 135, worst = 5
PHY-1002 : len = 27048, over cnt = 49(0%), over = 69, worst = 4
PHY-1002 : len = 27936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 27960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126530s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.3%)

PHY-1001 : Congestion index: top1 = 24.18, top5 = 14.97, top10 = 9.20, top15 = 6.44.
PHY-1001 : End global routing;  0.185410s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (16.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 220, reserve = 185, peak = 233.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 485, reserve = 454, peak = 485.
PHY-1001 : End build detailed router design. 3.992761s wall, 3.750000s user + 0.031250s system = 3.781250s CPU (94.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 12136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.521440s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (94.5%)

PHY-1001 : Current memory(MB): used = 516, reserve = 486, peak = 516.
PHY-1001 : End phase 1; 1.532946s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (93.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1022 : len = 97336, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 517, reserve = 486, peak = 517.
PHY-1001 : End initial routed; 1.211832s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (63.2%)

PHY-1001 : Current memory(MB): used = 517, reserve = 486, peak = 517.
PHY-1001 : End phase 2; 1.211897s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (63.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 97112, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.030964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 97104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.023524s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.108237s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (72.2%)

PHY-1001 : Current memory(MB): used = 527, reserve = 497, peak = 527.
PHY-1001 : End phase 3; 0.288318s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (75.9%)

PHY-1003 : Routed, final wirelength = 97104
PHY-1001 : Current memory(MB): used = 527, reserve = 497, peak = 527.
PHY-1001 : End export database. 0.014036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.294089s wall, 6.500000s user + 0.046875s system = 6.546875s CPU (89.8%)

RUN-1003 : finish command "route" in  7.754351s wall, 6.781250s user + 0.046875s system = 6.828125s CPU (88.1%)

RUN-1004 : used memory is 460 MB, reserved memory is 429 MB, peak memory is 527 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      578   out of  19600    2.95%
#reg                      373   out of  19600    1.90%
#le                       682
  #lut only               309   out of    682   45.31%
  #reg only               104   out of    682   15.25%
  #lut&reg                269   out of    682   39.44%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   3
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     1
  #oreg                     2
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 148
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             71
#3        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q1    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |682    |459     |119     |376     |3       |0       |
|  adc                               |adc_ctrl       |25     |19      |6       |14      |0       |0       |
|  fifo_list                         |fifo_ctrl      |50     |26      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |46     |22      |16      |31      |0       |0       |
|  rx                                |uart_rx        |43     |36      |6       |26      |0       |0       |
|  tx                                |uart_tx        |59     |40      |8       |37      |0       |0       |
|  type                              |type_choice    |123    |115     |8       |57      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |380    |221     |75      |203     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |380    |221     |75      |203     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |129    |65      |0       |118     |0       |0       |
|        reg_inst                    |register       |128    |64      |0       |117     |0       |0       |
|        tap_inst                    |tap            |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger        |251    |156     |75      |85      |0       |0       |
|        bus_inst                    |bus_top        |29     |12      |10      |9       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |29     |12      |10      |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |116    |83      |33      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       435   
    #2         2       199   
    #3         3        92   
    #4         4        34   
    #5        5-10      68   
    #6       11-50      20   
    #7       51-100     2    
  Average     2.68           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 0b65b90687ac4883b2e397edaffd3697a3655d038a5cd941a11808c06eb81f2c -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 382
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 884, pip num: 7703
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 981 valid insts, and 21635 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111001000111000101100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.976225s wall, 7.906250s user + 0.031250s system = 7.937500s CPU (401.6%)

RUN-1004 : used memory is 466 MB, reserved memory is 438 MB, peak memory is 665 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_173918.log"
