<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\tmp\tangnano-5V\applications\TangNanoZ80MEM\TangNanoZ80MEM_project\impl\gwsynthesis\TangNanoZ80MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\tmp\tangnano-5V\applications\TangNanoZ80MEM\TangNanoZ80MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Apr 13 13:09:57 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1363</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1246</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>34</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>MREQ_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>MREQ_n_ibuf/I </td>
</tr>
<tr>
<td>IORQ_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>IORQ_n_ibuf/I </td>
</tr>
<tr>
<td>CLK_div_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_div_s1/Q </td>
</tr>
<tr>
<td>n206_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n206_s1/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td>249.448(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>MREQ_n</td>
<td>100.000(MHz)</td>
<td>206.882(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CLK_div_3</td>
<td>100.000(MHz)</td>
<td>479.792(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of IORQ_n!</h4>
<h4>No timing paths to get frequency of n206_5!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MREQ_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MREQ_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IORQ_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IORQ_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_div_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_div_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n206_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n206_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.451</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_1_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.975</td>
</tr>
<tr>
<td>2</td>
<td>0.451</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_3_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.975</td>
</tr>
<tr>
<td>3</td>
<td>0.483</td>
<td>address_io_5_s0/Q</td>
<td>rx_clear_s1/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.943</td>
</tr>
<tr>
<td>4</td>
<td>0.635</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_4_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.791</td>
</tr>
<tr>
<td>5</td>
<td>0.635</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_5_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.791</td>
</tr>
<tr>
<td>6</td>
<td>0.635</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_6_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.791</td>
</tr>
<tr>
<td>7</td>
<td>0.638</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_0_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.788</td>
</tr>
<tr>
<td>8</td>
<td>0.638</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_2_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.788</td>
</tr>
<tr>
<td>9</td>
<td>0.638</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_7_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.788</td>
</tr>
<tr>
<td>10</td>
<td>0.654</td>
<td>address_io_5_s0/Q</td>
<td>io_data_3_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.772</td>
</tr>
<tr>
<td>11</td>
<td>0.682</td>
<td>address_io_5_s0/Q</td>
<td>io_data_4_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.744</td>
</tr>
<tr>
<td>12</td>
<td>0.693</td>
<td>address_13_s0/Q</td>
<td>mem_mem_3_5_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>n206_5:[R]</td>
<td>5.000</td>
<td>0.585</td>
<td>3.652</td>
</tr>
<tr>
<td>13</td>
<td>0.798</td>
<td>address_13_s0/Q</td>
<td>mem_mem_3_3_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>n206_5:[R]</td>
<td>5.000</td>
<td>0.585</td>
<td>3.547</td>
</tr>
<tr>
<td>14</td>
<td>0.821</td>
<td>address_io_5_s0/Q</td>
<td>io_data_0_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.605</td>
</tr>
<tr>
<td>15</td>
<td>0.821</td>
<td>address_io_5_s0/Q</td>
<td>io_data_1_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.605</td>
</tr>
<tr>
<td>16</td>
<td>0.821</td>
<td>address_io_5_s0/Q</td>
<td>io_data_2_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.605</td>
</tr>
<tr>
<td>17</td>
<td>0.821</td>
<td>address_io_5_s0/Q</td>
<td>io_data_7_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.605</td>
</tr>
<tr>
<td>18</td>
<td>0.853</td>
<td>address_io_5_s0/Q</td>
<td>io_data_3_s0/D</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.573</td>
</tr>
<tr>
<td>19</td>
<td>0.866</td>
<td>address_io_5_s0/Q</td>
<td>io_data_5_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.560</td>
</tr>
<tr>
<td>20</td>
<td>0.866</td>
<td>address_io_5_s0/Q</td>
<td>io_data_6_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.560</td>
</tr>
<tr>
<td>21</td>
<td>0.877</td>
<td>address_9_s0/Q</td>
<td>mem_mem_3_1_s/ADA[9]</td>
<td>MREQ_n:[F]</td>
<td>n206_5:[R]</td>
<td>5.000</td>
<td>0.585</td>
<td>3.468</td>
</tr>
<tr>
<td>22</td>
<td>0.921</td>
<td>address_io_5_s0/Q</td>
<td>io_data_5_s0/D</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.505</td>
</tr>
<tr>
<td>23</td>
<td>0.921</td>
<td>address_io_5_s0/Q</td>
<td>io_data_6_s0/D</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.505</td>
</tr>
<tr>
<td>24</td>
<td>0.946</td>
<td>address_io_5_s0/Q</td>
<td>io_data_4_s0/D</td>
<td>IORQ_n:[F]</td>
<td>CLK_div_3:[R]</td>
<td>5.000</td>
<td>1.504</td>
<td>2.480</td>
</tr>
<tr>
<td>25</td>
<td>0.956</td>
<td>address_8_s0/Q</td>
<td>mem_mem_3_1_s/ADA[8]</td>
<td>MREQ_n:[F]</td>
<td>n206_5:[R]</td>
<td>5.000</td>
<td>0.585</td>
<td>3.389</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.351</td>
<td>n63_s2/I0</td>
<td>CLK_div_s1/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.464</td>
<td>tx_data_2_s0/Q</td>
<td>uart_tx_inst/send_buf_3_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.464</td>
<td>tx_data_4_s0/Q</td>
<td>uart_tx_inst/send_buf_5_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.430</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_data_2_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.406</td>
<td>tx_data_1_s0/Q</td>
<td>uart_tx_inst/send_buf_2_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.406</td>
<td>tx_data_5_s0/Q</td>
<td>uart_tx_inst/send_buf_6_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.352</td>
<td>tx_data_7_s0/Q</td>
<td>uart_tx_inst/send_buf_8_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.332</td>
<td>tx_data_0_s0/Q</td>
<td>uart_tx_inst/send_buf_1_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.332</td>
<td>tx_data_6_s0/Q</td>
<td>uart_tx_inst/send_buf_7_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.192</td>
<td>tx_data_3_s0/Q</td>
<td>uart_tx_inst/send_buf_4_s2/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.176</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/state_1_s4/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.843</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.176</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/state_0_s3/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.843</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.072</td>
<td>rx_clear_s1/Q</td>
<td>uart_rx_inst/rx_data_ready_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.947</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.042</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/tx_ready_s0/D</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.977</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.032</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_d0_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.032</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_buffer_7_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.032</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_data_3_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.032</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_data_7_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.027</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/state_0_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.027</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/state_1_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.027</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_d1_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.022</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_buffer_0_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.022</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_buffer_1_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.022</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_buffer_2_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.022</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/rx_buffer_3_s0/RESET</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.997</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.169</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/tx_ready_s0/CLEAR</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-1.113</td>
<td>1.874</td>
</tr>
<tr>
<td>2</td>
<td>9.893</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_1_s4/CLEAR</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-1.113</td>
<td>1.150</td>
</tr>
<tr>
<td>3</td>
<td>9.893</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_0_s3/CLEAR</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-1.113</td>
<td>1.150</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.305</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_1_s4/CLEAR</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.305</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_0_s3/CLEAR</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>0.714</td>
</tr>
<tr>
<td>3</td>
<td>0.212</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/tx_ready_s0/CLEAR</td>
<td>CLK_div_3:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.973</td>
<td>1.231</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.394</td>
<td>4.394</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>IORQ_n</td>
<td>address_io_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>clk_cnt_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>clk_cnt_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.262</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" font-weight:bold;">tx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>tx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 53.547%; route: 1.150, 38.655%; tC2Q: 0.232, 7.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.262</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">tx_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 53.547%; route: 1.150, 38.655%; tC2Q: 0.232, 7.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_clear_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>tx_send_s2/I1</td>
</tr>
<tr>
<td>9.507</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s2/F</td>
</tr>
<tr>
<td>9.516</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>n262_s1/I0</td>
</tr>
<tr>
<td>10.086</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">n262_s1/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" font-weight:bold;">rx_clear_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>rx_clear_s1/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_clear_s1</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>rx_clear_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.964, 66.730%; route: 0.747, 25.387%; tC2Q: 0.232, 7.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.078</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">tx_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>tx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 57.070%; route: 0.966, 34.618%; tC2Q: 0.232, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.078</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" font-weight:bold;">tx_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 57.070%; route: 0.966, 34.618%; tC2Q: 0.232, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.078</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" font-weight:bold;">tx_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 57.070%; route: 0.966, 34.618%; tC2Q: 0.232, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.075</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 57.145%; route: 0.963, 34.532%; tC2Q: 0.232, 8.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.075</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">tx_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>tx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 57.145%; route: 0.963, 34.532%; tC2Q: 0.232, 8.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n226_s2/I1</td>
</tr>
<tr>
<td>9.531</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>10.075</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" font-weight:bold;">tx_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>tx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 57.145%; route: 0.963, 34.532%; tC2Q: 0.232, 8.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" font-weight:bold;">io_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>io_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_3_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>io_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 53.570%; route: 1.055, 38.061%; tC2Q: 0.232, 8.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>10.031</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">io_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>io_data_4_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_4_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>io_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 54.122%; route: 1.027, 37.422%; tC2Q: 0.232, 8.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n206_5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>10.279</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">mem_mem_3_5_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n206_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R31C32[3][B]</td>
<td>n206_s1/F</td>
</tr>
<tr>
<td>11.042</td>
<td>1.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>mem_mem_3_5_s/CLKA</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_5_s</td>
</tr>
<tr>
<td>10.972</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>mem_mem_3_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.420, 93.647%; tC2Q: 0.232, 6.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n206_5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>10.174</td>
<td>3.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">mem_mem_3_3_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n206_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R31C32[3][B]</td>
<td>n206_s1/F</td>
</tr>
<tr>
<td>11.042</td>
<td>1.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>mem_mem_3_3_s/CLKA</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_3_s</td>
</tr>
<tr>
<td>10.972</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>mem_mem_3_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.315, 93.459%; tC2Q: 0.232, 6.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>9.892</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">io_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>io_data_0_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_0_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>io_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 57.015%; route: 0.888, 34.077%; tC2Q: 0.232, 8.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>9.892</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">io_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>io_data_1_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_1_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>io_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 57.015%; route: 0.888, 34.077%; tC2Q: 0.232, 8.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>9.892</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">io_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>io_data_2_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_2_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>io_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 57.015%; route: 0.888, 34.077%; tC2Q: 0.232, 8.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>9.892</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">io_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>io_data_7_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_7_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>io_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 57.015%; route: 0.888, 34.077%; tC2Q: 0.232, 8.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>n257_s6/I1</td>
</tr>
<tr>
<td>9.860</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">n257_s6/F</td>
</tr>
<tr>
<td>9.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" font-weight:bold;">io_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>io_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_3_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>io_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 57.713%; route: 0.856, 33.270%; tC2Q: 0.232, 9.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>9.847</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">io_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>io_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_5_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>io_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 58.005%; route: 0.843, 32.933%; tC2Q: 0.232, 9.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.237</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>io_data_7_s3/I2</td>
</tr>
<tr>
<td>9.699</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>9.847</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">io_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>io_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_6_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>io_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 58.005%; route: 0.843, 32.933%; tC2Q: 0.232, 9.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n206_5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>address_9_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">address_9_s0/Q</td>
</tr>
<tr>
<td>10.095</td>
<td>3.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">mem_mem_3_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n206_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R31C32[3][B]</td>
<td>n206_s1/F</td>
</tr>
<tr>
<td>11.042</td>
<td>1.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_1_s</td>
</tr>
<tr>
<td>10.972</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.236, 93.310%; tC2Q: 0.232, 6.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.243</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>n255_s6/I1</td>
</tr>
<tr>
<td>9.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">n255_s6/F</td>
</tr>
<tr>
<td>9.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">io_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>io_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_5_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>io_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.572, 62.764%; route: 0.701, 27.973%; tC2Q: 0.232, 9.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.243</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>n254_s6/I1</td>
</tr>
<tr>
<td>9.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">n254_s6/F</td>
</tr>
<tr>
<td>9.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">io_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>io_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_6_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>io_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.572, 62.764%; route: 0.701, 27.973%; tC2Q: 0.232, 9.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>7.672</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>tx_send_s4/I1</td>
</tr>
<tr>
<td>8.242</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">tx_send_s4/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>tx_send_s3/I3</td>
</tr>
<tr>
<td>8.696</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">tx_send_s3/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>n256_s6/I1</td>
</tr>
<tr>
<td>9.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">n256_s6/F</td>
</tr>
<tr>
<td>9.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">io_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>10.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>io_data_4_s0/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_4_s0</td>
</tr>
<tr>
<td>10.713</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>io_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 30.062%; route: 1.599, 69.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 56.207%; route: 0.854, 34.439%; tC2Q: 0.232, 9.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n206_5:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>6.627</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td>address_8_s0/CLK</td>
</tr>
<tr>
<td>6.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">address_8_s0/Q</td>
</tr>
<tr>
<td>10.016</td>
<td>3.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">mem_mem_3_1_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n206_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R31C32[3][B]</td>
<td>n206_s1/F</td>
</tr>
<tr>
<td>11.042</td>
<td>1.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_1_s</td>
</tr>
<tr>
<td>10.972</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.585</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 42.244%; route: 0.940, 57.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.157, 93.154%; tC2Q: 0.232, 6.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.042, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_div_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">n63_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" background: #97FFFF;">n63_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">CLK_div_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.768</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">tx_data_2_s0/Q</td>
</tr>
<tr>
<td>0.890</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>uart_tx_inst/n63_s14/I0</td>
</tr>
<tr>
<td>1.122</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n63_s14/F</td>
</tr>
<tr>
<td>1.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>uart_tx_inst/send_buf_3_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_3_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>uart_tx_inst/send_buf_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.768</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">tx_data_4_s0/Q</td>
</tr>
<tr>
<td>0.890</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>uart_tx_inst/n61_s14/I0</td>
</tr>
<tr>
<td>1.122</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n61_s14/F</td>
</tr>
<tr>
<td>1.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>uart_tx_inst/send_buf_5_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_5_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>uart_tx_inst/send_buf_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.679%; tC2Q: 0.202, 34.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.768</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" font-weight:bold;">tx_data_1_s0/Q</td>
</tr>
<tr>
<td>0.890</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>uart_tx_inst/n64_s14/I0</td>
</tr>
<tr>
<td>1.180</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n64_s14/F</td>
</tr>
<tr>
<td>1.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>uart_tx_inst/send_buf_2_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_2_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>uart_tx_inst/send_buf_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.768</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" font-weight:bold;">tx_data_5_s0/Q</td>
</tr>
<tr>
<td>0.890</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>uart_tx_inst/n60_s14/I0</td>
</tr>
<tr>
<td>1.180</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n60_s14/F</td>
</tr>
<tr>
<td>1.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>uart_tx_inst/send_buf_6_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_6_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>uart_tx_inst/send_buf_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.768</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" font-weight:bold;">tx_data_7_s0/Q</td>
</tr>
<tr>
<td>0.890</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>uart_tx_inst/n58_s14/I0</td>
</tr>
<tr>
<td>1.234</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n58_s14/F</td>
</tr>
<tr>
<td>1.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>uart_tx_inst/send_buf_8_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_8_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>uart_tx_inst/send_buf_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.768</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/Q</td>
</tr>
<tr>
<td>0.890</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>uart_tx_inst/n65_s14/I0</td>
</tr>
<tr>
<td>1.254</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n65_s14/F</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>uart_tx_inst/send_buf_1_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_1_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>uart_tx_inst/send_buf_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.768</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td style=" font-weight:bold;">tx_data_6_s0/Q</td>
</tr>
<tr>
<td>0.890</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>uart_tx_inst/n59_s14/I0</td>
</tr>
<tr>
<td>1.254</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n59_s14/F</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>uart_tx_inst/send_buf_7_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_7_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>uart_tx_inst/send_buf_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">tx_data_3_s0/Q</td>
</tr>
<tr>
<td>1.029</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>uart_tx_inst/n62_s14/I0</td>
</tr>
<tr>
<td>1.393</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n62_s14/F</td>
</tr>
<tr>
<td>1.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>uart_tx_inst/send_buf_4_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_4_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>uart_tx_inst/send_buf_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.047%; route: 0.260, 31.509%; tC2Q: 0.202, 24.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.045</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>uart_tx_inst/n23_s9/I1</td>
</tr>
<tr>
<td>1.409</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n23_s9/F</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 43.195%; route: 0.277, 32.835%; tC2Q: 0.202, 23.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.045</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_tx_inst/n24_s6/I1</td>
</tr>
<tr>
<td>1.409</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n24_s6/F</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 43.195%; route: 0.277, 32.835%; tC2Q: 0.202, 23.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_clear_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>rx_clear_s1/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" font-weight:bold;">rx_clear_s1/Q</td>
</tr>
<tr>
<td>1.151</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>uart_rx_inst/n50_s1/I0</td>
</tr>
<tr>
<td>1.386</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n50_s1/F</td>
</tr>
<tr>
<td>1.513</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>uart_rx_inst/rx_data_ready_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.825%; route: 0.510, 53.836%; tC2Q: 0.202, 21.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.179</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>uart_tx_inst/n34_s2/I0</td>
</tr>
<tr>
<td>1.543</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n34_s2/F</td>
</tr>
<tr>
<td>1.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 37.262%; route: 0.411, 42.060%; tC2Q: 0.202, 20.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_d0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 79.538%; tC2Q: 0.202, 20.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_buffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_buffer_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>uart_rx_inst/rx_buffer_7_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_buffer_7_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>uart_rx_inst/rx_buffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 79.538%; tC2Q: 0.202, 20.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_data_3_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>uart_rx_inst/rx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 79.538%; tC2Q: 0.202, 20.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>uart_rx_inst/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_data_7_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>uart_rx_inst/rx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 79.538%; tC2Q: 0.202, 20.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/state_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>uart_rx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/state_0_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>uart_rx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 79.641%; tC2Q: 0.202, 20.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/state_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>uart_rx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>uart_rx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 79.641%; tC2Q: 0.202, 20.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_d1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>uart_rx_inst/rx_d1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_d1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>uart_rx_inst/rx_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 79.641%; tC2Q: 0.202, 20.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_buffer_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>uart_rx_inst/rx_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_buffer_0_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>uart_rx_inst/rx_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 79.742%; tC2Q: 0.202, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_buffer_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>uart_rx_inst/rx_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_buffer_1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>uart_rx_inst/rx_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 79.742%; tC2Q: 0.202, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_buffer_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>uart_rx_inst/rx_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_buffer_2_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>uart_rx_inst/rx_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 79.742%; tC2Q: 0.202, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_buffer_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>uart_rx_inst/rx_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_buffer_3_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>uart_rx_inst/rx_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 79.742%; tC2Q: 0.202, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>2.657</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.642, 87.621%; tC2Q: 0.232, 12.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 79.826%; tC2Q: 0.232, 20.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.783</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td>11.826</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 79.826%; tC2Q: 0.232, 20.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.280</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.691%; tC2Q: 0.202, 28.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.280</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.691%; tC2Q: 0.202, 28.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_div_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>R29C32[1][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>0.567</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>0.769</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>1.798</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.567, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 83.593%; tC2Q: 0.202, 16.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>IORQ_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_io_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>7.287</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>address_io_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>11.681</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>address_io_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>clk_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>clk_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>clk_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>clk_cnt_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>83</td>
<td>sys_clk_d</td>
<td>5.991</td>
<td>1.455</td>
</tr>
<tr>
<td>34</td>
<td>address[0]</td>
<td>2.329</td>
<td>1.784</td>
</tr>
<tr>
<td>34</td>
<td>address[10]</td>
<td>0.959</td>
<td>3.154</td>
</tr>
<tr>
<td>34</td>
<td>address[11]</td>
<td>1.236</td>
<td>2.877</td>
</tr>
<tr>
<td>34</td>
<td>address[12]</td>
<td>1.333</td>
<td>2.780</td>
</tr>
<tr>
<td>34</td>
<td>address[13]</td>
<td>0.693</td>
<td>3.420</td>
</tr>
<tr>
<td>34</td>
<td>address[1]</td>
<td>2.345</td>
<td>1.768</td>
</tr>
<tr>
<td>34</td>
<td>address[2]</td>
<td>2.450</td>
<td>1.663</td>
</tr>
<tr>
<td>34</td>
<td>address[3]</td>
<td>2.298</td>
<td>1.815</td>
</tr>
<tr>
<td>34</td>
<td>address[6]</td>
<td>2.583</td>
<td>1.530</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C25</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C29</td>
<td>79.17%</td>
</tr>
<tr>
<td>R25C27</td>
<td>79.17%</td>
</tr>
<tr>
<td>R24C28</td>
<td>77.78%</td>
</tr>
<tr>
<td>R27C32</td>
<td>76.39%</td>
</tr>
<tr>
<td>R27C28</td>
<td>70.83%</td>
</tr>
<tr>
<td>R27C31</td>
<td>70.83%</td>
</tr>
<tr>
<td>R30C28</td>
<td>68.06%</td>
</tr>
<tr>
<td>R30C32</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
