------------------------------------
-- Group 8 - Laboratory 6
-- Simple digital filter
-- VHDL code of multipliers' testbench
------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mult4_tb is
	port (
		IN1          : in  signed(7 downto 0);           -- Shift register input
		CLK, RES, LD : in  STD_LOGIC;                    -- Clock, Reset, and Load signals
		Q1           : out STD_LOGIC_VECTOR(12 downto 0) -- Register output
	);
end mult4_tb;

architecture structure of mult4_tb is

	component mult4 is
		port (
		IN1          : in  signed(7 downto 0);           -- Shift register input
		CLK, RES, LD : in  STD_LOGIC;                    -- Clock, Reset, and Load signals
		Q1           : out STD_LOGIC_VECTOR(12 downto 0) -- Register output
	);
	end component;

	
begin
	IN1_resized <= (IN1(7)&IN1(7)&IN1(7)&STD_LOGIC_VECTOR(IN1)&"00");
	IN1_multiplied <= (IN1_RESIZED(10 downto 0)&"00");
	REG : regn
	generic
	map(
	N_bit => 13
	)
	port map(
		R   => IN1_multiplied,
		CLK => CLK,
		RES => RES,
		LD  => '1',
		Q   => Q1);
end structure;


