Library ieee;
Use ieee.std_logic_1164.all;
package p4_pack is 
	component ALU
		port(sv:in std_logic;
			x,y:in std_logic_vector(0 to 3);
			s:out std_logic_vector(0 to 3);
			cout:out std_logic);
	end component ALU;
	component hex
		port(z,y,x,w,z1,y1,x1,w1 : IN STD_LOGIC;
            a,b,c,d,e,f,g,a1,b1,c1,d1,e1,f1,g1      : OUT STD_LOGIC);
	end component hex;
end package;