{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 14:14:56 2020 " "Info: Processing started: Sat Dec 05 14:14:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off homework -c homework " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off homework -c homework" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "F:/EDA/bigHomework/yima.vwf " "Info: Using vector source file \"F:/EDA/bigHomework/yima.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|yima\|data\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|yima\|data\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|yima\|out\[6\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|yima\|out\[6\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|yima\|out\[3\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|yima\|out\[3\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|yima\|out\[2\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|yima\|out\[2\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|yima\|out\[1\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|yima\|out\[1\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|yima\|out\[0\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|yima\|out\[0\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|yima\|out\[4\]~reg0 30.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register \"\|yima\|out\[4\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|yima\|out\[5\]~reg0 50.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 50.0 ns on register \"\|yima\|out\[5\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     11.76 % " "Info: Simulation coverage is      11.76 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1465 " "Info: Number of transitions in simulation is 1465" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 8 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Peak virtual memory: 154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 14:14:56 2020 " "Info: Processing ended: Sat Dec 05 14:14:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
