Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,126
design__inferred_latch__count,0
design__instance__count,15314
design__instance__area,158940
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,9
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,50
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.008835047483444214
power__switching__total,0.011529846116900444
power__leakage__total,2.3448632191502838E-7
power__total,0.02036512829363346
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.0208421064084405
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.0208421064084405
timing__hold__ws__corner:nom_tt_025C_1v80,0.31527226166536343
timing__setup__ws__corner:nom_tt_025C_1v80,10.038424597924394
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,183
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,50
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.8340418591839704
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.8340418591839704
timing__hold__ws__corner:nom_ss_100C_1v60,0.870507468526009
timing__setup__ws__corner:nom_ss_100C_1v60,0.18363266982332688
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,50
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.6735149850691652
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6735149850691652
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11154411043877237
timing__setup__ws__corner:nom_ff_n40C_1v95,13.39175741537408
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,225
design__max_fanout_violation__count,50
design__max_cap_violation__count,1
clock__skew__worst_hold,1.9027029379499665
clock__skew__worst_setup,0.6348616256840778
timing__hold__ws,0.10912770995733524
timing__setup__ws,-0.21257485262621598
timing__hold__tns,0.0
timing__setup__tns,-0.21257485262621598
timing__hold__wns,0
timing__setup__wns,-0.21257485262621598
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1
timing__setup_r2r__ws,-0.212575
timing__setup_r2r_vio__count,1
design__die__bbox,0.0 0.0 1030.4 225.76
design__core__bbox,2.76 2.72 1027.64 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,232623
design__core__area,225802
design__instance__count__stdcell,15314
design__instance__area__stdcell,158940
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.703892
design__instance__utilization__stdcell,0.703892
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,404700
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,233
antenna__violating__nets,15
antenna__violating__pins,17
route__antenna_violation__count,15
route__net,11826
route__net__special,2
route__drc_errors__iter:1,11265
route__wirelength__iter:1,462314
route__drc_errors__iter:2,4664
route__wirelength__iter:2,457673
route__drc_errors__iter:3,4306
route__wirelength__iter:3,456436
route__drc_errors__iter:4,755
route__wirelength__iter:4,455283
route__drc_errors__iter:5,29
route__wirelength__iter:5,455185
route__drc_errors__iter:6,2
route__wirelength__iter:6,455162
route__drc_errors__iter:7,1
route__wirelength__iter:7,455165
route__drc_errors__iter:8,1
route__wirelength__iter:8,455164
route__drc_errors__iter:9,1
route__wirelength__iter:9,455164
route__drc_errors__iter:10,0
route__wirelength__iter:10,455176
route__drc_errors,0
route__wirelength,455176
route__vias,93313
route__vias__singlecut,93313
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,778.29
timing__unannotated_net__count__corner:nom_tt_025C_1v80,247
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,247
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,247
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,50
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.9588562437667915
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.9588562437667915
timing__hold__ws__corner:min_tt_025C_1v80,0.3119891100440881
timing__setup__ws__corner:min_tt_025C_1v80,10.26607627965142
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,247
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,80
design__max_fanout_violation__count__corner:min_ss_100C_1v60,50
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.7303121647473316
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.7303121647473316
timing__hold__ws__corner:min_ss_100C_1v60,0.8627583336395699
timing__setup__ws__corner:min_ss_100C_1v60,0.6167280194431143
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,247
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,50
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.6348616256840778
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6348616256840778
timing__hold__ws__corner:min_ff_n40C_1v95,0.10912770995733524
timing__setup__ws__corner:min_ff_n40C_1v95,13.49525329683512
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,247
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,9
design__max_fanout_violation__count__corner:max_tt_025C_1v80,50
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.0617915736068448
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.0617915736068448
timing__hold__ws__corner:max_tt_025C_1v80,0.3187055154438133
timing__setup__ws__corner:max_tt_025C_1v80,9.830247116778478
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,247
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,225
design__max_fanout_violation__count__corner:max_ss_100C_1v60,50
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.9027029379499665
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.9027029379499665
timing__hold__ws__corner:max_ss_100C_1v60,0.8788430232306403
timing__setup__ws__corner:max_ss_100C_1v60,-0.21257485262621598
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.21257485262621598
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.21257485262621598
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.212575
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1
timing__unannotated_net__count__corner:max_ss_100C_1v60,247
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,50
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.7005079492525923
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.7005079492525923
timing__hold__ws__corner:max_ff_n40C_1v95,0.11395995580868148
timing__setup__ws__corner:max_ff_n40C_1v95,13.312046064486863
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,247
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,247
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79978
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000217786
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000172994
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000255634
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000172994
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000252999999999999983257316371609846328283310867846012115478515625
ir__drop__worst,0.00021800000000000001342849442753646371784270741045475006103515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
