###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        69421   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54023   # Number of read row buffer hits
num_read_cmds                  =        69421   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15416   # Number of ACT commands
num_pre_cmds                   =        15400   # Number of PRE commands
num_ondemand_pres              =         2490   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6662124   # Cyles of rank active rank.0
rank_active_cycles.1           =      6146239   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3337876   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3853761   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        62456   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          206   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           24   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           16   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6676   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35470   # Read request latency (cycles)
read_latency[40-59]            =        17515   # Read request latency (cycles)
read_latency[60-79]            =         5694   # Read request latency (cycles)
read_latency[80-99]            =         1703   # Read request latency (cycles)
read_latency[100-119]          =         1228   # Read request latency (cycles)
read_latency[120-139]          =          853   # Read request latency (cycles)
read_latency[140-159]          =          577   # Read request latency (cycles)
read_latency[160-179]          =          465   # Read request latency (cycles)
read_latency[180-199]          =          501   # Read request latency (cycles)
read_latency[200-]             =         5415   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.79905e+08   # Read energy
act_energy                     =  4.21782e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.60218e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.84981e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.15717e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.83525e+09   # Active standby energy rank.1
average_read_latency           =      76.0711   # Average read request latency (cycles)
average_interarrival           =      144.043   # Average request interarrival latency (cycles)
total_energy                   =  1.24711e+10   # Total energy (pJ)
average_power                  =      1247.11   # Average power (mW)
average_bandwidth              =     0.592393   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        63333   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        49544   # Number of read row buffer hits
num_read_cmds                  =        63333   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13803   # Number of ACT commands
num_pre_cmds                   =        13790   # Number of PRE commands
num_ondemand_pres              =         2000   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6277359   # Cyles of rank active rank.0
rank_active_cycles.1           =      6236053   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3722641   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3763947   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        56375   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          231   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           59   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           13   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6597   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        34344   # Read request latency (cycles)
read_latency[40-59]            =        16161   # Read request latency (cycles)
read_latency[60-79]            =         5060   # Read request latency (cycles)
read_latency[80-99]            =         1340   # Read request latency (cycles)
read_latency[100-119]          =          970   # Read request latency (cycles)
read_latency[120-139]          =          753   # Read request latency (cycles)
read_latency[140-159]          =          485   # Read request latency (cycles)
read_latency[160-179]          =          478   # Read request latency (cycles)
read_latency[180-199]          =          371   # Read request latency (cycles)
read_latency[200-]             =         3371   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.55359e+08   # Read energy
act_energy                     =   3.7765e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.78687e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80669e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.91707e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.8913e+09   # Active standby energy rank.1
average_read_latency           =      59.6743   # Average read request latency (cycles)
average_interarrival           =       157.89   # Average request interarrival latency (cycles)
total_energy                   =  1.23997e+10   # Total energy (pJ)
average_power                  =      1239.97   # Average power (mW)
average_bandwidth              =     0.540442   # Average bandwidth
