<?xml version="1.0"?>
<CHANNEL-PARAMETERS version="1.1.0.0" Copyright="Copyright (c) 2005-2007 Texas Instruments">
	<CHANNEL-NUM>0</CHANNEL-NUM>
    <FIXED_DACVALUE_FLAG>0</FIXED_DACVALUE_FLAG>
    <FIXED_SKEWVALUE_FLAG>0</FIXED_SKEWVALUE_FLAG>
    <DACVALUE>180</DACVALUE>
    <TRACEDATA_BINLOG_ENABLE>1</TRACEDATA_BINLOG_ENABLE>
    <FORCE_DACTEST>0</FORCE_DACTEST>
    <DUTYCYCLE_CAL_ENABLE>0</DUTYCYCLE_CAL_ENABLE>
    <MAX_TRACEPORT_CLOCK_MHZ>167.0e6</MAX_TRACEPORT_CLOCK_MHZ>
    <!-- Valid values for XMTR_DIVIDEBYFACTOR are:      -->
    <!-- For C64x:              -->   
    <!-- 31 f*2      15 f/8.8   -->
    <!-- 30 f        14 f/9     -->
    <!-- 29 f/1.5    13 f/9.5   -->
    <!-- 28 f/2      12 f/10    -->
    <!-- 27 f/2.5    11 f/10.5  -->
    <!-- 26 f/3      10 f/11    -->
    <!-- 25 f/3.5    9 f/11.5   -->
    <!-- 24 f/4      8 f/12     -->
    <!-- 23 f/4.5    7 f/12.5   -->
    <!-- 22 f/5      6 f/13     -->
    <!-- 21 f/5.5    5 f/13.5   -->
    <!-- 20 f/6      4 f/14     -->
    <!-- 19 f/6.5    3 f/14.5   -->
    <!-- 18 f/7      2 f/15     -->
    <!-- 17 f/7.5    1 f/15.5   -->
    <!-- 16 f/8      0 OFF      --> 
    <!-- For C55x and C55+x (Note that f/4 is only know working freq for Neptune)  -->
    <!-- 15 f/2      7 f/10     -->
    <!-- 14 f/3      6 f/11     -->      
    <!-- 13 f/4      5 f/12     -->
    <!-- 12 f/5      4 f/13     -->
    <!-- 11 f/6      3 f/14     -->
    <!-- 10 f/7      2 f/15     -->
    <!-- 9 f/8       1 f/16     -->
    <!-- 8 f/9       0 OFF      -->
    <XMTR_DIVIDEBYFACTOR>28</XMTR_DIVIDEBYFACTOR>
    <DATAPIN_SKEWOFFSET>1</DATAPIN_SKEWOFFSET>
    <PIN_SKEW>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>11</EMU_PIN_NUMBER>
            <SKEWVALUE>75</SKEWVALUE>
        </TRACE_PIN>
         <TRACE_PIN>
            <EMU_PIN_NUMBER>8</EMU_PIN_NUMBER>
            <SKEWVALUE>76</SKEWVALUE>
        </TRACE_PIN>       
        <TRACE_PIN>
            <EMU_PIN_NUMBER>0</EMU_PIN_NUMBER>
            <SKEWVALUE>67</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>1</EMU_PIN_NUMBER>
            <SKEWVALUE>66</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>2</EMU_PIN_NUMBER>
            <SKEWVALUE>65</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>3</EMU_PIN_NUMBER>
            <SKEWVALUE>68</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>4</EMU_PIN_NUMBER>
            <SKEWVALUE>66</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>5</EMU_PIN_NUMBER>
            <SKEWVALUE>64</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>6</EMU_PIN_NUMBER>
            <SKEWVALUE>65</SKEWVALUE>
        </TRACE_PIN> 
        <TRACE_PIN>
            <EMU_PIN_NUMBER>7</EMU_PIN_NUMBER>
            <SKEWVALUE>67</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>9</EMU_PIN_NUMBER>
            <SKEWVALUE>73</SKEWVALUE>
        </TRACE_PIN>
        <TRACE_PIN>
            <EMU_PIN_NUMBER>10</EMU_PIN_NUMBER>
            <SKEWVALUE>74</SKEWVALUE>
        </TRACE_PIN>                               
    </PIN_SKEW>

    <!-- Pin Allocation rules                                           -->
    <!-- ALLOC_PIN_IDs are assigned from top to bottom LS bit to MS bit -->
    <!-- ALLOC_PIN_IDs used for clocks follow the data with the Primary -->
    <!--     clock first, followed by the Secondary clock (if required) -->
    <!-- Pin out key                                                    -->
    <!--    Pin     Header Designator   ALLOC_PIN_ID value              -->            
    <!--    EMU0    B14                 214                             -->
    <!--    EMU1    C14                 314                             -->
    <!--    EMU2    B13                 213                             -->
    <!--    EMU3    C13                 313                             -->
    <!--    EMU4    C12                 312                             -->
    <!--    EMU5    B11                 211                             -->
    <!--    EMU6    C11                 311                             -->
    <!--    EMU7    B10                 210                             -->
    <!--    EMU8    C10                 310                             -->
    <!--    EMU9    B9                  209                             -->
    <!--    EMU10   C9                  309                             -->
    <!--    EMU11   C7                  307                             -->
    <!--    EMU12   B6                  206                             -->
    <!--    EMU13   C6                  306                             -->
    <!--    EMU14   B5                  205                             -->
    <!--    EMU15   C5                  305                             -->
    <!--    EMU16   C4                  304                             -->
    <!--    EMU17   B3                  203                             -->
    <!--    EMU18   C2                  302                             -->
    
    <C64_PIN-OUT_GROUP>
        <!-- C64 Pin assignment rules                                   -->
        <!-- Odd pin numbers can only be assigned to even trace bits    -->
        <!-- Even pin numbers can only be assigned to odd trace bits    -->
        <!-- Any odd pin can be assigned to the secondary clock         -->
        <!-- Any even pin can be assigned to the primary clock          --> 
        <PIN_ALLOCATION>
            <ALLOC_TITLE>12-PIN Trace[EMU11:0]</ALLOC_TITLE>
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 0 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 bit 1 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 2 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 3 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 4 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 5 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 6 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 7 -->
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 8 -->
            <ALLOC_PIN_ID>214</ALLOC_PIN_ID> <!-- EMU0  bit 9 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  PriClk (Xmtr)-->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr)-->
        </PIN_ALLOCATION>

        <PIN_ALLOCATION>
            <ALLOC_TITLE>11-PIN Trace[EMU11:1]</ALLOC_TITLE>
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 0 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 bit 1 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 2 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 3 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 4 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 5 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 6 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 7 -->
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 8 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  PriClk (Xmtr)-->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr)-->
        </PIN_ALLOCATION>

        <PIN_ALLOCATION>
            <ALLOC_TITLE>10-PIN Trace[EMU11:2]</ALLOC_TITLE>
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 0 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 bit 1 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 2 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 3 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 4 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 5 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 6 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 7 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  PriClk (Xmtr)-->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr)-->
        </PIN_ALLOCATION>
    </C64_PIN-OUT_GROUP>
    
    <C64PLUS_PIN-OUT_GROUP>
        <!-- C64Plus Pin assignment rules same as C64                -->
        <PIN_ALLOCATION>
            <ALLOC_TITLE>12-PIN Trace[EMU11:0]</ALLOC_TITLE>
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 0 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 bit 1 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 2 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 3 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 4 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 5 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 6 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 7 -->
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 8 -->
            <ALLOC_PIN_ID>214</ALLOC_PIN_ID> <!-- EMU0  bit 9 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  PriClk (Xmtr)-->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr)-->
        </PIN_ALLOCATION>

        <PIN_ALLOCATION>
            <ALLOC_TITLE>11-PIN Trace[EMU11:1]</ALLOC_TITLE>
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 0 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 bit 1 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 2 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 3 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 4 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 5 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 6 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 7 -->
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 8 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  PriClk (Xmtr)-->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr)-->
        </PIN_ALLOCATION>

        <PIN_ALLOCATION>
            <ALLOC_TITLE>10-PIN Trace[EMU11:2]</ALLOC_TITLE>
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 0 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 bit 1 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 2 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 3 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 4 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 5 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 6 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 7 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  PriClk (Xmtr)-->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr)-->
        </PIN_ALLOCATION>
        
        <PIN_ALLOCATION>
            <ALLOC_TITLE>12-PIN Trace[EMU13:2]</ALLOC_TITLE>
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 bit 0 -->
            <ALLOC_PIN_ID>206</ALLOC_PIN_ID> <!-- EMU12 bit 1 -->
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 2 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  bit 3 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 4 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 5 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 6 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 7 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 8 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 9 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10  PriClk (Xmtr) -->
            <ALLOC_PIN_ID>306</ALLOC_PIN_ID> <!-- EMU13  SecClk (Xmtr) -->         
        </PIN_ALLOCATION>
    </C64PLUS_PIN-OUT_GROUP>  
	
    <C55_PIN-OUT_GROUP>
        <!-- C55 Pin assignment rules                                  -->
        <!-- Even pin numbers can only be assigned to even trace bits  -->
        <!-- Odd pin numbers can only be assigned to odd trace bits    -->
        <!-- Any even pin can be assigned to the secondary clock       -->
        <!-- Any odd pin can be assigned to the primary clock          --> 
        <PIN_ALLOCATION>
            <ALLOC_TITLE>12-PIN Trace[EMU11:0]</ALLOC_TITLE>
            <ALLOC_PIN_ID>214</ALLOC_PIN_ID> <!-- EMU0  bit 0 -->
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 1 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 2 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 3 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 4 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 5 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 6 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 7 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  bit 8 -->
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 9 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 PriClk (Xmtr) -->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr) -->
        </PIN_ALLOCATION> 
    </C55_PIN-OUT_GROUP>

    <C55PLUS_PIN-OUT_GROUP>
        <!-- C55Plus Pin assignment rules are fixed and can not be    -->
        <!--   changed from the following definition.                 -->
        <PIN_ALLOCATION>
            <ALLOC_TITLE>12-PIN Trace[EMU11:0]</ALLOC_TITLE>
            <ALLOC_PIN_ID>214</ALLOC_PIN_ID> <!-- EMU0  bit 0 -->
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 1 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 2 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 3 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 4 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5  bit 5 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 6 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 7 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  bit 8 -->
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 9 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10 PriClk (Xmtr) -->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11 SecClk (Xmtr) -->
        </PIN_ALLOCATION>
    </C55PLUS_PIN-OUT_GROUP>
    
    <W3G_STM_PIN-OUT_GROUP>
        <!-- W3G STM supports the following fixed pin-out definitions -->
       <PIN_ALLOCATION>
            <ALLOC_TITLE>W3G 5-PIN STM Trace[EMU17:13] w/Mictor Adapter</ALLOC_TITLE>
            <ALLOC_PIN_ID>205</ALLOC_PIN_ID> <!-- EMU14 bit 0 -->
            <ALLOC_PIN_ID>305</ALLOC_PIN_ID> <!-- EMU15 bit 1 -->
            <ALLOC_PIN_ID>304</ALLOC_PIN_ID> <!-- EMU16 bit 2 -->
            <ALLOC_PIN_ID>203</ALLOC_PIN_ID> <!-- EMU17 bit 3 -->
            <ALLOC_PIN_ID>306</ALLOC_PIN_ID> <!-- EMU13 PriClk (Xmtr) -->         
        </PIN_ALLOCATION>


        <PIN_ALLOCATION>
            <ALLOC_TITLE>W3G 3-PIN STM Trace[EMU15:13] w/Mictor Adapter</ALLOC_TITLE>
            <ALLOC_PIN_ID>205</ALLOC_PIN_ID> <!-- EMU14  bit 0 -->
            <ALLOC_PIN_ID>305</ALLOC_PIN_ID> <!-- EMU15  bit 1 -->
            <ALLOC_PIN_ID>306</ALLOC_PIN_ID> <!-- EMU13  PriClk (Xmtr) -->         
        </PIN_ALLOCATION>

        <PIN_ALLOCATION>
            <ALLOC_TITLE>W3G 2-PIN STM Trace[EMU14:13] w/Mictor Adapter</ALLOC_TITLE>
            <ALLOC_PIN_ID>205</ALLOC_PIN_ID> <!-- EMU14 bit 0 -->
            <ALLOC_PIN_ID>306</ALLOC_PIN_ID> <!-- EMU13  PriClk (Xmtr) -->         
        </PIN_ALLOCATION>
       
       <PIN_ALLOCATION>
            <ALLOC_TITLE>W3G 5-PIN STM Trace[EMU4:0] w/20-60 pin Adapter</ALLOC_TITLE>
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 0 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 1 -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  bit 2 -->
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4  bit 3 -->
            <ALLOC_PIN_ID>214</ALLOC_PIN_ID> <!-- EMU0= PriClk (Xmtr) -->         
        </PIN_ALLOCATION>
 
       <PIN_ALLOCATION>
            <ALLOC_TITLE>W3G 3-PIN STM Trace[EMU2:0] w/20-60 pin Adapter</ALLOC_TITLE>
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 0 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  bit 1 -->
            <ALLOC_PIN_ID>214</ALLOC_PIN_ID> <!-- EMU0= PriClk (Xmtr) -->         
        </PIN_ALLOCATION>

       <PIN_ALLOCATION>
            <ALLOC_TITLE>W3G 2-PIN STM Trace[EMU1:0] w/20-60 pin Adapter</ALLOC_TITLE>
            <ALLOC_PIN_ID>314</ALLOC_PIN_ID> <!-- EMU1  bit 0 -->
            <ALLOC_PIN_ID>214</ALLOC_PIN_ID> <!-- EMU0= PriClk (Xmtr) -->         
        </PIN_ALLOCATION>
        
    </W3G_STM_PIN-OUT_GROUP>

    <DRM_TYPE0_PIN-OUT_GROUP>
        <PIN_ALLOCATION>
            <ALLOC_TITLE>12-PIN Trace[EMU13:2]</ALLOC_TITLE>
            <ALLOC_PIN_ID>312</ALLOC_PIN_ID> <!-- EMU4 bit 0 -->
            <ALLOC_PIN_ID>211</ALLOC_PIN_ID> <!-- EMU5 bit 1 -->
            <ALLOC_PIN_ID>311</ALLOC_PIN_ID> <!-- EMU6  bit 2 -->
            <ALLOC_PIN_ID>210</ALLOC_PIN_ID> <!-- EMU7  bit 3 -->
            <ALLOC_PIN_ID>310</ALLOC_PIN_ID> <!-- EMU8  bit 4 -->
            <ALLOC_PIN_ID>209</ALLOC_PIN_ID> <!-- EMU9  bit 5 -->
            <ALLOC_PIN_ID>309</ALLOC_PIN_ID> <!-- EMU10  bit 6 -->
            <ALLOC_PIN_ID>307</ALLOC_PIN_ID> <!-- EMU11  bit 7 -->
            <ALLOC_PIN_ID>206</ALLOC_PIN_ID> <!-- EMU12  bit 8 -->
            <ALLOC_PIN_ID>306</ALLOC_PIN_ID> <!-- EMU13  bit 9 -->
            <ALLOC_PIN_ID>213</ALLOC_PIN_ID> <!-- EMU2  PriClk (Xmtr) -->
            <ALLOC_PIN_ID>313</ALLOC_PIN_ID> <!-- EMU3  SecClk (Xmtr) -->         
        </PIN_ALLOCATION>
    </DRM_TYPE0_PIN-OUT_GROUP>
         
</CHANNEL-PARAMETERS>
