IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.29        Core1: 199.73        
Core2: 22.76        Core3: 135.34        
Core4: 19.62        Core5: 199.28        
Core6: 26.33        Core7: 89.13        
Core8: 22.38        Core9: 69.40        
Core10: 21.10        Core11: 122.46        
Core12: 22.25        Core13: 191.18        
Core14: 22.26        Core15: 97.00        
Core16: 22.05        Core17: 198.29        
Core18: 21.78        Core19: 193.20        
Core20: 10.12        Core21: 103.86        
Core22: 14.91        Core23: 189.18        
Core24: 19.68        Core25: 97.12        
Core26: 21.91        Core27: 84.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 143.21
DDR read Latency(ns)
Socket0: 29751.15
Socket1: 249.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.10        Core1: 197.65        
Core2: 22.47        Core3: 132.71        
Core4: 24.65        Core5: 197.24        
Core6: 26.72        Core7: 87.15        
Core8: 22.90        Core9: 70.23        
Core10: 21.75        Core11: 119.68        
Core12: 21.53        Core13: 190.89        
Core14: 22.03        Core15: 98.67        
Core16: 22.11        Core17: 196.25        
Core18: 10.29        Core19: 191.52        
Core20: 14.07        Core21: 105.24        
Core22: 18.81        Core23: 187.01        
Core24: 18.90        Core25: 100.71        
Core26: 21.31        Core27: 86.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.84
Socket1: 142.79
DDR read Latency(ns)
Socket0: 30511.45
Socket1: 253.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.95        Core1: 199.03        
Core2: 21.21        Core3: 134.79        
Core4: 20.11        Core5: 198.73        
Core6: 23.88        Core7: 90.01        
Core8: 22.52        Core9: 70.72        
Core10: 19.10        Core11: 120.48        
Core12: 21.97        Core13: 192.12        
Core14: 21.90        Core15: 98.42        
Core16: 21.91        Core17: 196.86        
Core18: 10.33        Core19: 192.43        
Core20: 18.22        Core21: 112.85        
Core22: 21.28        Core23: 188.90        
Core24: 20.40        Core25: 88.88        
Core26: 16.04        Core27: 88.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 143.47
DDR read Latency(ns)
Socket0: 30163.82
Socket1: 251.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.12        Core1: 198.97        
Core2: 27.19        Core3: 134.01        
Core4: 26.74        Core5: 198.45        
Core6: 29.65        Core7: 84.12        
Core8: 26.96        Core9: 69.59        
Core10: 26.12        Core11: 121.01        
Core12: 23.04        Core13: 189.96        
Core14: 22.15        Core15: 93.10        
Core16: 21.73        Core17: 196.94        
Core18: 24.98        Core19: 192.29        
Core20: 22.67        Core21: 105.28        
Core22: 23.47        Core23: 188.11        
Core24: 27.81        Core25: 97.88        
Core26: 25.94        Core27: 88.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.90
Socket1: 142.19
DDR read Latency(ns)
Socket0: 31692.86
Socket1: 253.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 198.81        
Core2: 21.83        Core3: 135.49        
Core4: 21.24        Core5: 198.00        
Core6: 19.42        Core7: 91.96        
Core8: 23.59        Core9: 68.78        
Core10: 22.39        Core11: 123.61        
Core12: 21.63        Core13: 188.46        
Core14: 22.96        Core15: 90.86        
Core16: 22.06        Core17: 197.00        
Core18: 14.76        Core19: 192.26        
Core20: 23.81        Core21: 109.36        
Core22: 21.84        Core23: 186.68        
Core24: 10.69        Core25: 101.16        
Core26: 19.36        Core27: 86.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 143.43
DDR read Latency(ns)
Socket0: 30480.49
Socket1: 254.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.42        Core1: 198.35        
Core2: 21.54        Core3: 135.85        
Core4: 24.41        Core5: 197.79        
Core6: 25.60        Core7: 81.88        
Core8: 28.44        Core9: 70.76        
Core10: 24.79        Core11: 121.82        
Core12: 22.07        Core13: 191.12        
Core14: 22.92        Core15: 102.46        
Core16: 21.67        Core17: 195.94        
Core18: 11.83        Core19: 191.83        
Core20: 20.47        Core21: 103.01        
Core22: 21.64        Core23: 186.99        
Core24: 13.54        Core25: 89.18        
Core26: 21.41        Core27: 93.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 142.48
DDR read Latency(ns)
Socket0: 30659.22
Socket1: 253.49
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.70        Core1: 193.37        
Core2: 21.52        Core3: 135.80        
Core4: 18.71        Core5: 194.27        
Core6: 21.68        Core7: 84.67        
Core8: 22.24        Core9: 79.58        
Core10: 20.63        Core11: 92.78        
Core12: 21.66        Core13: 195.13        
Core14: 22.23        Core15: 103.47        
Core16: 22.21        Core17: 186.76        
Core18: 22.77        Core19: 178.30        
Core20: 23.13        Core21: 103.16        
Core22: 19.72        Core23: 184.04        
Core24: 22.07        Core25: 109.54        
Core26: 11.06        Core27: 94.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.58
Socket1: 140.62
DDR read Latency(ns)
Socket0: 25225.26
Socket1: 248.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.38        Core1: 193.84        
Core2: 22.85        Core3: 135.12        
Core4: 20.40        Core5: 193.80        
Core6: 18.52        Core7: 77.66        
Core8: 19.43        Core9: 78.73        
Core10: 24.48        Core11: 86.84        
Core12: 19.13        Core13: 195.33        
Core14: 21.76        Core15: 108.62        
Core16: 21.59        Core17: 183.93        
Core18: 22.31        Core19: 178.51        
Core20: 23.34        Core21: 105.81        
Core22: 26.11        Core23: 179.24        
Core24: 23.55        Core25: 107.31        
Core26: 12.68        Core27: 103.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.34
Socket1: 140.11
DDR read Latency(ns)
Socket0: 25543.38
Socket1: 252.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 194.08        
Core2: 21.96        Core3: 134.01        
Core4: 27.20        Core5: 192.55        
Core6: 10.40        Core7: 84.04        
Core8: 18.10        Core9: 79.74        
Core10: 18.23        Core11: 77.42        
Core12: 20.11        Core13: 195.14        
Core14: 23.21        Core15: 106.90        
Core16: 21.85        Core17: 187.73        
Core18: 22.74        Core19: 177.30        
Core20: 21.66        Core21: 109.49        
Core22: 24.94        Core23: 173.54        
Core24: 24.15        Core25: 114.84        
Core26: 20.99        Core27: 100.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.91
Socket1: 140.20
DDR read Latency(ns)
Socket0: 23969.13
Socket1: 248.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 194.58        
Core2: 20.86        Core3: 136.80        
Core4: 21.20        Core5: 192.49        
Core6: 14.72        Core7: 96.46        
Core8: 19.15        Core9: 92.82        
Core10: 18.86        Core11: 95.05        
Core12: 19.94        Core13: 195.24        
Core14: 25.24        Core15: 96.92        
Core16: 21.63        Core17: 189.28        
Core18: 23.37        Core19: 177.81        
Core20: 22.70        Core21: 114.19        
Core22: 23.26        Core23: 182.08        
Core24: 22.29        Core25: 109.02        
Core26: 11.09        Core27: 91.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.97
Socket1: 142.33
DDR read Latency(ns)
Socket0: 25315.11
Socket1: 248.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.13        Core1: 194.53        
Core2: 19.29        Core3: 134.23        
Core4: 11.23        Core5: 193.77        
Core6: 21.24        Core7: 92.45        
Core8: 22.40        Core9: 94.76        
Core10: 19.04        Core11: 93.06        
Core12: 18.96        Core13: 195.46        
Core14: 25.00        Core15: 93.59        
Core16: 21.69        Core17: 188.91        
Core18: 18.64        Core19: 176.71        
Core20: 21.61        Core21: 109.06        
Core22: 22.83        Core23: 182.05        
Core24: 22.74        Core25: 109.56        
Core26: 13.90        Core27: 98.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 141.49
DDR read Latency(ns)
Socket0: 25700.12
Socket1: 249.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.85        Core1: 192.66        
Core2: 21.27        Core3: 136.51        
Core4: 13.59        Core5: 192.47        
Core6: 20.43        Core7: 90.22        
Core8: 19.74        Core9: 94.82        
Core10: 19.96        Core11: 83.14        
Core12: 19.51        Core13: 194.42        
Core14: 26.54        Core15: 107.20        
Core16: 22.43        Core17: 188.33        
Core18: 20.49        Core19: 176.08        
Core20: 23.36        Core21: 114.03        
Core22: 22.66        Core23: 174.67        
Core24: 22.72        Core25: 101.53        
Core26: 11.01        Core27: 105.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.10
Socket1: 141.25
DDR read Latency(ns)
Socket0: 25431.23
Socket1: 253.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.88        Core1: 195.60        
Core2: 25.98        Core3: 132.34        
Core4: 25.67        Core5: 193.40        
Core6: 23.20        Core7: 96.46        
Core8: 15.44        Core9: 70.53        
Core10: 19.81        Core11: 93.37        
Core12: 22.60        Core13: 189.56        
Core14: 23.54        Core15: 86.49        
Core16: 18.63        Core17: 192.21        
Core18: 21.70        Core19: 187.97        
Core20: 25.88        Core21: 123.52        
Core22: 27.64        Core23: 186.73        
Core24: 24.84        Core25: 121.84        
Core26: 26.45        Core27: 67.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.87
Socket1: 141.12
DDR read Latency(ns)
Socket0: 26480.14
Socket1: 247.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 197.28        
Core2: 10.75        Core3: 134.44        
Core4: 19.22        Core5: 194.21        
Core6: 22.76        Core7: 95.05        
Core8: 25.04        Core9: 72.83        
Core10: 17.38        Core11: 92.78        
Core12: 19.64        Core13: 189.95        
Core14: 22.29        Core15: 89.31        
Core16: 18.96        Core17: 193.58        
Core18: 25.71        Core19: 190.29        
Core20: 25.48        Core21: 126.36        
Core22: 23.20        Core23: 189.88        
Core24: 22.61        Core25: 125.92        
Core26: 20.10        Core27: 65.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 142.27
DDR read Latency(ns)
Socket0: 27567.05
Socket1: 254.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.92        Core1: 196.05        
Core2: 14.36        Core3: 131.18        
Core4: 19.76        Core5: 192.57        
Core6: 23.93        Core7: 87.41        
Core8: 22.26        Core9: 67.83        
Core10: 14.96        Core11: 99.18        
Core12: 20.15        Core13: 190.74        
Core14: 19.86        Core15: 93.36        
Core16: 20.00        Core17: 194.01        
Core18: 18.26        Core19: 190.00        
Core20: 26.56        Core21: 126.10        
Core22: 23.89        Core23: 188.40        
Core24: 20.92        Core25: 119.56        
Core26: 21.90        Core27: 72.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.00
Socket1: 142.20
DDR read Latency(ns)
Socket0: 26344.12
Socket1: 254.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.43        Core1: 194.93        
Core2: 21.67        Core3: 132.36        
Core4: 10.67        Core5: 192.03        
Core6: 20.01        Core7: 89.22        
Core8: 21.91        Core9: 68.19        
Core10: 21.55        Core11: 92.77        
Core12: 19.38        Core13: 188.80        
Core14: 23.39        Core15: 85.59        
Core16: 22.67        Core17: 192.69        
Core18: 21.77        Core19: 188.74        
Core20: 24.78        Core21: 123.67        
Core22: 22.44        Core23: 186.79        
Core24: 20.70        Core25: 121.72        
Core26: 20.96        Core27: 72.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.10
Socket1: 140.71
DDR read Latency(ns)
Socket0: 26657.23
Socket1: 254.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.78        Core1: 195.41        
Core2: 10.53        Core3: 133.10        
Core4: 12.72        Core5: 194.65        
Core6: 19.13        Core7: 86.55        
Core8: 17.61        Core9: 65.98        
Core10: 21.86        Core11: 94.95        
Core12: 22.40        Core13: 189.69        
Core14: 19.82        Core15: 87.53        
Core16: 20.35        Core17: 193.20        
Core18: 19.80        Core19: 189.44        
Core20: 24.61        Core21: 122.47        
Core22: 23.38        Core23: 185.82        
Core24: 20.33        Core25: 125.86        
Core26: 19.36        Core27: 74.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.14
Socket1: 141.53
DDR read Latency(ns)
Socket0: 26995.42
Socket1: 253.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.18        Core1: 194.59        
Core2: 15.07        Core3: 132.56        
Core4: 17.79        Core5: 192.12        
Core6: 18.37        Core7: 92.57        
Core8: 16.59        Core9: 73.22        
Core10: 21.89        Core11: 95.12        
Core12: 22.35        Core13: 189.33        
Core14: 21.06        Core15: 86.36        
Core16: 22.54        Core17: 192.63        
Core18: 23.54        Core19: 188.87        
Core20: 25.45        Core21: 124.42        
Core22: 24.67        Core23: 186.99        
Core24: 20.81        Core25: 125.02        
Core26: 20.29        Core27: 70.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.84
Socket1: 141.48
DDR read Latency(ns)
Socket0: 27361.27
Socket1: 254.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 196.44        
Core2: 25.71        Core3: 139.38        
Core4: 24.77        Core5: 193.24        
Core6: 22.82        Core7: 94.21        
Core8: 22.31        Core9: 96.82        
Core10: 23.79        Core11: 100.07        
Core12: 22.06        Core13: 180.15        
Core14: 19.99        Core15: 104.32        
Core16: 21.38        Core17: 197.67        
Core18: 10.27        Core19: 188.13        
Core20: 22.58        Core21: 118.10        
Core22: 22.09        Core23: 191.23        
Core24: 21.04        Core25: 92.67        
Core26: 23.13        Core27: 78.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 141.82
DDR read Latency(ns)
Socket0: 26833.38
Socket1: 249.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.92        Core1: 196.93        
Core2: 24.30        Core3: 138.11        
Core4: 10.38        Core5: 191.33        
Core6: 22.59        Core7: 101.83        
Core8: 22.94        Core9: 97.85        
Core10: 21.33        Core11: 90.99        
Core12: 22.76        Core13: 182.48        
Core14: 20.87        Core15: 97.35        
Core16: 22.62        Core17: 197.23        
Core18: 14.33        Core19: 186.84        
Core20: 20.88        Core21: 120.81        
Core22: 19.38        Core23: 189.83        
Core24: 22.82        Core25: 92.89        
Core26: 23.67        Core27: 85.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 141.69
DDR read Latency(ns)
Socket0: 26874.53
Socket1: 250.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.26        Core1: 197.06        
Core2: 26.95        Core3: 138.75        
Core4: 10.55        Core5: 192.58        
Core6: 22.84        Core7: 101.93        
Core8: 22.29        Core9: 97.76        
Core10: 20.56        Core11: 93.57        
Core12: 20.92        Core13: 183.86        
Core14: 20.48        Core15: 101.66        
Core16: 16.61        Core17: 197.73        
Core18: 22.15        Core19: 187.36        
Core20: 18.66        Core21: 121.89        
Core22: 22.70        Core23: 190.38        
Core24: 21.46        Core25: 91.88        
Core26: 21.33        Core27: 81.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 142.28
DDR read Latency(ns)
Socket0: 26474.52
Socket1: 250.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.33        Core1: 197.75        
Core2: 22.83        Core3: 138.20        
Core4: 10.68        Core5: 193.22        
Core6: 23.07        Core7: 103.23        
Core8: 22.37        Core9: 96.84        
Core10: 20.17        Core11: 93.25        
Core12: 19.28        Core13: 181.21        
Core14: 19.36        Core15: 99.11        
Core16: 22.67        Core17: 198.27        
Core18: 22.81        Core19: 187.96        
Core20: 20.26        Core21: 120.76        
Core22: 24.92        Core23: 190.88        
Core24: 23.04        Core25: 96.56        
Core26: 20.90        Core27: 78.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 142.29
DDR read Latency(ns)
Socket0: 27249.11
Socket1: 250.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.53        Core1: 197.69        
Core2: 23.65        Core3: 138.28        
Core4: 10.38        Core5: 193.89        
Core6: 21.59        Core7: 97.53        
Core8: 22.88        Core9: 97.35        
Core10: 22.32        Core11: 96.56        
Core12: 20.22        Core13: 181.54        
Core14: 19.74        Core15: 100.01        
Core16: 18.79        Core17: 197.95        
Core18: 22.30        Core19: 187.95        
Core20: 21.93        Core21: 121.08        
Core22: 24.54        Core23: 190.74        
Core24: 22.50        Core25: 94.38        
Core26: 19.98        Core27: 85.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 142.64
DDR read Latency(ns)
Socket0: 27765.97
Socket1: 252.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.60        Core1: 196.21        
Core2: 25.54        Core3: 138.07        
Core4: 14.26        Core5: 191.34        
Core6: 24.34        Core7: 101.50        
Core8: 21.97        Core9: 97.30        
Core10: 21.63        Core11: 94.94        
Core12: 23.30        Core13: 180.97        
Core14: 21.91        Core15: 95.91        
Core16: 21.88        Core17: 197.10        
Core18: 27.57        Core19: 186.93        
Core20: 22.18        Core21: 122.02        
Core22: 26.96        Core23: 189.59        
Core24: 23.66        Core25: 96.33        
Core26: 10.17        Core27: 80.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.76
Socket1: 141.55
DDR read Latency(ns)
Socket0: 26923.99
Socket1: 250.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.02        Core1: 195.32        
Core2: 21.89        Core3: 138.08        
Core4: 22.68        Core5: 196.26        
Core6: 23.09        Core7: 124.44        
Core8: 22.92        Core9: 74.88        
Core10: 10.73        Core11: 66.68        
Core12: 15.01        Core13: 197.09        
Core14: 20.19        Core15: 62.95        
Core16: 19.85        Core17: 198.03        
Core18: 22.31        Core19: 186.54        
Core20: 20.71        Core21: 103.84        
Core22: 24.32        Core23: 179.28        
Core24: 26.16        Core25: 111.91        
Core26: 23.68        Core27: 97.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 139.08
DDR read Latency(ns)
Socket0: 24455.00
Socket1: 250.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 194.37        
Core2: 10.03        Core3: 140.41        
Core4: 22.08        Core5: 197.76        
Core6: 22.81        Core7: 124.86        
Core8: 22.74        Core9: 75.34        
Core10: 14.73        Core11: 59.60        
Core12: 21.83        Core13: 197.24        
Core14: 19.90        Core15: 57.91        
Core16: 19.25        Core17: 198.81        
Core18: 21.27        Core19: 186.30        
Core20: 20.60        Core21: 114.91        
Core22: 28.25        Core23: 178.69        
Core24: 24.49        Core25: 110.48        
Core26: 22.29        Core27: 96.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.06
Socket1: 137.86
DDR read Latency(ns)
Socket0: 24804.78
Socket1: 254.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.96        Core1: 196.61        
Core2: 14.92        Core3: 139.48        
Core4: 18.43        Core5: 197.93        
Core6: 22.61        Core7: 124.99        
Core8: 21.54        Core9: 74.49        
Core10: 11.08        Core11: 57.47        
Core12: 19.14        Core13: 197.62        
Core14: 20.42        Core15: 57.50        
Core16: 19.16        Core17: 198.75        
Core18: 23.85        Core19: 186.12        
Core20: 21.82        Core21: 109.22        
Core22: 28.73        Core23: 178.56        
Core24: 25.32        Core25: 108.96        
Core26: 21.79        Core27: 106.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.48
Socket1: 137.86
DDR read Latency(ns)
Socket0: 24214.88
Socket1: 253.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.96        Core1: 198.84        
Core2: 25.82        Core3: 140.60        
Core4: 22.76        Core5: 197.10        
Core6: 24.26        Core7: 125.19        
Core8: 12.18        Core9: 75.27        
Core10: 15.53        Core11: 60.87        
Core12: 22.49        Core13: 198.24        
Core14: 18.02        Core15: 54.09        
Core16: 19.15        Core17: 199.14        
Core18: 19.45        Core19: 187.20        
Core20: 20.47        Core21: 117.95        
Core22: 25.73        Core23: 179.31        
Core24: 23.88        Core25: 109.29        
Core26: 18.90        Core27: 104.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.91
Socket1: 139.00
DDR read Latency(ns)
Socket0: 25213.35
Socket1: 255.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.79        Core1: 196.51        
Core2: 28.91        Core3: 138.35        
Core4: 24.42        Core5: 195.21        
Core6: 24.57        Core7: 124.50        
Core8: 16.70        Core9: 72.91        
Core10: 22.37        Core11: 68.28        
Core12: 24.19        Core13: 196.77        
Core14: 21.82        Core15: 58.41        
Core16: 19.07        Core17: 198.11        
Core18: 22.34        Core19: 186.24        
Core20: 23.27        Core21: 108.31        
Core22: 24.81        Core23: 178.14        
Core24: 28.62        Core25: 107.24        
Core26: 27.81        Core27: 101.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.06
Socket1: 138.84
DDR read Latency(ns)
Socket0: 25119.67
Socket1: 254.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.49        Core1: 195.84        
Core2: 26.32        Core3: 139.81        
Core4: 27.24        Core5: 198.32        
Core6: 11.28        Core7: 124.82        
Core8: 24.76        Core9: 73.52        
Core10: 21.73        Core11: 60.26        
Core12: 22.02        Core13: 197.07        
Core14: 22.64        Core15: 59.33        
Core16: 21.37        Core17: 198.44        
Core18: 21.97        Core19: 186.53        
Core20: 21.21        Core21: 111.88        
Core22: 27.40        Core23: 178.80        
Core24: 25.58        Core25: 111.74        
Core26: 28.09        Core27: 99.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.35
Socket1: 138.84
DDR read Latency(ns)
Socket0: 24976.39
Socket1: 255.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.20        Core1: 188.95        
Core2: 22.72        Core3: 129.73        
Core4: 22.30        Core5: 191.86        
Core6: 21.37        Core7: 94.43        
Core8: 19.65        Core9: 103.02        
Core10: 22.00        Core11: 96.77        
Core12: 23.61        Core13: 189.15        
Core14: 24.10        Core15: 78.14        
Core16: 23.37        Core17: 190.27        
Core18: 21.10        Core19: 184.73        
Core20: 22.00        Core21: 107.44        
Core22: 11.61        Core23: 181.04        
Core24: 19.97        Core25: 94.57        
Core26: 21.94        Core27: 73.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.55
Socket1: 135.92
DDR read Latency(ns)
Socket0: 23708.68
Socket1: 246.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.72        Core1: 191.14        
Core2: 22.63        Core3: 128.15        
Core4: 20.63        Core5: 192.41        
Core6: 22.13        Core7: 93.96        
Core8: 22.41        Core9: 95.17        
Core10: 18.97        Core11: 99.19        
Core12: 24.96        Core13: 189.90        
Core14: 22.84        Core15: 73.03        
Core16: 23.57        Core17: 191.09        
Core18: 23.49        Core19: 185.10        
Core20: 10.17        Core21: 108.33        
Core22: 12.93        Core23: 181.34        
Core24: 18.55        Core25: 111.61        
Core26: 21.87        Core27: 63.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.76
Socket1: 135.89
DDR read Latency(ns)
Socket0: 24772.23
Socket1: 251.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.13        Core1: 189.73        
Core2: 23.07        Core3: 132.42        
Core4: 23.08        Core5: 193.17        
Core6: 19.92        Core7: 100.78        
Core8: 22.18        Core9: 97.67        
Core10: 21.26        Core11: 94.97        
Core12: 24.07        Core13: 190.46        
Core14: 15.83        Core15: 64.43        
Core16: 18.52        Core17: 191.32        
Core18: 19.60        Core19: 185.50        
Core20: 10.98        Core21: 109.35        
Core22: 17.44        Core23: 181.34        
Core24: 18.50        Core25: 105.80        
Core26: 19.26        Core27: 67.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 135.45
DDR read Latency(ns)
Socket0: 23762.83
Socket1: 251.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.02        Core1: 189.56        
Core2: 22.80        Core3: 128.05        
Core4: 22.47        Core5: 191.33        
Core6: 23.17        Core7: 96.13        
Core8: 26.88        Core9: 96.47        
Core10: 21.45        Core11: 93.43        
Core12: 24.29        Core13: 188.90        
Core14: 25.07        Core15: 80.21        
Core16: 27.25        Core17: 190.15        
Core18: 27.21        Core19: 184.23        
Core20: 13.52        Core21: 106.26        
Core22: 18.36        Core23: 181.61        
Core24: 21.55        Core25: 103.05        
Core26: 20.56        Core27: 71.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 136.21
DDR read Latency(ns)
Socket0: 25630.70
Socket1: 253.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.81        Core1: 191.60        
Core2: 23.53        Core3: 131.59        
Core4: 21.62        Core5: 192.80        
Core6: 22.84        Core7: 102.15        
Core8: 20.66        Core9: 100.06        
Core10: 24.19        Core11: 88.14        
Core12: 25.75        Core13: 190.19        
Core14: 21.92        Core15: 75.29        
Core16: 21.28        Core17: 191.46        
Core18: 23.03        Core19: 184.76        
Core20: 25.06        Core21: 110.68        
Core22: 10.33        Core23: 180.61        
Core24: 19.52        Core25: 102.96        
Core26: 25.47        Core27: 73.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.41
Socket1: 136.79
DDR read Latency(ns)
Socket0: 26088.61
Socket1: 254.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.23        Core1: 190.10        
Core2: 21.11        Core3: 129.31        
Core4: 22.54        Core5: 192.08        
Core6: 22.65        Core7: 98.26        
Core8: 22.16        Core9: 99.26        
Core10: 21.26        Core11: 84.60        
Core12: 25.11        Core13: 189.29        
Core14: 22.37        Core15: 86.17        
Core16: 25.37        Core17: 190.26        
Core18: 24.63        Core19: 183.37        
Core20: 10.47        Core21: 113.39        
Core22: 14.27        Core23: 181.32        
Core24: 19.42        Core25: 100.03        
Core26: 19.37        Core27: 68.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.12
Socket1: 136.30
DDR read Latency(ns)
Socket0: 25244.77
Socket1: 253.70
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.65        Core1: 197.55        
Core2: 22.04        Core3: 131.44        
Core4: 20.64        Core5: 192.49        
Core6: 21.38        Core7: 101.10        
Core8: 23.26        Core9: 77.03        
Core10: 20.58        Core11: 69.95        
Core12: 25.56        Core13: 185.87        
Core14: 24.20        Core15: 111.76        
Core16: 21.60        Core17: 197.46        
Core18: 25.18        Core19: 187.49        
Core20: 11.25        Core21: 108.74        
Core22: 18.26        Core23: 181.85        
Core24: 21.57        Core25: 115.04        
Core26: 23.44        Core27: 77.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.54
Socket1: 139.94
DDR read Latency(ns)
Socket0: 24211.52
Socket1: 246.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.96        Core1: 197.17        
Core2: 22.97        Core3: 130.84        
Core4: 24.63        Core5: 191.41        
Core6: 17.71        Core7: 104.45        
Core8: 17.99        Core9: 80.36        
Core10: 20.89        Core11: 72.31        
Core12: 25.85        Core13: 183.76        
Core14: 23.26        Core15: 106.06        
Core16: 19.51        Core17: 197.01        
Core18: 18.93        Core19: 186.92        
Core20: 10.48        Core21: 100.85        
Core22: 19.21        Core23: 180.78        
Core24: 20.06        Core25: 119.71        
Core26: 22.31        Core27: 85.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 140.22
DDR read Latency(ns)
Socket0: 25405.08
Socket1: 253.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.53        Core1: 199.23        
Core2: 23.64        Core3: 136.07        
Core4: 18.38        Core5: 193.89        
Core6: 21.71        Core7: 106.31        
Core8: 23.34        Core9: 74.22        
Core10: 19.71        Core11: 77.28        
Core12: 24.82        Core13: 189.06        
Core14: 25.71        Core15: 112.30        
Core16: 25.95        Core17: 199.12        
Core18: 25.37        Core19: 189.25        
Core20: 15.65        Core21: 105.07        
Core22: 18.36        Core23: 183.41        
Core24: 20.70        Core25: 113.66        
Core26: 22.64        Core27: 69.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.71
Socket1: 141.01
DDR read Latency(ns)
Socket0: 25492.55
Socket1: 254.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 197.91        
Core2: 22.23        Core3: 133.42        
Core4: 22.90        Core5: 191.97        
Core6: 22.44        Core7: 108.58        
Core8: 23.15        Core9: 75.97        
Core10: 24.01        Core11: 75.18        
Core12: 24.19        Core13: 188.64        
Core14: 24.80        Core15: 110.11        
Core16: 20.21        Core17: 197.45        
Core18: 10.84        Core19: 187.71        
Core20: 20.50        Core21: 112.02        
Core22: 20.68        Core23: 179.44        
Core24: 20.22        Core25: 103.86        
Core26: 22.72        Core27: 74.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.94
Socket1: 140.18
DDR read Latency(ns)
Socket0: 25703.07
Socket1: 253.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 198.04        
Core2: 24.31        Core3: 132.28        
Core4: 20.56        Core5: 192.23        
Core6: 20.22        Core7: 108.38        
Core8: 21.14        Core9: 78.51        
Core10: 20.15        Core11: 70.17        
Core12: 26.00        Core13: 184.06        
Core14: 24.10        Core15: 108.32        
Core16: 20.51        Core17: 197.53        
Core18: 14.37        Core19: 187.19        
Core20: 10.66        Core21: 109.04        
Core22: 18.55        Core23: 182.37        
Core24: 17.64        Core25: 107.83        
Core26: 22.60        Core27: 84.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.90
Socket1: 140.44
DDR read Latency(ns)
Socket0: 25523.75
Socket1: 253.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.01        Core1: 197.02        
Core2: 22.73        Core3: 131.95        
Core4: 21.99        Core5: 192.15        
Core6: 22.37        Core7: 102.05        
Core8: 22.15        Core9: 76.90        
Core10: 20.27        Core11: 77.30        
Core12: 27.58        Core13: 184.09        
Core14: 23.89        Core15: 110.02        
Core16: 21.63        Core17: 196.95        
Core18: 21.80        Core19: 186.99        
Core20: 14.32        Core21: 108.87        
Core22: 10.53        Core23: 181.28        
Core24: 19.76        Core25: 104.94        
Core26: 22.81        Core27: 87.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 140.85
DDR read Latency(ns)
Socket0: 24904.00
Socket1: 253.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.26        Core1: 186.67        
Core2: 14.64        Core3: 133.24        
Core4: 19.95        Core5: 192.78        
Core6: 19.88        Core7: 92.60        
Core8: 10.48        Core9: 91.48        
Core10: 19.87        Core11: 94.32        
Core12: 23.15        Core13: 186.23        
Core14: 22.58        Core15: 108.81        
Core16: 20.44        Core17: 197.85        
Core18: 23.39        Core19: 186.73        
Core20: 22.78        Core21: 86.38        
Core22: 26.06        Core23: 184.91        
Core24: 21.88        Core25: 88.48        
Core26: 22.03        Core27: 115.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 140.59
DDR read Latency(ns)
Socket0: 25609.55
Socket1: 246.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.12        Core1: 186.54        
Core2: 25.17        Core3: 134.21        
Core4: 27.38        Core5: 190.09        
Core6: 26.51        Core7: 93.96        
Core8: 24.37        Core9: 94.04        
Core10: 20.49        Core11: 95.83        
Core12: 24.40        Core13: 184.33        
Core14: 22.05        Core15: 104.69        
Core16: 23.05        Core17: 196.52        
Core18: 22.94        Core19: 185.83        
Core20: 23.47        Core21: 91.27        
Core22: 26.14        Core23: 183.20        
Core24: 26.07        Core25: 98.59        
Core26: 26.27        Core27: 108.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.81
Socket1: 140.93
DDR read Latency(ns)
Socket0: 27027.55
Socket1: 254.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.12        Core1: 191.67        
Core2: 23.87        Core3: 134.22        
Core4: 21.83        Core5: 193.33        
Core6: 23.63        Core7: 101.97        
Core8: 21.35        Core9: 92.91        
Core10: 26.24        Core11: 91.54        
Core12: 17.68        Core13: 188.77        
Core14: 14.84        Core15: 105.16        
Core16: 19.38        Core17: 197.42        
Core18: 22.86        Core19: 186.41        
Core20: 23.48        Core21: 82.20        
Core22: 24.07        Core23: 184.51        
Core24: 20.27        Core25: 97.92        
Core26: 24.35        Core27: 111.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 141.44
DDR read Latency(ns)
Socket0: 27202.13
Socket1: 254.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.50        Core1: 192.45        
Core2: 24.66        Core3: 137.28        
Core4: 11.56        Core5: 194.24        
Core6: 21.34        Core7: 97.83        
Core8: 19.82        Core9: 94.02        
Core10: 22.38        Core11: 92.38        
Core12: 24.05        Core13: 188.20        
Core14: 21.45        Core15: 101.64        
Core16: 21.86        Core17: 197.92        
Core18: 23.29        Core19: 187.06        
Core20: 23.90        Core21: 84.32        
Core22: 23.92        Core23: 184.36        
Core24: 23.45        Core25: 97.22        
Core26: 24.27        Core27: 109.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 141.31
DDR read Latency(ns)
Socket0: 27619.63
Socket1: 254.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 186.62        
Core2: 24.04        Core3: 133.47        
Core4: 10.92        Core5: 189.60        
Core6: 19.17        Core7: 97.04        
Core8: 20.51        Core9: 95.60        
Core10: 21.27        Core11: 91.98        
Core12: 20.27        Core13: 187.25        
Core14: 22.79        Core15: 101.74        
Core16: 23.53        Core17: 197.60        
Core18: 22.75        Core19: 186.29        
Core20: 23.79        Core21: 87.91        
Core22: 22.77        Core23: 184.17        
Core24: 23.15        Core25: 94.77        
Core26: 23.64        Core27: 117.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 140.73
DDR read Latency(ns)
Socket0: 27248.06
Socket1: 254.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 188.80        
Core2: 27.13        Core3: 135.19        
Core4: 10.76        Core5: 194.38        
Core6: 18.16        Core7: 93.25        
Core8: 22.48        Core9: 92.91        
Core10: 19.69        Core11: 84.33        
Core12: 20.55        Core13: 189.09        
Core14: 28.15        Core15: 111.58        
Core16: 28.16        Core17: 197.42        
Core18: 22.99        Core19: 185.34        
Core20: 23.32        Core21: 89.82        
Core22: 23.24        Core23: 184.80        
Core24: 23.73        Core25: 87.76        
Core26: 25.56        Core27: 109.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.55
Socket1: 139.87
DDR read Latency(ns)
Socket0: 26680.84
Socket1: 251.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 195.33        
Core2: 26.38        Core3: 130.41        
Core4: 25.53        Core5: 193.13        
Core6: 26.62        Core7: 92.60        
Core8: 22.55        Core9: 89.59        
Core10: 21.90        Core11: 80.32        
Core12: 24.00        Core13: 192.50        
Core14: 15.14        Core15: 86.38        
Core16: 19.52        Core17: 198.37        
Core18: 21.83        Core19: 174.30        
Core20: 20.97        Core21: 89.09        
Core22: 23.18        Core23: 189.67        
Core24: 25.12        Core25: 112.29        
Core26: 27.69        Core27: 99.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 138.50
DDR read Latency(ns)
Socket0: 24932.60
Socket1: 250.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.04        Core1: 195.42        
Core2: 27.48        Core3: 132.77        
Core4: 23.85        Core5: 193.86        
Core6: 9.64        Core7: 90.52        
Core8: 22.56        Core9: 88.30        
Core10: 21.34        Core11: 83.29        
Core12: 22.19        Core13: 192.43        
Core14: 26.64        Core15: 92.50        
Core16: 25.01        Core17: 197.82        
Core18: 19.69        Core19: 172.74        
Core20: 22.51        Core21: 96.13        
Core22: 25.70        Core23: 189.15        
Core24: 23.09        Core25: 115.29        
Core26: 20.82        Core27: 92.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.80
Socket1: 139.53
DDR read Latency(ns)
Socket0: 25593.86
Socket1: 251.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 193.55        
Core2: 24.43        Core3: 133.36        
Core4: 21.45        Core5: 194.12        
Core6: 11.32        Core7: 84.38        
Core8: 23.02        Core9: 92.40        
Core10: 21.94        Core11: 87.93        
Core12: 16.37        Core13: 191.71        
Core14: 19.39        Core15: 94.81        
Core16: 21.68        Core17: 197.21        
Core18: 20.86        Core19: 169.85        
Core20: 18.39        Core21: 94.79        
Core22: 20.79        Core23: 188.92        
Core24: 28.58        Core25: 116.97        
Core26: 25.20        Core27: 93.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.59
Socket1: 139.35
DDR read Latency(ns)
Socket0: 25234.61
Socket1: 254.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 194.47        
Core2: 11.23        Core3: 133.01        
Core4: 19.96        Core5: 191.77        
Core6: 14.34        Core7: 83.82        
Core8: 22.93        Core9: 90.83        
Core10: 21.70        Core11: 91.56        
Core12: 21.74        Core13: 191.16        
Core14: 20.41        Core15: 90.49        
Core16: 20.62        Core17: 196.62        
Core18: 19.90        Core19: 169.42        
Core20: 21.75        Core21: 92.87        
Core22: 22.82        Core23: 188.19        
Core24: 24.79        Core25: 116.78        
Core26: 22.73        Core27: 89.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 138.26
DDR read Latency(ns)
Socket0: 25182.03
Socket1: 254.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 194.69        
Core2: 14.13        Core3: 131.28        
Core4: 20.88        Core5: 195.23        
Core6: 20.85        Core7: 92.54        
Core8: 22.48        Core9: 89.44        
Core10: 22.04        Core11: 86.44        
Core12: 22.12        Core13: 192.62        
Core14: 19.30        Core15: 92.65        
Core16: 22.52        Core17: 198.26        
Core18: 20.09        Core19: 175.56        
Core20: 21.91        Core21: 93.99        
Core22: 25.77        Core23: 189.70        
Core24: 24.92        Core25: 115.67        
Core26: 10.72        Core27: 86.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 139.43
DDR read Latency(ns)
Socket0: 25104.28
Socket1: 252.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 195.30        
Core2: 21.17        Core3: 131.78        
Core4: 24.47        Core5: 194.09        
Core6: 10.71        Core7: 96.39        
Core8: 21.20        Core9: 93.10        
Core10: 21.99        Core11: 82.82        
Core12: 22.07        Core13: 192.40        
Core14: 21.01        Core15: 88.16        
Core16: 23.87        Core17: 198.36        
Core18: 22.14        Core19: 176.74        
Core20: 21.17        Core21: 99.26        
Core22: 29.10        Core23: 189.46        
Core24: 25.45        Core25: 113.70        
Core26: 14.02        Core27: 93.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 139.99
DDR read Latency(ns)
Socket0: 26004.96
Socket1: 254.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.25        Core1: 197.41        
Core2: 23.18        Core3: 134.42        
Core4: 10.67        Core5: 180.98        
Core6: 17.55        Core7: 95.41        
Core8: 24.36        Core9: 109.01        
Core10: 22.63        Core11: 73.25        
Core12: 24.24        Core13: 185.35        
Core14: 26.32        Core15: 115.80        
Core16: 20.05        Core17: 187.43        
Core18: 26.84        Core19: 185.64        
Core20: 27.46        Core21: 103.09        
Core22: 19.06        Core23: 190.34        
Core24: 27.21        Core25: 93.86        
Core26: 22.99        Core27: 107.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.56
Socket1: 140.28
DDR read Latency(ns)
Socket0: 24519.49
Socket1: 246.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.31        Core1: 198.81        
Core2: 22.74        Core3: 137.18        
Core4: 16.12        Core5: 181.47        
Core6: 20.79        Core7: 91.23        
Core8: 19.34        Core9: 109.73        
Core10: 10.16        Core11: 83.43        
Core12: 18.81        Core13: 185.84        
Core14: 25.22        Core15: 117.50        
Core16: 20.87        Core17: 189.73        
Core18: 19.90        Core19: 188.08        
Core20: 21.35        Core21: 104.92        
Core22: 25.30        Core23: 191.91        
Core24: 23.61        Core25: 101.94        
Core26: 23.16        Core27: 99.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 141.99
DDR read Latency(ns)
Socket0: 25784.15
Socket1: 251.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.98        Core1: 199.84        
Core2: 23.02        Core3: 137.95        
Core4: 25.87        Core5: 181.77        
Core6: 11.79        Core7: 89.36        
Core8: 20.43        Core9: 111.19        
Core10: 13.58        Core11: 81.75        
Core12: 19.63        Core13: 186.05        
Core14: 20.75        Core15: 116.72        
Core16: 19.16        Core17: 191.81        
Core18: 19.65        Core19: 188.75        
Core20: 20.34        Core21: 103.71        
Core22: 24.72        Core23: 191.62        
Core24: 24.55        Core25: 105.47        
Core26: 22.66        Core27: 100.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.70
Socket1: 142.19
DDR read Latency(ns)
Socket0: 25584.62
Socket1: 254.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 199.18        
Core2: 23.20        Core3: 137.95        
Core4: 20.61        Core5: 180.31        
Core6: 11.01        Core7: 85.03        
Core8: 20.82        Core9: 110.00        
Core10: 18.68        Core11: 80.05        
Core12: 18.77        Core13: 186.22        
Core14: 19.65        Core15: 117.14        
Core16: 19.06        Core17: 188.99        
Core18: 23.43        Core19: 187.54        
Core20: 20.13        Core21: 104.53        
Core22: 25.91        Core23: 191.20        
Core24: 22.87        Core25: 102.95        
Core26: 22.67        Core27: 103.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 141.32
DDR read Latency(ns)
Socket0: 25826.60
Socket1: 253.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.42        Core1: 199.54        
Core2: 23.36        Core3: 137.63        
Core4: 21.91        Core5: 183.38        
Core6: 13.96        Core7: 93.92        
Core8: 18.91        Core9: 108.99        
Core10: 9.90        Core11: 72.12        
Core12: 17.76        Core13: 186.61        
Core14: 18.65        Core15: 116.60        
Core16: 20.28        Core17: 189.51        
Core18: 18.25        Core19: 187.01        
Core20: 21.68        Core21: 98.13        
Core22: 24.85        Core23: 191.84        
Core24: 23.15        Core25: 100.27        
Core26: 21.80        Core27: 113.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.13
Socket1: 141.49
DDR read Latency(ns)
Socket0: 25891.74
Socket1: 253.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 198.30        
Core2: 23.19        Core3: 135.77        
Core4: 23.78        Core5: 181.05        
Core6: 26.40        Core7: 84.05        
Core8: 25.64        Core9: 106.94        
Core10: 15.05        Core11: 82.21        
Core12: 22.02        Core13: 186.31        
Core14: 21.17        Core15: 116.22        
Core16: 20.04        Core17: 191.12        
Core18: 20.60        Core19: 186.74        
Core20: 27.17        Core21: 100.87        
Core22: 25.92        Core23: 191.28        
Core24: 26.93        Core25: 98.19        
Core26: 23.01        Core27: 106.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.84
Socket1: 140.94
DDR read Latency(ns)
Socket0: 26034.23
Socket1: 251.70
