# -ARITHMATIC-LOGIC-UNIT
DESIGN A BASIC ALU SUPPORTING OPERATIONS LIKE ADDITION, SUBTRACTION, AND, OR, AND NOT. DELIVERABLE: A VERILOG/VHDL CODE, TESTBENCH, AND SIMULATION REPORT.
