#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Dec 03 17:23:56 2020
# Process ID: 10076
# Log file: D:/temp/project/planAhead_run_1/planAhead.log
# Journal file: D:/temp/project/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/temp/project/pa.fromNetlist.tcl
# create_project -name project -dir "D:/temp/project/planAhead_run_1" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/temp/project/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/temp/project} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'D:/temp/project/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   first_value[31]_input[7]_div_110/Madd_GND_6_o_b[7]_add_15_OUT_Madd_Madd_cy<29
   : 27> on block main is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   first_value[31]_input[7]_div_110/Madd_GND_6_o_b[7]_add_13_OUT_Madd_Madd_cy<30
   : 28> on block main is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   first_value[31]_input[7]_div_110/a[31]_a[31]_mux_1_OUT<31 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 4323660 kilobytes

Parsing EDIF File [./planAhead_run_1/project.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/project.data/cache/main_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' defined in file 'main.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/temp/project/main.ucf]
Finished Parsing UCF File [D:/temp/project/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 43 instances
  FDE => FDCE: 35 instances
  FDR => FDRE: 53 instances
  FDS => FDSE: 6 instances

Phase 0 | Netlist Checksum: a701e29a
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 917.262 ; gain = 395.891
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/temp/project\planAhead_pid10076.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 03 17:25:26 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
