// Seed: 2015822109
module module_0 (
    input wire id_0,
    input tri0 module_0,
    output supply0 id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    input wire id_8,
    output wor id_9,
    input wor id_10,
    output supply0 id_11
);
  assign id_9 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input uwire id_11,
    inout tri1 id_12
);
  always @(negedge 1)
    if (1'h0) id_1 = 1;
    else assign id_10 = 1 == 1;
  id_14(
      .id_0(1),
      .id_1("" == 1),
      .id_2(id_2),
      .id_3(1 == id_2),
      .id_4(id_1),
      .id_5(id_6),
      .id_6(id_2 !== 1 == 1),
      .id_7(id_4),
      .id_8(1'b0),
      .id_9({1{1}}),
      .id_10(~id_11),
      .id_11(id_4 < id_3),
      .sum(id_1),
      .id_12(id_4),
      .id_13(1)
  );
  wand id_15 = id_9;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_6,
      id_9,
      id_2,
      id_7,
      id_4,
      id_11,
      id_12,
      id_9,
      id_10
  );
endmodule
