Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Apr  4 06:23:46 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Add_Subtract_Function_timing_summary_routed.rpt -rpx FPU_Add_Subtract_Function_timing_summary_routed.rpx
| Design       : FPU_Add_Subtract_Function
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.949        0.000                      0                 2594        0.139        0.000                      0                 2594        4.500        0.000                       0                   913  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.949        0.000                      0                 1688        0.139        0.000                      0                 1688        4.500        0.000                       0                   913  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.546        0.000                      0                  906        0.644        0.000                      0                  906  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.490ns (10.026%)  route 4.398ns (89.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.477     8.967    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X1Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.335    13.805    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[21]/C
                         clock pessimism              0.296    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y167         FDCE (Setup_fdce_C_CE)      -0.150    13.916    Operands_Classification/YRegister/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.490ns (10.225%)  route 4.302ns (89.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.382     8.872    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.334    13.804    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[0]/C
                         clock pessimism              0.296    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X1Y168         FDCE (Setup_fdce_C_CE)      -0.150    13.915    Operands_Classification/YRegister/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.490ns (10.225%)  route 4.302ns (89.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.382     8.872    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.334    13.804    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[10]/C
                         clock pessimism              0.296    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X1Y168         FDCE (Setup_fdce_C_CE)      -0.150    13.915    Operands_Classification/YRegister/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.490ns (10.225%)  route 4.302ns (89.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.382     8.872    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.334    13.804    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[13]/C
                         clock pessimism              0.296    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X1Y168         FDCE (Setup_fdce_C_CE)      -0.150    13.915    Operands_Classification/YRegister/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.490ns (10.225%)  route 4.302ns (89.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.382     8.872    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.334    13.804    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X1Y168         FDCE                                         r  Operands_Classification/YRegister/Q_reg[17]/C
                         clock pessimism              0.296    14.100    
                         clock uncertainty           -0.035    14.065    
    SLICE_X1Y168         FDCE (Setup_fdce_C_CE)      -0.150    13.915    Operands_Classification/YRegister/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.490ns (10.277%)  route 4.278ns (89.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.357     8.847    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.335    13.805    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[22]/C
                         clock pessimism              0.296    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X0Y167         FDCE (Setup_fdce_C_CE)      -0.150    13.916    Operands_Classification/YRegister/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.490ns (10.277%)  route 4.278ns (89.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.357     8.847    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.335    13.805    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[23]/C
                         clock pessimism              0.296    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X0Y167         FDCE (Setup_fdce_C_CE)      -0.150    13.916    Operands_Classification/YRegister/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.490ns (10.277%)  route 4.278ns (89.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.357     8.847    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.335    13.805    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[24]/C
                         clock pessimism              0.296    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X0Y167         FDCE (Setup_fdce_C_CE)      -0.150    13.916    Operands_Classification/YRegister/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.490ns (10.277%)  route 4.278ns (89.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.357     8.847    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.335    13.805    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[29]/C
                         clock pessimism              0.296    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X0Y167         FDCE (Setup_fdce_C_CE)      -0.150    13.916    Operands_Classification/YRegister/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.490ns (10.261%)  route 4.285ns (89.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.379     4.079    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.393     4.472 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=52, routed)          1.921     6.393    FS_Module/state_reg[0]
    SLICE_X6Y180         LUT6 (Prop_lut6_I4_O)        0.097     6.490 r  FS_Module/Q[63]_i_1/O
                         net (fo=129, routed)         2.365     8.855    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4][0]
    SLICE_X2Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.335    13.805    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X2Y167         FDCE                                         r  Operands_Classification/YRegister/Q_reg[11]/C
                         clock pessimism              0.296    14.101    
                         clock uncertainty           -0.035    14.066    
    SLICE_X2Y167         FDCE (Setup_fdce_C_CE)      -0.119    13.947    Operands_Classification/YRegister/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_Final_Significand/Sgf_ieee_Register/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.641     1.707    Round_Resultant_Significand/Sgf_Ready_Reg/clk_IBUF_BUFG
    SLICE_X15Y171        FDCE                                         r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y171        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  Round_Resultant_Significand/Sgf_Ready_Reg/Q_reg[0]/Q
                         net (fo=1, routed)           0.086     1.934    Select_Final_Significand/Dir_Sgf_iee/Q_reg[53][0]
    SLICE_X14Y171        LUT3 (Prop_lut3_I1_O)        0.045     1.979 r  Select_Final_Significand/Dir_Sgf_iee/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.979    Select_Final_Significand/Sgf_ieee_Register/D[0]
    SLICE_X14Y171        FDCE                                         r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.914     2.235    Select_Final_Significand/Sgf_ieee_Register/clk_IBUF_BUFG
    SLICE_X14Y171        FDCE                                         r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[0]/C
                         clock pessimism             -0.515     1.720    
    SLICE_X14Y171        FDCE (Hold_fdce_C_D)         0.120     1.840    Select_Final_Significand/Sgf_ieee_Register/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Operands_Classification/DYP/Q_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/DmC/Q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.214%)  route 0.099ns (34.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.675     1.741    Operands_Classification/DYP/clk_IBUF_BUFG
    SLICE_X3Y183         FDCE                                         r  Operands_Classification/DYP/Q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y183         FDCE (Prop_fdce_C_Q)         0.141     1.882 r  Operands_Classification/DYP/Q_reg[54]/Q
                         net (fo=2, routed)           0.099     1.981    Operands_Classification/Dir_m/Q[54]
    SLICE_X2Y183         LUT3 (Prop_lut3_I0_O)        0.045     2.026 r  Operands_Classification/Dir_m/Q[54]_i_1/O
                         net (fo=1, routed)           0.000     2.026    Operands_Classification/DmC/Q_reg[63]_1[54]
    SLICE_X2Y183         FDCE                                         r  Operands_Classification/DmC/Q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.950     2.271    Operands_Classification/DmC/clk_IBUF_BUFG
    SLICE_X2Y183         FDCE                                         r  Operands_Classification/DmC/Q_reg[54]/C
                         clock pessimism             -0.517     1.754    
    SLICE_X2Y183         FDCE (Hold_fdce_C_D)         0.121     1.875    Operands_Classification/DmC/Q_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfShift/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfRegister_F/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.585%)  route 0.117ns (45.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.639     1.705    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X9Y173         FDCE                                         r  Fourth_Module/SgfShift/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDCE (Prop_fdce_C_Q)         0.141     1.846 r  Fourth_Module/SgfShift/Q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.963    Fourth_Module/SgfRegister_F/Q_reg[54]_0[11]
    SLICE_X8Y172         FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.913     2.234    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X8Y172         FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[11]/C
                         clock pessimism             -0.514     1.720    
    SLICE_X8Y172         FDCE (Hold_fdce_C_D)         0.076     1.796    Fourth_Module/SgfRegister_F/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.282%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.644     1.710    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X16Y182        FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDCE (Prop_fdce_C_Q)         0.141     1.851 r  Fourth_Module/SgfRegister_F/Q_reg[43]/Q
                         net (fo=1, routed)           0.114     1.965    Round_Resultant_Significand/Round_Sgf_N/D[41]
    SLICE_X17Y182        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.918     2.239    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X17Y182        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[41]/C
                         clock pessimism             -0.516     1.723    
    SLICE_X17Y182        FDCE (Hold_fdce_C_D)         0.070     1.793    Round_Resultant_Significand/Round_Sgf_N/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfShift/Q_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Fourth_Module/SgfRegister_F/Q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.696%)  route 0.108ns (43.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.647     1.713    Fourth_Module/SgfShift/clk_IBUF_BUFG
    SLICE_X13Y184        FDCE                                         r  Fourth_Module/SgfShift/Q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y184        FDCE (Prop_fdce_C_Q)         0.141     1.854 r  Fourth_Module/SgfShift/Q_reg[52]/Q
                         net (fo=2, routed)           0.108     1.961    Fourth_Module/SgfRegister_F/Q_reg[54]_0[52]
    SLICE_X14Y183        FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.919     2.240    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X14Y183        FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[52]/C
                         clock pessimism             -0.514     1.726    
    SLICE_X14Y183        FDCE (Hold_fdce_C_D)         0.063     1.789    Fourth_Module/SgfRegister_F/Q_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.032%)  route 0.115ns (44.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.644     1.710    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X16Y182        FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDCE (Prop_fdce_C_Q)         0.141     1.851 r  Fourth_Module/SgfRegister_F/Q_reg[42]/Q
                         net (fo=1, routed)           0.115     1.966    Round_Resultant_Significand/Round_Sgf_N/D[40]
    SLICE_X16Y181        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X16Y181        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[40]/C
                         clock pessimism             -0.515     1.723    
    SLICE_X16Y181        FDCE (Hold_fdce_C_D)         0.070     1.793    Round_Resultant_Significand/Round_Sgf_N/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.641     1.707    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X13Y177        FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y177        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  Fourth_Module/SgfRegister_F/Q_reg[31]/Q
                         net (fo=1, routed)           0.098     1.946    Round_Resultant_Significand/Round_Sgf_N/D[29]
    SLICE_X14Y177        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.913     2.234    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X14Y177        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[29]/C
                         clock pessimism             -0.514     1.720    
    SLICE_X14Y177        FDCE (Hold_fdce_C_D)         0.053     1.773    Round_Resultant_Significand/Round_Sgf_N/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Fourth_Module/SgfRegister_F/Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.249%)  route 0.099ns (37.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.641     1.707    Fourth_Module/SgfRegister_F/clk_IBUF_BUFG
    SLICE_X12Y177        FDCE                                         r  Fourth_Module/SgfRegister_F/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y177        FDCE (Prop_fdce_C_Q)         0.164     1.871 r  Fourth_Module/SgfRegister_F/Q_reg[25]/Q
                         net (fo=1, routed)           0.099     1.970    Round_Resultant_Significand/Round_Sgf_N/D[23]
    SLICE_X14Y177        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.913     2.234    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X14Y177        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[23]/C
                         clock pessimism             -0.514     1.720    
    SLICE_X14Y177        FDCE (Hold_fdce_C_D)         0.075     1.795    Round_Resultant_Significand/Round_Sgf_N/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Select_Final_Significand/Sgf_ieee_Register/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.639     1.705    Select_Final_Significand/Sgf_ieee_Register/clk_IBUF_BUFG
    SLICE_X14Y173        FDCE                                         r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y173        FDCE (Prop_fdce_C_Q)         0.164     1.869 r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[10]/Q
                         net (fo=1, routed)           0.097     1.965    Tenth_Module/Cresult_Reg/D[10]
    SLICE_X13Y172        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.913     2.234    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X13Y172        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[10]/C
                         clock pessimism             -0.514     1.720    
    SLICE_X13Y172        FDCE (Hold_fdce_C_D)         0.070     1.790    Tenth_Module/Cresult_Reg/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Select_Final_Significand/Sgf_ieee_Register/Q_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.641     1.707    Select_Final_Significand/Sgf_ieee_Register/clk_IBUF_BUFG
    SLICE_X17Y179        FDCE                                         r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y179        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  Select_Final_Significand/Sgf_ieee_Register/Q_reg[44]/Q
                         net (fo=1, routed)           0.114     1.961    Tenth_Module/Cresult_Reg/D[44]
    SLICE_X17Y177        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.913     2.234    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X17Y177        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[44]/C
                         clock pessimism             -0.515     1.719    
    SLICE_X17Y177        FDCE (Hold_fdce_C_D)         0.066     1.785    Tenth_Module/Cresult_Reg/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y172   Add_Sub_Significands/R_Sgf/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y174   Add_Sub_Significands/R_Sgf/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y174   Add_Sub_Significands/R_Sgf/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y175   Add_Sub_Significands/R_Sgf/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y175   Add_Sub_Significands/R_Sgf/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y175   Add_Sub_Significands/R_Sgf/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y175   Add_Sub_Significands/R_Sgf/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y176   Add_Sub_Significands/R_Sgf/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y175   Add_Sub_Significands/R_Sgf/Q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y178   Add_Sub_Significands/R_Sgf/Q_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y178   Add_Sub_Significands/R_Sgf/Q_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y178   Add_Sub_Significands/R_Sgf/Q_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y178   Add_Sub_Significands/R_Sgf/Q_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y172    Operands_Classification/DMC/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y181    Operands_Classification/DMC/Q_reg[42]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y181    Operands_Classification/DMC/Q_reg[43]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y181    Operands_Classification/DmC/Q_reg[40]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y181    Operands_Classification/DmC/Q_reg[41]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y181    Operands_Classification/DmC/Q_reg[42]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y172   Add_Sub_Significands/R_Sgf/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y176   Add_Sub_Significands/R_Sgf/Q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y172   Add_Sub_Significands/R_Sgf/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Add_Sub_Significands/R_Sgf/Q_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Add_Sub_Significands/R_Sgf/Q_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Add_Sub_Significands/R_Sgf/Q_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Add_Sub_Significands/R_Sgf/Q_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y178   Add_Sub_Significands/R_Sgf/Q_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y178   Add_Sub_Significands/R_Sgf/Q_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y178   Add_Sub_Significands/R_Sgf/Q_reg[26]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_Classification/YRegister/Q_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.490ns (11.826%)  route 3.654ns (88.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 13.803 - 10.000 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.381     4.081    FS_Module/CLK
    SLICE_X10Y183        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDCE (Prop_fdce_C_Q)         0.393     4.474 r  FS_Module/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=50, routed)          1.286     5.760    FS_Module/state_reg[2]
    SLICE_X17Y183        LUT6 (Prop_lut6_I2_O)        0.097     5.857 f  FS_Module/Q[63]_i_2/O
                         net (fo=120, routed)         2.368     8.225    Operands_Classification/YRegister/FSM_sequential_state_reg_reg[4]_0[0]
    SLICE_X0Y169         FDCE                                         f  Operands_Classification/YRegister/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.333    13.803    Operands_Classification/YRegister/clk_IBUF_BUFG
    SLICE_X0Y169         FDCE                                         r  Operands_Classification/YRegister/Q_reg[15]/C
                         clock pessimism              0.296    14.099    
                         clock uncertainty           -0.035    14.064    
    SLICE_X0Y169         FDCE (Recov_fdce_C_CLR)     -0.293    13.771    Operands_Classification/YRegister/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.438ns (10.882%)  route 3.587ns (89.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.948     8.105    Tenth_Module/Cresult_Reg/AR[1]
    SLICE_X13Y171        FDCE                                         f  Tenth_Module/Cresult_Reg/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.267    13.737    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X13Y171        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[2]/C
                         clock pessimism              0.296    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X13Y171        FDCE (Recov_fdce_C_CLR)     -0.293    13.705    Tenth_Module/Cresult_Reg/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.438ns (10.892%)  route 3.583ns (89.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 13.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.945     8.102    Tenth_Module/Cresult_Reg/AR[1]
    SLICE_X14Y170        FDCE                                         f  Tenth_Module/Cresult_Reg/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.269    13.739    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X14Y170        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[6]/C
                         clock pessimism              0.296    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X14Y170        FDCE (Recov_fdce_C_CLR)     -0.257    13.743    Tenth_Module/Cresult_Reg/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.438ns (10.892%)  route 3.583ns (89.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 13.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.945     8.102    Tenth_Module/Cresult_Reg/AR[1]
    SLICE_X14Y170        FDCE                                         f  Tenth_Module/Cresult_Reg/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.269    13.739    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X14Y170        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[7]/C
                         clock pessimism              0.296    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X14Y170        FDCE (Recov_fdce_C_CLR)     -0.257    13.743    Tenth_Module/Cresult_Reg/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.438ns (10.892%)  route 3.583ns (89.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 13.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.945     8.102    Tenth_Module/Cresult_Reg/AR[1]
    SLICE_X14Y170        FDCE                                         f  Tenth_Module/Cresult_Reg/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.269    13.739    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X14Y170        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[8]/C
                         clock pessimism              0.296    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X14Y170        FDCE (Recov_fdce_C_CLR)     -0.257    13.743    Tenth_Module/Cresult_Reg/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.438ns (10.892%)  route 3.583ns (89.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 13.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.945     8.102    Tenth_Module/Cresult_Reg/AR[1]
    SLICE_X14Y170        FDCE                                         f  Tenth_Module/Cresult_Reg/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.269    13.739    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X14Y170        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[9]/C
                         clock pessimism              0.296    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X14Y170        FDCE (Recov_fdce_C_CLR)     -0.257    13.743    Tenth_Module/Cresult_Reg/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.438ns (10.882%)  route 3.587ns (89.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.948     8.105    Round_Resultant_Significand/Round_Sgf_N/AR[1]
    SLICE_X12Y171        FDCE                                         f  Round_Resultant_Significand/Round_Sgf_N/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.267    13.737    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X12Y171        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[2]/C
                         clock pessimism              0.296    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X12Y171        FDCE (Recov_fdce_C_CLR)     -0.227    13.771    Round_Resultant_Significand/Round_Sgf_N/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Resultant_Significand/Round_Sgf_N/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.438ns (10.882%)  route 3.587ns (89.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.948     8.105    Round_Resultant_Significand/Round_Sgf_N/AR[1]
    SLICE_X12Y171        FDCE                                         f  Round_Resultant_Significand/Round_Sgf_N/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.267    13.737    Round_Resultant_Significand/Round_Sgf_N/clk_IBUF_BUFG
    SLICE_X12Y171        FDCE                                         r  Round_Resultant_Significand/Round_Sgf_N/Q_reg[6]/C
                         clock pessimism              0.296    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X12Y171        FDCE (Recov_fdce_C_CLR)     -0.227    13.771    Round_Resultant_Significand/Round_Sgf_N/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.438ns (10.892%)  route 3.583ns (89.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 13.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.945     8.102    Tenth_Module/Cresult_Reg/AR[1]
    SLICE_X14Y170        FDCE                                         f  Tenth_Module/Cresult_Reg/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.269    13.739    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X14Y170        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[0]/C
                         clock pessimism              0.296    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X14Y170        FDCE (Recov_fdce_C_CLR)     -0.227    13.773    Tenth_Module/Cresult_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tenth_Module/Cresult_Reg/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.438ns (10.892%)  route 3.583ns (89.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 13.739 - 10.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.380     4.080    FS_Module/CLK
    SLICE_X9Y183         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDCE (Prop_fdce_C_Q)         0.341     4.421 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          1.638     6.060    FS_Module/state_reg[1]
    SLICE_X19Y179        LUT6 (Prop_lut6_I1_O)        0.097     6.157 f  FS_Module/Q[16]_i_1/O
                         net (fo=120, routed)         1.945     8.102    Tenth_Module/Cresult_Reg/AR[1]
    SLICE_X14Y170        FDCE                                         f  Tenth_Module/Cresult_Reg/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         1.269    13.739    Tenth_Module/Cresult_Reg/clk_IBUF_BUFG
    SLICE_X14Y170        FDCE                                         r  Tenth_Module/Cresult_Reg/Q_reg[1]/C
                         clock pessimism              0.296    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X14Y170        FDCE (Recov_fdce_C_CLR)     -0.227    13.773    Tenth_Module/Cresult_Reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[41]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[41]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[42]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[42]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[43]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[43]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[44]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[44]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[45]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[45]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[46]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[46]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[49]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[49]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[53]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.200%)  route 0.402ns (65.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.216     2.322    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y181        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.917     2.238    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y181        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[53]/C
                         clock pessimism             -0.493     1.745    
    SLICE_X10Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.678    Normalization_Smallest_Significand/SGFmRegister/Q_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_10_P_a/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.480%)  route 0.397ns (65.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.211     2.317    Sel_10_P_a/AR[0]
    SLICE_X19Y178        FDCE                                         f  Sel_10_P_a/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.914     2.235    Sel_10_P_a/clk_IBUF_BUFG
    SLICE_X19Y178        FDCE                                         r  Sel_10_P_a/Q_reg[0]/C
                         clock pessimism             -0.493     1.742    
    SLICE_X19Y178        FDCE (Remov_fdce_C_CLR)     -0.092     1.650    Sel_10_P_a/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Normalization_Smallest_Significand/SGFmRegister/Q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.103%)  route 0.485ns (69.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.645     1.711    FS_Module/CLK
    SLICE_X12Y182        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.164     1.875 r  FS_Module/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=48, routed)          0.186     2.061    FS_Module/state_reg[4]
    SLICE_X13Y182        LUT6 (Prop_lut6_I0_O)        0.045     2.106 f  FS_Module/Q[2]_i_2/O
                         net (fo=120, routed)         0.299     2.405    Normalization_Smallest_Significand/SGFmRegister/AR[1]
    SLICE_X10Y179        FDCE                                         f  Normalization_Smallest_Significand/SGFmRegister/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=912, routed)         0.915     2.236    Normalization_Smallest_Significand/SGFmRegister/clk_IBUF_BUFG
    SLICE_X10Y179        FDCE                                         r  Normalization_Smallest_Significand/SGFmRegister/Q_reg[13]/C
                         clock pessimism             -0.493     1.743    
    SLICE_X10Y179        FDCE (Remov_fdce_C_CLR)     -0.067     1.676    Normalization_Smallest_Significand/SGFmRegister/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.729    





