Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 write_pointer_unit/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            memory_array_unit/data_out2_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.475ns (25.239%)  route 1.407ns (74.761%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 5.860 - 4.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.830     0.830 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.413    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     1.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.584     2.117    write_pointer_unit/clk
                         FDCE                                         r  write_pointer_unit/write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.386 r  write_pointer_unit/write_addr_reg[0]/Q
                         net (fo=23, unplaced)        0.721     3.107    write_pointer_unit/Q[0]
                         LUT6 (Prop_lut6_I0_O)        0.153     3.260 f  write_pointer_unit/fifo_full_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.378     3.638    write_pointer_unit/write_addr_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.053     3.691 r  write_pointer_unit/data_out2_reg_0_15_0_5_i_1/O
                         net (fo=21, unplaced)        0.308     3.999    memory_array_unit/data_out2_reg_0_15_0_5/WE
                         RAMD32                                       r  memory_array_unit/data_out2_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.754     4.754 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     5.308    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.113     5.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.439     5.860    memory_array_unit/data_out2_reg_0_15_0_5/WCLK
                         RAMD32                                       r  memory_array_unit/data_out2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.112     5.972    
                         clock uncertainty           -0.035     5.937    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.364     5.573    memory_array_unit/data_out2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          5.573    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                  1.574    




