#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27f3500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27cd160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x27e5bc0 .functor NOT 1, L_0x281bfa0, C4<0>, C4<0>, C4<0>;
L_0x281b5f0 .functor XOR 5, L_0x281bbd0, L_0x281bd00, C4<00000>, C4<00000>;
L_0x281be90 .functor XOR 5, L_0x281b5f0, L_0x281bdf0, C4<00000>, C4<00000>;
v0x2817f50_0 .net *"_ivl_10", 4 0, L_0x281bdf0;  1 drivers
v0x2818050_0 .net *"_ivl_12", 4 0, L_0x281be90;  1 drivers
v0x2818130_0 .net *"_ivl_2", 4 0, L_0x281bb30;  1 drivers
v0x28181f0_0 .net *"_ivl_4", 4 0, L_0x281bbd0;  1 drivers
v0x28182d0_0 .net *"_ivl_6", 4 0, L_0x281bd00;  1 drivers
v0x2818400_0 .net *"_ivl_8", 4 0, L_0x281b5f0;  1 drivers
v0x28184e0_0 .var "clk", 0 0;
v0x2818580_0 .var/2u "stats1", 159 0;
v0x2818640_0 .var/2u "strobe", 0 0;
v0x2818790_0 .net "sum_dut", 4 0, L_0x281b9a0;  1 drivers
v0x2818850_0 .net "sum_ref", 4 0, L_0x2818f60;  1 drivers
v0x28188f0_0 .net "tb_match", 0 0, L_0x281bfa0;  1 drivers
v0x2818990_0 .net "tb_mismatch", 0 0, L_0x27e5bc0;  1 drivers
v0x2818a50_0 .net "x", 3 0, v0x28143a0_0;  1 drivers
v0x2818b10_0 .net "y", 3 0, v0x2814460_0;  1 drivers
L_0x281bb30 .concat [ 5 0 0 0], L_0x2818f60;
L_0x281bbd0 .concat [ 5 0 0 0], L_0x2818f60;
L_0x281bd00 .concat [ 5 0 0 0], L_0x281b9a0;
L_0x281bdf0 .concat [ 5 0 0 0], L_0x2818f60;
L_0x281bfa0 .cmp/eeq 5, L_0x281bb30, L_0x281be90;
S_0x27f1150 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x27cd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x27d7a20_0 .net *"_ivl_0", 4 0, L_0x2818c50;  1 drivers
L_0x7fc0fa5a1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ee550_0 .net *"_ivl_3", 0 0, L_0x7fc0fa5a1018;  1 drivers
v0x27da6e0_0 .net *"_ivl_4", 4 0, L_0x2818de0;  1 drivers
L_0x7fc0fa5a1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27d76d0_0 .net *"_ivl_7", 0 0, L_0x7fc0fa5a1060;  1 drivers
v0x2813d30_0 .net "sum", 4 0, L_0x2818f60;  alias, 1 drivers
v0x2813e60_0 .net "x", 3 0, v0x28143a0_0;  alias, 1 drivers
v0x2813f40_0 .net "y", 3 0, v0x2814460_0;  alias, 1 drivers
L_0x2818c50 .concat [ 4 1 0 0], v0x28143a0_0, L_0x7fc0fa5a1018;
L_0x2818de0 .concat [ 4 1 0 0], v0x2814460_0, L_0x7fc0fa5a1060;
L_0x2818f60 .arith/sum 5, L_0x2818c50, L_0x2818de0;
S_0x28140a0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x27cd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x28142c0_0 .net "clk", 0 0, v0x28184e0_0;  1 drivers
v0x28143a0_0 .var "x", 3 0;
v0x2814460_0 .var "y", 3 0;
E_0x27e0f10/0 .event negedge, v0x28142c0_0;
E_0x27e0f10/1 .event posedge, v0x28142c0_0;
E_0x27e0f10 .event/or E_0x27e0f10/0, E_0x27e0f10/1;
S_0x2814540 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x27cd160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2817730_0 .net *"_ivl_43", 0 0, L_0x281b880;  1 drivers
v0x2817830_0 .net "intermediate_carries", 3 0, L_0x281b660;  1 drivers
v0x2817910_0 .net "intermediate_sums", 3 0, L_0x281b550;  1 drivers
v0x28179d0_0 .net "sum", 4 0, L_0x281b9a0;  alias, 1 drivers
v0x2817ab0_0 .net "x", 3 0, v0x28143a0_0;  alias, 1 drivers
v0x2817bc0_0 .net "y", 3 0, v0x2814460_0;  alias, 1 drivers
L_0x2819660 .part v0x28143a0_0, 0, 1;
L_0x2819790 .part v0x2814460_0, 0, 1;
L_0x2819ec0 .part v0x28143a0_0, 1, 1;
L_0x2819ff0 .part v0x2814460_0, 1, 1;
L_0x281a150 .part L_0x281b660, 0, 1;
L_0x281a7f0 .part v0x28143a0_0, 2, 1;
L_0x281a960 .part v0x2814460_0, 2, 1;
L_0x281aa90 .part L_0x281b660, 1, 1;
L_0x281b170 .part v0x28143a0_0, 3, 1;
L_0x281b2a0 .part v0x2814460_0, 3, 1;
L_0x281b4b0 .part L_0x281b660, 2, 1;
L_0x281b550 .concat8 [ 1 1 1 1], L_0x28190a0, L_0x28199c0, L_0x281a2f0, L_0x281ac80;
L_0x281b660 .concat8 [ 1 1 1 1], L_0x2819550, L_0x2819db0, L_0x281a6e0, L_0x281b060;
L_0x281b880 .part L_0x281b660, 3, 1;
L_0x281b9a0 .concat [ 4 1 0 0], L_0x281b550, L_0x281b880;
S_0x2814720 .scope module, "FA0" "full_adder" 4 10, 4 45 0, S_0x2814540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27f4ef0 .functor XOR 1, L_0x2819660, L_0x2819790, C4<0>, C4<0>;
L_0x7fc0fa5a10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x28190a0 .functor XOR 1, L_0x27f4ef0, L_0x7fc0fa5a10a8, C4<0>, C4<0>;
L_0x2819160 .functor AND 1, L_0x2819660, L_0x2819790, C4<1>, C4<1>;
L_0x28192a0 .functor AND 1, L_0x2819660, L_0x7fc0fa5a10a8, C4<1>, C4<1>;
L_0x2819390 .functor OR 1, L_0x2819160, L_0x28192a0, C4<0>, C4<0>;
L_0x28194a0 .functor AND 1, L_0x2819790, L_0x7fc0fa5a10a8, C4<1>, C4<1>;
L_0x2819550 .functor OR 1, L_0x2819390, L_0x28194a0, C4<0>, C4<0>;
v0x28149b0_0 .net *"_ivl_0", 0 0, L_0x27f4ef0;  1 drivers
v0x2814ab0_0 .net *"_ivl_10", 0 0, L_0x28194a0;  1 drivers
v0x2814b90_0 .net *"_ivl_4", 0 0, L_0x2819160;  1 drivers
v0x2814c80_0 .net *"_ivl_6", 0 0, L_0x28192a0;  1 drivers
v0x2814d60_0 .net *"_ivl_8", 0 0, L_0x2819390;  1 drivers
v0x2814e90_0 .net "a", 0 0, L_0x2819660;  1 drivers
v0x2814f50_0 .net "b", 0 0, L_0x2819790;  1 drivers
v0x2815010_0 .net "cin", 0 0, L_0x7fc0fa5a10a8;  1 drivers
v0x28150d0_0 .net "cout", 0 0, L_0x2819550;  1 drivers
v0x2815190_0 .net "sum", 0 0, L_0x28190a0;  1 drivers
S_0x28152f0 .scope module, "FA1" "full_adder" 4 18, 4 45 0, S_0x2814540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2819950 .functor XOR 1, L_0x2819ec0, L_0x2819ff0, C4<0>, C4<0>;
L_0x28199c0 .functor XOR 1, L_0x2819950, L_0x281a150, C4<0>, C4<0>;
L_0x2819a60 .functor AND 1, L_0x2819ec0, L_0x2819ff0, C4<1>, C4<1>;
L_0x2819b00 .functor AND 1, L_0x2819ec0, L_0x281a150, C4<1>, C4<1>;
L_0x2819bf0 .functor OR 1, L_0x2819a60, L_0x2819b00, C4<0>, C4<0>;
L_0x2819d00 .functor AND 1, L_0x2819ff0, L_0x281a150, C4<1>, C4<1>;
L_0x2819db0 .functor OR 1, L_0x2819bf0, L_0x2819d00, C4<0>, C4<0>;
v0x2815550_0 .net *"_ivl_0", 0 0, L_0x2819950;  1 drivers
v0x2815630_0 .net *"_ivl_10", 0 0, L_0x2819d00;  1 drivers
v0x2815710_0 .net *"_ivl_4", 0 0, L_0x2819a60;  1 drivers
v0x2815800_0 .net *"_ivl_6", 0 0, L_0x2819b00;  1 drivers
v0x28158e0_0 .net *"_ivl_8", 0 0, L_0x2819bf0;  1 drivers
v0x2815a10_0 .net "a", 0 0, L_0x2819ec0;  1 drivers
v0x2815ad0_0 .net "b", 0 0, L_0x2819ff0;  1 drivers
v0x2815b90_0 .net "cin", 0 0, L_0x281a150;  1 drivers
v0x2815c50_0 .net "cout", 0 0, L_0x2819db0;  1 drivers
v0x2815da0_0 .net "sum", 0 0, L_0x28199c0;  1 drivers
S_0x2815f00 .scope module, "FA2" "full_adder" 4 26, 4 45 0, S_0x2814540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x281a280 .functor XOR 1, L_0x281a7f0, L_0x281a960, C4<0>, C4<0>;
L_0x281a2f0 .functor XOR 1, L_0x281a280, L_0x281aa90, C4<0>, C4<0>;
L_0x281a390 .functor AND 1, L_0x281a7f0, L_0x281a960, C4<1>, C4<1>;
L_0x281a430 .functor AND 1, L_0x281a7f0, L_0x281aa90, C4<1>, C4<1>;
L_0x281a520 .functor OR 1, L_0x281a390, L_0x281a430, C4<0>, C4<0>;
L_0x281a630 .functor AND 1, L_0x281a960, L_0x281aa90, C4<1>, C4<1>;
L_0x281a6e0 .functor OR 1, L_0x281a520, L_0x281a630, C4<0>, C4<0>;
v0x2816170_0 .net *"_ivl_0", 0 0, L_0x281a280;  1 drivers
v0x2816250_0 .net *"_ivl_10", 0 0, L_0x281a630;  1 drivers
v0x2816330_0 .net *"_ivl_4", 0 0, L_0x281a390;  1 drivers
v0x2816420_0 .net *"_ivl_6", 0 0, L_0x281a430;  1 drivers
v0x2816500_0 .net *"_ivl_8", 0 0, L_0x281a520;  1 drivers
v0x2816630_0 .net "a", 0 0, L_0x281a7f0;  1 drivers
v0x28166f0_0 .net "b", 0 0, L_0x281a960;  1 drivers
v0x28167b0_0 .net "cin", 0 0, L_0x281aa90;  1 drivers
v0x2816870_0 .net "cout", 0 0, L_0x281a6e0;  1 drivers
v0x28169c0_0 .net "sum", 0 0, L_0x281a2f0;  1 drivers
S_0x2816b20 .scope module, "FA3" "full_adder" 4 34, 4 45 0, S_0x2814540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x281ac10 .functor XOR 1, L_0x281b170, L_0x281b2a0, C4<0>, C4<0>;
L_0x281ac80 .functor XOR 1, L_0x281ac10, L_0x281b4b0, C4<0>, C4<0>;
L_0x281acf0 .functor AND 1, L_0x281b170, L_0x281b2a0, C4<1>, C4<1>;
L_0x281adb0 .functor AND 1, L_0x281b170, L_0x281b4b0, C4<1>, C4<1>;
L_0x281aea0 .functor OR 1, L_0x281acf0, L_0x281adb0, C4<0>, C4<0>;
L_0x281afb0 .functor AND 1, L_0x281b2a0, L_0x281b4b0, C4<1>, C4<1>;
L_0x281b060 .functor OR 1, L_0x281aea0, L_0x281afb0, C4<0>, C4<0>;
v0x2816d60_0 .net *"_ivl_0", 0 0, L_0x281ac10;  1 drivers
v0x2816e60_0 .net *"_ivl_10", 0 0, L_0x281afb0;  1 drivers
v0x2816f40_0 .net *"_ivl_4", 0 0, L_0x281acf0;  1 drivers
v0x2817030_0 .net *"_ivl_6", 0 0, L_0x281adb0;  1 drivers
v0x2817110_0 .net *"_ivl_8", 0 0, L_0x281aea0;  1 drivers
v0x2817240_0 .net "a", 0 0, L_0x281b170;  1 drivers
v0x2817300_0 .net "b", 0 0, L_0x281b2a0;  1 drivers
v0x28173c0_0 .net "cin", 0 0, L_0x281b4b0;  1 drivers
v0x2817480_0 .net "cout", 0 0, L_0x281b060;  1 drivers
v0x28175d0_0 .net "sum", 0 0, L_0x281ac80;  1 drivers
S_0x2817d50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x27cd160;
 .timescale -12 -12;
E_0x27e13c0 .event anyedge, v0x2818640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2818640_0;
    %nor/r;
    %assign/vec4 v0x2818640_0, 0;
    %wait E_0x27e13c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28140a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e0f10;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2814460_0, 0;
    %assign/vec4 v0x28143a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27cd160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28184e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2818640_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x27cd160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x28184e0_0;
    %inv;
    %store/vec4 v0x28184e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x27cd160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28142c0_0, v0x2818990_0, v0x2818a50_0, v0x2818b10_0, v0x2818850_0, v0x2818790_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27cd160;
T_5 ;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2818580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x27cd160;
T_6 ;
    %wait E_0x27e0f10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2818580_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818580_0, 4, 32;
    %load/vec4 v0x28188f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818580_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2818580_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818580_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2818850_0;
    %load/vec4 v0x2818850_0;
    %load/vec4 v0x2818790_0;
    %xor;
    %load/vec4 v0x2818850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818580_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x2818580_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2818580_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/m2014_q4j/iter0/response2/top_module.sv";
