$date
	Wed Dec 07 22:29:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Lab1Experiment $end
$var reg 1 ! i1 $end
$upscope $end
$scope module Lab1Experiment $end
$var reg 1 " i2 $end
$upscope $end
$scope module Lab1Experiment $end
$var wire 1 # not1 $end
$upscope $end
$scope module Lab1Experiment $end
$var wire 1 $ not2 $end
$upscope $end
$scope module Lab1Experiment $end
$var wire 1 % and1 $end
$upscope $end
$scope module Lab1Experiment $end
$var wire 1 & or1 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#1
0%
1#
0!
#4
1&
x%
0#
1!
#5
1$
0&
0%
1#
0"
0!
#8
1&
0$
1"
#9
1$
0#
0"
1!
#10
1%
0$
1"
#13
0%
1$
0"
#14
0$
1#
1"
0!
#15
0&
1$
0"
