{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 15:51:03 2017 " "Info: Processing started: Thu Jun 29 15:51:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad9226 -c ad9226 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad9226 -c ad9226" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_65M.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_65M.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_65M " "Info: Found entity 1: pll_65M" {  } { { "pll_65M.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/pll_65M.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9226.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ad9226.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9226 " "Info: Found entity 1: ad9226" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9226_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ad9226_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ad9226_1 " "Info: Found entity 1: ad9226_1" {  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beipin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file beipin.v" { { "Info" "ISGN_ENTITY_NAME" "1 beipin " "Info: Found entity 1: beipin" {  } { { "beipin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/beipin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Info: Found entity 1: fenpin" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad9226_1 " "Info: Elaborating entity \"ad9226_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ORT " "Warning: Pin \"ORT\" not connected" {  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 312 200 368 328 "ORT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_65M pll_65M:inst " "Info: Elaborating entity \"pll_65M\" for hierarchy \"pll_65M:inst\"" {  } { { "ad9226_1.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 88 120 360 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_65M:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll_65M:inst\|altpll:altpll_component\"" {  } { { "pll_65M.v" "altpll_component" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/pll_65M.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_65M:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll_65M:inst\|altpll:altpll_component\"" {  } { { "pll_65M.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/pll_65M.v" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_65M:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"pll_65M:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Info: Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Info: Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Info: Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_65M " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_65M\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll_65M.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/pll_65M.v" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9226 ad9226:inst2 " "Info: Elaborating entity \"ad9226\" for hierarchy \"ad9226:inst2\"" {  } { { "ad9226_1.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 104 712 904 200 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin fenpin:inst3 " "Info: Elaborating entity \"fenpin\" for hierarchy \"fenpin:inst3\"" {  } { { "ad9226_1.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 120 528 624 216 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87p3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_87p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87p3 " "Info: Found entity 1: altsyncram_87p3" {  } { { "db/altsyncram_87p3.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/altsyncram_87p3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kgq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kgq1 " "Info: Found entity 1: altsyncram_kgq1" {  } { { "db/altsyncram_kgq1.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/altsyncram_kgq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Info: Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/mux_9oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Info: Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/cntr_qbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4j " "Info: Found entity 1: cntr_u4j" {  } { { "db/cntr_u4j.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/cntr_u4j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Info: Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/cntr_tbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 27 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 27 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "740 " "Info: Implemented 740 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "694 " "Info: Implemented 694 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Info: Implemented 13 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 15:51:11 2017 " "Info: Processing ended: Thu Jun 29 15:51:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 15:51:12 2017 " "Info: Processing started: Thu Jun 29 15:51:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad9226 -c ad9226 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ad9226 -c ad9226" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad9226 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"ad9226\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_65M:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll_65M:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_65M:inst\|altpll:altpll_component\|_clk0 13 5 0 0 " "Info: Implementing clock multiplication of 13, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_65M:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_65M:inst\|altpll:altpll_component\|_clk1 13 10 0 0 " "Info: Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_65M:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 27 " "Warning: No exact pin location assignment(s) for 12 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[0\] " "Info: Pin date_out\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[0] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[0\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[1\] " "Info: Pin date_out\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[1] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[1\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[2\] " "Info: Pin date_out\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[2] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[2\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[3\] " "Info: Pin date_out\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[3] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[3\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[4\] " "Info: Pin date_out\[4\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[4] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[4\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[5\] " "Info: Pin date_out\[5\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[5] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[5\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[6\] " "Info: Pin date_out\[6\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[6] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[6\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[7\] " "Info: Pin date_out\[7\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[7] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[7\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[8\] " "Info: Pin date_out\[8\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[8] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[8\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[9\] " "Info: Pin date_out\[9\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[9] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[9\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[10\] " "Info: Pin date_out\[10\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[10] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[10\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[11\] " "Info: Pin date_out\[11\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[11] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[11\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node clk (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { clk } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_65M:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll_65M:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_65M:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node pll_65M:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin:inst3\|fout  " "Info: Automatically promoted node fenpin:inst3\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst3|fout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 11 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 22 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_65M:inst\|altpll:altpll_component\|pll clk\[1\] ad_clk " "Warning: PLL \"pll_65M:inst\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"ad_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll_65M.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/pll_65M.v" 92 0 0 } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 88 120 360 264 "inst" "" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 256 384 560 272 "ad_clk" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ad9226:inst2\|date_out\[4\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] -2.638 ns " "Info: Slack time is -2.638 ns between source register \"ad9226:inst2\|date_out\[4\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.891 ns + Largest register register " "Info: + Largest register to register requirement is -1.891 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 429 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 429 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 5.128 ns   Shortest register " "Info:   Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 2 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.970 ns) 2.642 ns fenpin:inst3\|fout 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.970 ns) = 2.642 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.000 ns) 3.630 ns fenpin:inst3\|fout~clkctrl 4 COMB Unassigned 12 " "Info: 4: + IC(0.988 ns) + CELL(0.000 ns) = 3.630 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.128 ns ad9226:inst2\|date_out\[4\] 5 REG Unassigned 3 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 5.128 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.90 % ) " "Info: Total cell delay = 1.636 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 68.10 % ) " "Info: Total interconnect delay = 3.492 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 5.128 ns   Longest register " "Info:   Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 2 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.970 ns) 2.642 ns fenpin:inst3\|fout 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.970 ns) = 2.642 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.000 ns) 3.630 ns fenpin:inst3\|fout~clkctrl 4 COMB Unassigned 12 " "Info: 4: + IC(0.988 ns) + CELL(0.000 ns) = 3.630 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.128 ns ad9226:inst2\|date_out\[4\] 5 REG Unassigned 3 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 5.128 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.90 % ) " "Info: Total cell delay = 1.636 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 68.10 % ) " "Info: Total interconnect delay = 3.492 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.747 ns - Longest register register " "Info: - Longest register to register delay is 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[4\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.108 ns) 0.747 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 2 REG Unassigned 3 " "Info: 2: + IC(0.639 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 14.46 % ) " "Info: Total cell delay = 0.108 ns ( 14.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.639 ns ( 85.54 % ) " "Info: Total interconnect delay = 0.639 ns ( 85.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.747 ns register register " "Info: Estimated most critical path is register to register delay of 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[4\] 1 REG LAB_X24_Y6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y6; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.108 ns) 0.747 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 2 REG LAB_X24_Y6 3 " "Info: 2: + IC(0.639 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = LAB_X24_Y6; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 14.46 % ) " "Info: Total cell delay = 0.108 ns ( 14.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.639 ns ( 85.54 % ) " "Info: Total interconnect delay = 0.639 ns ( 85.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad_clk 0 " "Info: Pin \"ad_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[0\] 0 " "Info: Pin \"date_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[1\] 0 " "Info: Pin \"date_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[2\] 0 " "Info: Pin \"date_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[3\] 0 " "Info: Pin \"date_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[4\] 0 " "Info: Pin \"date_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[5\] 0 " "Info: Pin \"date_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[6\] 0 " "Info: Pin \"date_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[7\] 0 " "Info: Pin \"date_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[8\] 0 " "Info: Pin \"date_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[9\] 0 " "Info: Pin \"date_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[10\] 0 " "Info: Pin \"date_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[11\] 0 " "Info: Pin \"date_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 15:51:18 2017 " "Info: Processing ended: Thu Jun 29 15:51:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 15:51:20 2017 " "Info: Processing started: Thu Jun 29 15:51:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ad9226 -c ad9226 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ad9226 -c ad9226" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 15:51:22 2017 " "Info: Processing ended: Thu Jun 29 15:51:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 15:51:23 2017 " "Info: Processing started: Thu Jun 29 15:51:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ad9226 -c ad9226 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ad9226 -c ad9226 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fenpin:inst3\|fout " "Info: Detected ripple clock \"fenpin:inst3\|fout\" as buffer" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin:inst3\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 register fenpin:inst3\|fout1 register fenpin:inst3\|fout 6.694 ns " "Info: Slack time is 6.694 ns for clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" between source register \"fenpin:inst3\|fout1\" and destination register \"fenpin:inst3\|fout\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "402.58 MHz " "Info: Fmax is restricted to 402.58 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.428 ns + Largest register register " "Info: + Largest register to register requirement is 7.428 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.692 ns + " "Info: + Setup relationship between source and destination is 7.692 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.439 ns " "Info: + Latch edge is 5.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Destination clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.253 ns " "Info: - Launch edge is -2.253 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Source clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 destination 2.315 ns + Shortest register " "Info: + Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 2.315 ns - Longest register " "Info: - Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.734 ns - Longest register register " "Info: - Longest register to register delay is 0.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fenpin:inst3\|fout1 1 REG LCFF_X1_Y6_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.206 ns) 0.626 ns fenpin:inst3\|fout~feeder 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(0.420 ns) + CELL(0.206 ns) = 0.626 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'fenpin:inst3\|fout~feeder'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { fenpin:inst3|fout1 fenpin:inst3|fout~feeder } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.734 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.734 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fenpin:inst3|fout~feeder fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.78 % ) " "Info: Total cell delay = 0.314 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.420 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.420 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { fenpin:inst3|fout1 fenpin:inst3|fout~feeder fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout~feeder {} fenpin:inst3|fout {} } { 0.000ns 0.420ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { fenpin:inst3|fout1 fenpin:inst3|fout~feeder fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout~feeder {} fenpin:inst3|fout {} } { 0.000ns 0.420ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll_65M:inst\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"pll_65M:inst\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register ad9226:inst2\|date_out\[3\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] -2.516 ns " "Info: Slack time is -2.516 ns for clock \"clk\" between source register \"ad9226:inst2\|date_out\[3\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.741 ns + Largest register register " "Info: + Largest register to register requirement is -1.741 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.715 ns + " "Info: + Setup relationship between source and destination is 0.715 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.538 ns " "Info: + Latch edge is 1.538 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.823 ns " "Info: - Launch edge is 0.823 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Source clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.192 ns + Largest " "Info: + Largest clock skew is -2.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.741 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 357 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 357; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.741 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] 3 REG LCFF_X24_Y8_N17 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.06 % ) " "Info: Total cell delay = 1.756 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 4.933 ns - Longest register " "Info: - Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 2.619 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 2.619 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.425 ns fenpin:inst3\|fout~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.425 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 4.933 ns ad9226:inst2\|date_out\[3\] 5 REG LCFF_X24_Y8_N3 3 " "Info: 5: + IC(0.842 ns) + CELL(0.666 ns) = 4.933 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 33.16 % ) " "Info: Total cell delay = 1.636 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 66.84 % ) " "Info: Total interconnect delay = 3.297 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.775 ns - Longest register register " "Info: - Longest register to register delay is 0.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[3\] 1 REG LCFF_X24_Y8_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[3] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.206 ns) 0.667 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]~feeder 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(0.461 ns) + CELL(0.206 ns) = 0.667 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]~feeder'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { ad9226:inst2|date_out[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.775 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] 3 REG LCFF_X24_Y8_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.775 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 40.52 % ) " "Info: Total cell delay = 0.314 ns ( 40.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 59.48 % ) " "Info: Total interconnect delay = 0.461 ns ( 59.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ad9226:inst2|date_out[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.775 ns" { ad9226:inst2|date_out[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.461ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ad9226:inst2|date_out[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.775 ns" { ad9226:inst2|date_out[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.461ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clk' 24 " "Warning: Can't achieve timing requirement Clock Setup: 'clk' along 24 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:sld_hub_inst\|tdo 74.53 MHz 13.418 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 74.53 MHz between source register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 13.418 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.448 ns + Longest register register " "Info: + Longest register to register delay is 6.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X15_Y11_N23 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N23; Fanout = 52; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.616 ns) 2.247 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2 2 COMB LCCOMB_X18_Y9_N0 5 " "Info: 2: + IC(1.631 ns) + CELL(0.616 ns) = 2.247 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 901 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 3.183 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~1 3 COMB LCCOMB_X18_Y10_N28 18 " "Info: 3: + IC(0.730 ns) + CELL(0.206 ns) = 3.183 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 929 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.589 ns) 4.152 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 4 COMB LCCOMB_X18_Y10_N10 1 " "Info: 4: + IC(0.380 ns) + CELL(0.589 ns) = 4.152 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 4.725 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 5 COMB LCCOMB_X18_Y10_N16 1 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 4.725 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.650 ns) 5.769 ns sld_hub:sld_hub_inst\|tdo~5 6 COMB LCCOMB_X18_Y10_N12 1 " "Info: 6: + IC(0.394 ns) + CELL(0.650 ns) = 5.769 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 6.340 ns sld_hub:sld_hub_inst\|tdo~6 7 COMB LCCOMB_X18_Y10_N2 1 " "Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 6.340 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.448 ns sld_hub:sld_hub_inst\|tdo 8 REG LCFF_X18_Y10_N3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.448 ns; Loc. = LCFF_X18_Y10_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 40.03 % ) " "Info: Total cell delay = 2.581 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 59.97 % ) " "Info: Total interconnect delay = 3.867 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.631ns 0.730ns 0.380ns 0.367ns 0.394ns 0.365ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.589ns 0.206ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.613 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.000 ns) 4.098 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 345 " "Info: 2: + IC(4.098 ns) + CELL(0.000 ns) = 4.098 ns; Loc. = CLKCTRL_G6; Fanout = 345; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 5.613 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X18_Y10_N3 2 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 5.613 ns; Loc. = LCFF_X18_Y10_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.87 % ) " "Info: Total cell delay = 0.666 ns ( 11.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.947 ns ( 88.13 % ) " "Info: Total interconnect delay = 4.947 ns ( 88.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.098ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.610 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.000 ns) 4.098 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 345 " "Info: 2: + IC(4.098 ns) + CELL(0.000 ns) = 4.098 ns; Loc. = CLKCTRL_G6; Fanout = 345; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 5.610 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X15_Y11_N23 52 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 5.610 ns; Loc. = LCFF_X15_Y11_N23; Fanout = 52; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.87 % ) " "Info: Total cell delay = 0.666 ns ( 11.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.944 ns ( 88.13 % ) " "Info: Total interconnect delay = 4.944 ns ( 88.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 4.098ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.098ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 4.098ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.631ns 0.730ns 0.380ns 0.367ns 0.394ns 0.365ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.589ns 0.206ns 0.650ns 0.206ns 0.108ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.098ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 4.098ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 register fenpin:inst3\|fout1 register fenpin:inst3\|fout1 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" between source register \"fenpin:inst3\|fout1\" and destination register \"fenpin:inst3\|fout1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fenpin:inst3\|fout1 1 REG LCFF_X1_Y6_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns fenpin:inst3\|fout1~0 2 COMB LCCOMB_X1_Y6_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'fenpin:inst3\|fout1~0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { fenpin:inst3|fout1 fenpin:inst3|fout1~0 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fenpin:inst3|fout1~0 fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fenpin:inst3|fout1 fenpin:inst3|fout1~0 fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout1~0 {} fenpin:inst3|fout1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.253 ns " "Info: + Latch edge is -2.253 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Destination clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.253 ns " "Info: - Launch edge is -2.253 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Source clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 destination 2.315 ns + Longest register " "Info: + Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 2.315 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fenpin:inst3|fout1 fenpin:inst3|fout1~0 fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout1~0 {} fenpin:inst3|fout1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X20_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X20_Y6_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y6_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X20_Y6_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.719 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 357 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 357; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.719 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X20_Y6_N23 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.58 % ) " "Info: Total cell delay = 1.756 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.719 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 357 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 357; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.719 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X20_Y6_N23 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.58 % ) " "Info: Total cell delay = 1.756 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ad9226:inst2\|date_out\[1\] ad_12\[1\] clk 5.323 ns register " "Info: tsu for register \"ad9226:inst2\|date_out\[1\]\" (data pin = \"ad_12\[1\]\", clock pin = \"clk\") is 5.323 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.024 ns + Longest pin register " "Info: + Longest pin to register delay is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns ad_12\[1\] 1 PIN PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'ad_12\[1\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_12[1] } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 88 472 640 104 "ad_12\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.599 ns) + CELL(0.460 ns) 8.024 ns ad9226:inst2\|date_out\[1\] 2 REG LCFF_X22_Y6_N29 3 " "Info: 2: + IC(6.599 ns) + CELL(0.460 ns) = 8.024 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[1\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "7.059 ns" { ad_12[1] ad9226:inst2|date_out[1] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 17.76 % ) " "Info: Total cell delay = 1.425 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 82.24 % ) " "Info: Total interconnect delay = 6.599 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { ad_12[1] ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { ad_12[1] {} ad_12[1]~combout {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.965ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_65M:inst\|altpll:altpll_component\|_clk0 -2.253 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is -2.253 ns" {  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 destination 4.914 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to destination register is 4.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 2.619 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 2.619 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.425 ns fenpin:inst3\|fout~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.425 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 4.914 ns ad9226:inst2\|date_out\[1\] 5 REG LCFF_X22_Y6_N29 3 " "Info: 5: + IC(0.823 ns) + CELL(0.666 ns) = 4.914 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[1\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[1] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 33.29 % ) " "Info: Total cell delay = 1.636 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.278 ns ( 66.71 % ) " "Info: Total interconnect delay = 3.278 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.823ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { ad_12[1] ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { ad_12[1] {} ad_12[1]~combout {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.965ns 0.460ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.823ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk date_out\[4\] ad9226:inst2\|date_out\[7\] 7.656 ns register " "Info: tco from clock \"clk\" to destination pin \"date_out\[4\]\" through register \"ad9226:inst2\|date_out\[7\]\" is 7.656 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_65M:inst\|altpll:altpll_component\|_clk0 -2.253 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is -2.253 ns" {  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 4.933 ns + Longest register " "Info: + Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 2.619 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 2.619 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.425 ns fenpin:inst3\|fout~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.425 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 4.933 ns ad9226:inst2\|date_out\[7\] 5 REG LCFF_X24_Y8_N23 3 " "Info: 5: + IC(0.842 ns) + CELL(0.666 ns) = 4.933 ns; Loc. = LCFF_X24_Y8_N23; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[7\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[7] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 33.16 % ) " "Info: Total cell delay = 1.636 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 66.84 % ) " "Info: Total interconnect delay = 3.297 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[7] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[7] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.672 ns + Longest register pin " "Info: + Longest register to pin delay is 4.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[7\] 1 REG LCFF_X24_Y8_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N23; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[7\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[7] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(3.226 ns) 4.672 ns date_out\[4\] 2 PIN PIN_67 0 " "Info: 2: + IC(1.446 ns) + CELL(3.226 ns) = 4.672 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { ad9226:inst2|date_out[7] date_out[4] } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 69.05 % ) " "Info: Total cell delay = 3.226 ns ( 69.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 30.95 % ) " "Info: Total interconnect delay = 1.446 ns ( 30.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { ad9226:inst2|date_out[7] date_out[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { ad9226:inst2|date_out[7] {} date_out[4] {} } { 0.000ns 1.446ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[7] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[7] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { ad9226:inst2|date_out[7] date_out[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { ad9226:inst2|date_out[7] {} date_out[4] {} } { 0.000ns 1.446ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.288 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.602 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.000 ns) 4.098 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 345 " "Info: 2: + IC(4.098 ns) + CELL(0.000 ns) = 4.098 ns; Loc. = CLKCTRL_G6; Fanout = 345; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.602 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X13_Y9_N19 1 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 5.602 ns; Loc. = LCFF_X13_Y9_N19; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.89 % ) " "Info: Total cell delay = 0.666 ns ( 11.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.936 ns ( 88.11 % ) " "Info: Total interconnect delay = 4.936 ns ( 88.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.602 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.602 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 4.098ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.620 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.370 ns) 2.512 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27 2 COMB LCCOMB_X13_Y9_N18 1 " "Info: 2: + IC(2.142 ns) + CELL(0.370 ns) = 2.512 ns; Loc. = LCCOMB_X13_Y9_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.620 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X13_Y9_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.620 ns; Loc. = LCFF_X13_Y9_N19; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 18.24 % ) " "Info: Total cell delay = 0.478 ns ( 18.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 81.76 % ) " "Info: Total interconnect delay = 2.142 ns ( 81.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.142ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.602 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.602 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 4.098ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.142ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 15:51:24 2017 " "Info: Processing ended: Thu Jun 29 15:51:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
