// Seed: 521705598
module module_0 #(
    parameter id_0 = 32'd56,
    parameter id_6 = 32'd79
) (
    output tri1 _id_0,
    output supply1 id_1
);
  parameter id_3 = -1'b0;
  logic [id_0 : ""] id_4;
  ;
  wire id_5;
  wire _id_6;
  assign id_1 = id_6;
  assign id_4[-1 : id_6] = "";
endmodule
module module_1 #(
    parameter id_1  = 32'd24,
    parameter id_11 = 32'd39,
    parameter id_3  = 32'd59,
    parameter id_5  = 32'd63
) (
    input  wire  id_0,
    input  wand  _id_1,
    output uwire id_2,
    output wand  _id_3,
    output logic id_4,
    input  tri0  _id_5,
    input  wand  id_6
);
  task id_8(input [1 'b0 : -1] id_9);
    logic [id_1 : id_3] id_10;
    begin : LABEL_0
      return -1;
    end
  endtask
  localparam id_11 = (1);
  wire id_12;
  wire id_13;
  logic [-1 : id_11  ^ 'b0] id_14;
  always @(posedge -1 or id_10) begin : LABEL_1
    id_4 <= 1;
  end
  assign id_14 = id_11;
  module_0 modCall_1 (
      id_11,
      id_2
  );
  assign modCall_1.id_6 = 0;
  assign id_4 = ~id_9;
  wire [1 'b0 -  id_5  &  1 : -1 'b0] id_15;
  assign id_10 = id_15;
endmodule
