
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
global route report_clock_min_period
--------------------------------------------------------------------------

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------

==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: trim[13] (input port)
Endpoint: clockp[0] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.01    0.00    0.00    0.00 v trim[13] (in)
                                         trim[13] (net)
                  0.00    0.00    0.00 v input8/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     2    0.02    0.24    2.20    2.20 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net8 (net)
                  0.24    0.00    2.20 v dstage[0].id.trim1bar/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01    0.24    0.22    2.43 ^ dstage[0].id.trim1bar/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         dstage[0].id.trim1b (net)
                  0.24    0.00    2.43 ^ dstage[0].id.delayenb1/EN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.11    0.21    2.64 ^ dstage[0].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[0].id.d1 (net)
                  0.18    0.00    2.64 ^ dstage[0].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.09    0.09    2.72 v dstage[0].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[0].id.d2 (net)
                  0.09    0.00    2.72 v dstage[0].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.34    0.52    3.24 ^ dstage[0].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.out (net)
                  0.34    0.00    3.24 ^ dstage[1].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36    3.60 v dstage[1].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[1].id.d1 (net)
                  0.15    0.00    3.60 v dstage[1].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.09    0.09    3.69 ^ dstage[1].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[1].id.d2 (net)
                  0.09    0.00    3.69 ^ dstage[1].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.05    0.26    0.49    4.18 v dstage[1].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[1].id.out (net)
                  0.26    0.00    4.18 v dstage[2].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.11    0.44    4.62 ^ dstage[2].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[2].id.d1 (net)
                  0.17    0.00    4.62 ^ dstage[2].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.09    0.09    4.70 v dstage[2].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[2].id.d2 (net)
                  0.09    0.00    4.70 v dstage[2].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.05    0.35    0.53    5.23 ^ dstage[2].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[2].id.out (net)
                  0.35    0.00    5.23 ^ dstage[3].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.37    5.60 v dstage[3].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[3].id.d1 (net)
                  0.16    0.00    5.60 v dstage[3].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.10    0.10    5.70 ^ dstage[3].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[3].id.d2 (net)
                  0.10    0.00    5.70 ^ dstage[3].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.24    0.47    6.17 v dstage[3].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[3].id.out (net)
                  0.24    0.00    6.17 v dstage[4].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.11    0.44    6.61 ^ dstage[4].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[4].id.d1 (net)
                  0.19    0.00    6.61 ^ dstage[4].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.09    0.08    6.69 v dstage[4].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[4].id.d2 (net)
                  0.09    0.00    6.69 v dstage[4].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.05    0.36    0.53    7.22 ^ dstage[4].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[4].id.out (net)
                  0.36    0.00    7.22 ^ dstage[5].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36    7.59 v dstage[5].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[5].id.d1 (net)
                  0.15    0.00    7.59 v dstage[5].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.10    0.10    7.69 ^ dstage[5].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[5].id.d2 (net)
                  0.10    0.00    7.69 ^ dstage[5].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     4    0.05    0.27    0.50    8.19 v dstage[5].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[5].id.out (net)
                  0.27    0.00    8.19 v dstage[6].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.11    0.45    8.64 ^ dstage[6].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[6].id.d1 (net)
                  0.18    0.00    8.64 ^ dstage[6].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.09    0.09    8.72 v dstage[6].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[6].id.d2 (net)
                  0.09    0.00    8.72 v dstage[6].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.33    0.51    9.24 ^ dstage[6].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[6].id.out (net)
                  0.33    0.00    9.24 ^ dstage[7].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36    9.60 v dstage[7].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[7].id.d1 (net)
                  0.16    0.00    9.60 v dstage[7].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.10    0.10    9.70 ^ dstage[7].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[7].id.d2 (net)
                  0.10    0.00    9.70 ^ dstage[7].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.47   10.16 v dstage[7].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[7].id.out (net)
                  0.23    0.00   10.16 v dstage[8].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.11    0.44   10.60 ^ dstage[8].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[8].id.d1 (net)
                  0.18    0.00   10.60 ^ dstage[8].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.10    0.10   10.70 v dstage[8].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[8].id.d2 (net)
                  0.10    0.00   10.70 v dstage[8].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.05    0.34    0.53   11.22 ^ dstage[8].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[8].id.out (net)
                  0.34    0.00   11.22 ^ dstage[9].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.37   11.59 v dstage[9].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[9].id.d1 (net)
                  0.16    0.00   11.59 v dstage[9].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.11    0.11   11.70 ^ dstage[9].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[9].id.d2 (net)
                  0.11    0.00   11.70 ^ dstage[9].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.04    0.23    0.47   12.16 v dstage[9].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.in (net)
                  0.23    0.00   12.16 v dstage[10].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.11    0.43   12.60 ^ dstage[10].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[10].id.d1 (net)
                  0.18    0.00   12.60 ^ dstage[10].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.09    0.09   12.69 v dstage[10].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[10].id.d2 (net)
                  0.09    0.00   12.69 v dstage[10].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.05    0.34    0.52   13.21 ^ dstage[10].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.out (net)
                  0.34    0.00   13.21 ^ dstage[11].id.delayenb1/I (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.36   13.57 v dstage[11].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[11].id.d1 (net)
                  0.15    0.00   13.57 v dstage[11].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.01    0.11    0.10   13.67 ^ dstage[11].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[11].id.d2 (net)
                  0.11    0.00   13.67 ^ dstage[11].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.05    0.24    0.48   14.15 v dstage[11].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[11].id.out (net)
                  0.24    0.00   14.15 v iss.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.06    0.16    0.49   14.64 ^ iss.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.in (net)
                  0.00    0.00   14.64 ^ dstage[0].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.32   14.96 v dstage[0].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.out (net)
                  0.24    0.00   14.96 v dstage[1].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.05    0.14    0.47   15.42 ^ dstage[1].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[1].id.out (net)
                  0.37    0.00   15.42 ^ dstage[2].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.05    0.12    0.38   15.80 v dstage[2].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[2].id.out (net)
                  0.25    0.00   15.80 v dstage[3].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.13    0.46   16.26 ^ dstage[3].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[3].id.out (net)
                  0.34    0.00   16.26 ^ dstage[4].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.05    0.12    0.37   16.63 v dstage[4].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[4].id.out (net)
                  0.25    0.00   16.63 v dstage[5].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.05    0.14    0.47   17.11 ^ dstage[5].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[5].id.out (net)
                  0.39    0.00   17.11 ^ dstage[6].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.37   17.48 v dstage[6].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[6].id.out (net)
                  0.24    0.00   17.48 v dstage[7].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.13    0.45   17.94 ^ dstage[7].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[7].id.out (net)
                  0.32    0.00   17.94 ^ dstage[8].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.05    0.11    0.37   18.31 v dstage[8].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[8].id.out (net)
                  0.24    0.00   18.31 v dstage[9].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.46   18.76 ^ dstage[9].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.in (net)
                  0.32    0.00   18.76 ^ dstage[10].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.05    0.11    0.37   19.13 v dstage[10].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.out (net)
                  0.24    0.00   19.13 v dstage[11].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.05    0.13    0.46   19.59 ^ dstage[11].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[11].id.out (net)
                  0.34    0.00   19.59 ^ iss.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.15    0.40   20.00 v iss.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         iss.d1 (net)
                  0.15    0.00   20.00 v iss.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.16    0.15   20.14 ^ iss.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         iss.d2 (net)
                  0.16    0.00   20.14 ^ iss.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     4    0.06    0.30    0.54   20.69 v iss.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.in (net)
                  0.00    0.00   20.69 v ibufp00/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.04    0.27    0.18   20.86 ^ ibufp00/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         c[0] (net)
                  0.27    0.00   20.86 ^ ibufp01/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     1    0.01    0.07    0.06   20.92 v ibufp01/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                                         net30 (net)
                  0.07    0.00   20.92 v output30/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.01    0.20    2.17   23.09 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[0] (net)
                  0.20    0.00   23.09 v clockp[0] (out)
                                 23.09   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
4.73744010925293

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9110

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.25934314727783203

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.32179999351501465

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8059

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.71e-03   5.34e-04   1.37e-08   2.25e-03 100.0%
Clock                  0.00e+00   0.00e+00   1.97e-09   1.97e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.71e-03   5.34e-04   1.57e-08   2.25e-03 100.0%
                          76.2%      23.8%       0.0%
