./internal_logic_analyzer/Vinternal_logic_analyzer_top.vcd

Start of next clock cycle !
Clock Updated !
uut->o_data = 0 , num_of_clk_passed = 1
counter = 1
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 1
raddr = 0
this_addr = 0
shift_reg[0] = 1
shift_reg[1] = 0
data = 0
i_trigger = 0
Printing buffer data !
0 0 0 0 0 0 0 0 

Start of next clock cycle !
Clock Updated !
uut->o_data = 0 , num_of_clk_passed = 2
counter = 2
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 2
shift_reg[1] = 1
data = 1
i_trigger = 0
Printing buffer data !
0 0 0 0 0 0 0 0 

Start of next clock cycle !
Clock Updated !
uut->o_data = 0 , num_of_clk_passed = 3
counter = 3
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 3
raddr = 0
this_addr = 2
shift_reg[0] = 3
shift_reg[1] = 2
data = 2
i_trigger = 0
Printing buffer data !
0 0 1 0 0 0 0 0 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 4
counter = 4
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 4
raddr = 0
this_addr = 3
shift_reg[0] = 4
shift_reg[1] = 3
data = 3
i_trigger = 0
Printing buffer data !
0 0 1 2 0 0 0 0 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 5
counter = 5
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 5
raddr = 0
this_addr = 4
shift_reg[0] = 5
shift_reg[1] = 4
data = 4
i_trigger = 0
Printing buffer data !
0 0 1 2 3 0 0 0 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 6
counter = 6
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 6
raddr = 0
this_addr = 5
shift_reg[0] = 6
shift_reg[1] = 5
data = 5
i_trigger = 0
Printing buffer data !
0 0 1 2 3 4 0 0 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 7
counter = 7
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 7
raddr = 0
this_addr = 6
shift_reg[0] = 7
shift_reg[1] = 6
data = 6
i_trigger = 0
Printing buffer data !
0 0 1 2 3 4 5 0 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 8
counter = 8
uut->o_primed = 1
triggered = 0
stopped = 0
waddr = 0
raddr = 0
this_addr = 7
shift_reg[0] = 8
shift_reg[1] = 7
data = 7
i_trigger = 0
Printing buffer data !
0 0 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 9
counter = 9
uut->o_primed = 1
triggered = 0
stopped = 0
waddr = 1
raddr = 0
this_addr = 0
shift_reg[0] = 9
shift_reg[1] = 8
data = 8
i_trigger = 1
Printing buffer data !
7 0 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 10
counter = 10
uut->o_primed = 1
triggered = 1
stopped = 0
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 10
shift_reg[1] = 9
data = 9
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 8 , num_of_clk_passed = 11
counter = 11
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 0
this_addr = 2
shift_reg[0] = 11
shift_reg[1] = 10
data = 10
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 9 , num_of_clk_passed = 12
counter = 12
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 1
this_addr = 3
shift_reg[0] = 12
shift_reg[1] = 11
data = 11
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 13
counter = 13
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 2
this_addr = 4
shift_reg[0] = 13
shift_reg[1] = 12
data = 12
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 14
counter = 14
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 3
this_addr = 5
shift_reg[0] = 14
shift_reg[1] = 13
data = 13
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 15
counter = 15
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 4
this_addr = 6
shift_reg[0] = 15
shift_reg[1] = 14
data = 14
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 16
counter = 16
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 5
this_addr = 7
shift_reg[0] = 16
shift_reg[1] = 15
data = 15
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 17
counter = 17
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 6
this_addr = 0
shift_reg[0] = 17
shift_reg[1] = 16
data = 16
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 18
counter = 18
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 7
this_addr = 1
shift_reg[0] = 18
shift_reg[1] = 17
data = 17
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 8 , num_of_clk_passed = 19
counter = 19
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 0
this_addr = 2
shift_reg[0] = 19
shift_reg[1] = 18
data = 18
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 9 , num_of_clk_passed = 20
counter = 20
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 1
this_addr = 3
shift_reg[0] = 20
shift_reg[1] = 19
data = 19
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 21
counter = 21
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 2
this_addr = 4
shift_reg[0] = 21
shift_reg[1] = 20
data = 20
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 22
counter = 22
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 3
this_addr = 5
shift_reg[0] = 22
shift_reg[1] = 21
data = 21
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 23
counter = 23
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 4
this_addr = 6
shift_reg[0] = 23
shift_reg[1] = 22
data = 22
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 24
counter = 24
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 5
this_addr = 7
shift_reg[0] = 24
shift_reg[1] = 23
data = 23
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 25
counter = 25
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 6
this_addr = 0
shift_reg[0] = 25
shift_reg[1] = 24
data = 24
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 26
counter = 26
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 7
this_addr = 1
shift_reg[0] = 26
shift_reg[1] = 25
data = 25
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 8 , num_of_clk_passed = 27
counter = 27
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 3
raddr = 0
this_addr = 2
shift_reg[0] = 27
shift_reg[1] = 26
data = 26
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 
uut->reset = 1

Start of next clock cycle !
Clock Updated !
uut->reset = 0
uut->o_data = 9 , num_of_clk_passed = 1
counter = 1
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 0
raddr = 0
this_addr = 3
shift_reg[0] = 1
shift_reg[1] = 27
data = 26
i_trigger = 0
Printing buffer data !
7 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 2
counter = 2
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 1
raddr = 0
this_addr = 0
shift_reg[0] = 2
shift_reg[1] = 1
data = 27
i_trigger = 0
Printing buffer data !
26 8 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 26 , num_of_clk_passed = 3
counter = 3
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 3
shift_reg[1] = 2
data = 1
i_trigger = 0
Printing buffer data !
26 27 9 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 27 , num_of_clk_passed = 4
counter = 4
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 3
raddr = 0
this_addr = 2
shift_reg[0] = 4
shift_reg[1] = 3
data = 2
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 5
counter = 5
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 4
raddr = 0
this_addr = 3
shift_reg[0] = 5
shift_reg[1] = 4
data = 3
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 6
counter = 6
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 5
raddr = 0
this_addr = 4
shift_reg[0] = 6
shift_reg[1] = 5
data = 4
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 7
counter = 7
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 6
raddr = 0
this_addr = 5
shift_reg[0] = 7
shift_reg[1] = 6
data = 5
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 8
counter = 8
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 7
raddr = 0
this_addr = 6
shift_reg[0] = 8
shift_reg[1] = 7
data = 6
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 9
counter = 9
uut->o_primed = 1
triggered = 0
stopped = 0
waddr = 0
raddr = 0
this_addr = 7
shift_reg[0] = 9
shift_reg[1] = 8
data = 7
i_trigger = 1
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 10
counter = 10
uut->o_primed = 1
triggered = 1
stopped = 0
waddr = 1
raddr = 0
this_addr = 0
shift_reg[0] = 10
shift_reg[1] = 9
data = 8
i_trigger = 0
Printing buffer data !
7 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 11
counter = 11
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 11
shift_reg[1] = 10
data = 9
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 8 , num_of_clk_passed = 12
counter = 12
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 1
this_addr = 2
shift_reg[0] = 12
shift_reg[1] = 11
data = 10
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 13
counter = 13
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 2
this_addr = 3
shift_reg[0] = 13
shift_reg[1] = 12
data = 11
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 14
counter = 14
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 3
this_addr = 4
shift_reg[0] = 14
shift_reg[1] = 13
data = 12
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 15
counter = 15
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 4
this_addr = 5
shift_reg[0] = 15
shift_reg[1] = 14
data = 13
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 16
counter = 16
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 5
this_addr = 6
shift_reg[0] = 16
shift_reg[1] = 15
data = 14
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 17
counter = 17
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 6
this_addr = 7
shift_reg[0] = 17
shift_reg[1] = 16
data = 15
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 18
counter = 18
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 7
this_addr = 0
shift_reg[0] = 18
shift_reg[1] = 17
data = 16
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 19
counter = 19
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 19
shift_reg[1] = 18
data = 17
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 8 , num_of_clk_passed = 20
counter = 20
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 1
this_addr = 2
shift_reg[0] = 20
shift_reg[1] = 19
data = 18
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 21
counter = 21
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 2
this_addr = 3
shift_reg[0] = 21
shift_reg[1] = 20
data = 19
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 22
counter = 22
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 3
this_addr = 4
shift_reg[0] = 22
shift_reg[1] = 21
data = 20
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 23
counter = 23
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 4
this_addr = 5
shift_reg[0] = 23
shift_reg[1] = 22
data = 21
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 24
counter = 24
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 5
this_addr = 6
shift_reg[0] = 24
shift_reg[1] = 23
data = 22
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 25
counter = 25
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 6
this_addr = 7
shift_reg[0] = 25
shift_reg[1] = 24
data = 23
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 26
counter = 26
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 7
this_addr = 0
shift_reg[0] = 26
shift_reg[1] = 25
data = 24
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 27
counter = 27
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 27
shift_reg[1] = 26
data = 25
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 
uut->reset = 1

Start of next clock cycle !
Clock Updated !
uut->reset = 0
uut->o_data = 8 , num_of_clk_passed = 1
counter = 1
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 0
raddr = 0
this_addr = 2
shift_reg[0] = 1
shift_reg[1] = 27
data = 26
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 2
counter = 2
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 1
raddr = 0
this_addr = 0
shift_reg[0] = 2
shift_reg[1] = 1
data = 27
i_trigger = 0
Printing buffer data !
26 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 26 , num_of_clk_passed = 3
counter = 3
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 3
shift_reg[1] = 2
data = 1
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 27 , num_of_clk_passed = 4
counter = 4
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 3
raddr = 0
this_addr = 2
shift_reg[0] = 4
shift_reg[1] = 3
data = 2
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 5
counter = 5
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 4
raddr = 0
this_addr = 3
shift_reg[0] = 5
shift_reg[1] = 4
data = 3
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 6
counter = 6
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 5
raddr = 0
this_addr = 4
shift_reg[0] = 6
shift_reg[1] = 5
data = 4
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 7
counter = 7
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 6
raddr = 0
this_addr = 5
shift_reg[0] = 7
shift_reg[1] = 6
data = 5
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 8
counter = 8
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 7
raddr = 0
this_addr = 6
shift_reg[0] = 8
shift_reg[1] = 7
data = 6
i_trigger = 0
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 9
counter = 9
uut->o_primed = 1
triggered = 0
stopped = 0
waddr = 0
raddr = 0
this_addr = 7
shift_reg[0] = 9
shift_reg[1] = 8
data = 7
i_trigger = 1
Printing buffer data !
26 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 10
counter = 10
uut->o_primed = 1
triggered = 1
stopped = 0
waddr = 1
raddr = 0
this_addr = 0
shift_reg[0] = 10
shift_reg[1] = 9
data = 8
i_trigger = 0
Printing buffer data !
7 27 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 11
counter = 11
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 11
shift_reg[1] = 10
data = 9
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 8 , num_of_clk_passed = 12
counter = 12
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 1
this_addr = 2
shift_reg[0] = 12
shift_reg[1] = 11
data = 10
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 13
counter = 13
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 2
this_addr = 3
shift_reg[0] = 13
shift_reg[1] = 12
data = 11
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 14
counter = 14
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 3
this_addr = 4
shift_reg[0] = 14
shift_reg[1] = 13
data = 12
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 15
counter = 15
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 4
this_addr = 5
shift_reg[0] = 15
shift_reg[1] = 14
data = 13
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 16
counter = 16
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 5
this_addr = 6
shift_reg[0] = 16
shift_reg[1] = 15
data = 14
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 17
counter = 17
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 6
this_addr = 7
shift_reg[0] = 17
shift_reg[1] = 16
data = 15
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 18
counter = 18
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 7
this_addr = 0
shift_reg[0] = 18
shift_reg[1] = 17
data = 16
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 19
counter = 19
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 19
shift_reg[1] = 18
data = 17
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 8 , num_of_clk_passed = 20
counter = 20
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 1
this_addr = 2
shift_reg[0] = 20
shift_reg[1] = 19
data = 18
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 1 , num_of_clk_passed = 21
counter = 21
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 2
this_addr = 3
shift_reg[0] = 21
shift_reg[1] = 20
data = 19
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 2 , num_of_clk_passed = 22
counter = 22
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 3
this_addr = 4
shift_reg[0] = 22
shift_reg[1] = 21
data = 20
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 3 , num_of_clk_passed = 23
counter = 23
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 4
this_addr = 5
shift_reg[0] = 23
shift_reg[1] = 22
data = 21
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 4 , num_of_clk_passed = 24
counter = 24
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 5
this_addr = 6
shift_reg[0] = 24
shift_reg[1] = 23
data = 22
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 5 , num_of_clk_passed = 25
counter = 25
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 6
this_addr = 7
shift_reg[0] = 25
shift_reg[1] = 24
data = 23
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 6 , num_of_clk_passed = 26
counter = 26
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 7
this_addr = 0
shift_reg[0] = 26
shift_reg[1] = 25
data = 24
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 

Start of next clock cycle !
Clock Updated !
uut->o_data = 7 , num_of_clk_passed = 27
counter = 27
uut->o_primed = 1
triggered = 1
stopped = 1
waddr = 2
raddr = 0
this_addr = 1
shift_reg[0] = 27
shift_reg[1] = 26
data = 25
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 
uut->reset = 1

Start of next clock cycle !
Clock Updated !
uut->reset = 0
uut->o_data = 8 , num_of_clk_passed = 1
counter = 1
uut->o_primed = 0
triggered = 0
stopped = 0
waddr = 0
raddr = 0
this_addr = 2
shift_reg[0] = 1
shift_reg[1] = 27
data = 26
i_trigger = 0
Printing buffer data !
7 8 1 2 3 4 5 6 
