rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728716515
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00100001', 0, '// LD HL,0xff7f')
('01111111', 0, 0)
('11111111', 0, 0)
('00100010', 0, '// LD (0x100),HL')
('00000000', 0, 0)
('00000001', 0, 0)
('00100001', 0, '// LD HL,0x4')
('00000100', 0, 0)
('00000000', 0, 0)
('00100010', 0, '// LD (0x102),HL')
('00000010', 0, 0)
('00000001', 0, 0)
('00100001', 0, '// LD HL,0x100')
('00000000', 0, 0)
('00000001', 0, 0)
('00110100', '(0000000100000000)=10000000,FlagZ=0,FlagPV=1,FlagS=1,FlagN=0,FlagH=1', '// INC (HL)')
('00100001', 0, '// LD HL,0x101')
('00000001', 0, 0)
('00000001', 0, 0)
('00110100', '(0000000100000001)=00000000,FlagZ=1,FlagPV=0,FlagS=0,FlagN=0,FlagH=1', '// INC (HL)')
('00100001', 0, '// LD HL,0x102')
('00000010', 0, 0)
('00000001', 0, 0)
('00110100', '(0000000100000010)=00000101,FlagZ=0,FlagPV=0,FlagS=0,FlagN=0,FlagH=0', '// INC (HL)')
('ffffffff', 0, 0)
----------------------------------------

// LD HL,0xff7f
00100001
01111111
01111111
11111111
11111111
// LD (0x100),HL
00100010
00000000
00000000
00000001
00000001


// LD HL,0x4
00100001
00000100
00000100
00000000
00000000
// LD (0x102),HL
00100010
00000010
00000010
00000001
00000001


// LD HL,0x100
00100001
00000000
00000000
00000001
00000001
// INC (HL)
00110100
01111111
01111111

✅ Test( (0000000100000000)=10000000 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=1 ) is passed.
✅ Test( FlagS=1 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// LD HL,0x101
00100001
00000001
00000001
00000001
00000001
// INC (HL)
00110100
11111111
11111111

✅ Test( (0000000100000001)=00000000 ) is passed.
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// LD HL,0x102
00100001
00000010
00000010
00000001
00000001
// INC (HL)
00110100
00000100
00000100

✅ Test( (0000000100000010)=00000101 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=0 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000011000    DEC:24
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN 0000000x
regB    :    BIN xxxxxxxx
regC    :    BIN xxxxxxxx
regD    :    BIN xxxxxxxx
regE    :    BIN xxxxxxxx
regH    :    BIN 00000001    DEC:1
regL    :    BIN 00000010    DEC:2
regPC   :    BIN 0000000000011000    DEC:24
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00001010    DEC:10
regDt   :    BIN 00000101    DEC:5
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 00000100    DEC:4
regOP   :    BIN 00110100    DEC:52
regOPo  :    BIN 00000001    DEC:1
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000000000100    DEC:4

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(0000000100000000) 10000000
(0000000100000001) 00000000
(0000000100000010) 00000101
(0000000100000011) 00000000
----------------------------------------


359000.00ns INFO     cocotb.regression                  tb_instruction passed
359000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      359000.00           0.05    6800908.47  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                359000.00           0.05    6653800.88  **
                                                        *****************************************************************************************
                                                        
