// Seed: 211676300
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    output wire id_2,
    output wor  id_3
);
  parameter id_5 = !1 < 1;
  assign module_1.id_6 = 0;
  assign id_2 = -1;
  logic id_6;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  wand  id_4,
    input  uwire id_5,
    output wire  id_6,
    input  wand  id_7,
    output wor   id_8
);
  always @(posedge id_5 or posedge id_3) begin : LABEL_0
    id_1 = #id_10(-1);
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_8,
      id_8
  );
endmodule
