[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F051C6T6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. January 2017 DocID022265 Rev 7 1/122STM32F051x4 STM32F051x6 \nSTM32F051x8\nARM®-based 32-bit MCU, 16 to 64  KB Flash, 11 timers, ADC, \n DAC and communication interfaces, 2.0-3.6 V\nDatasheet - production data\nFeatures\n•Core: ARM® 32-bit Cortex®-M0 CPU, \nfrequency up to 48 MHz\n•Memories\n– 16 to 64 Kbytes of Flash memory– 8 Kbytes of SRAM with HW parity checking\n•CRC calculation unit\n•Reset and power management\n– Digital and I/O supply: V\nDD = 2.0 V to 3.6 V\n– Analog supply: VDDA = from VDD to 3.6 V\n– Power-on/Power down reset (POR/PDR)– Programmable voltage detector (PVD)– Low power modes: Sleep, Stop, Standby–V\nBAT supply for RTC and backup registers\n•Clock management\n– 4 to 32 MHz crystal oscillator– 32 kHz oscillator for RTC with calibration– Internal 8 MHz RC with x6 PLL option– Internal 40 kHz RC oscillator \n•Up to 55 fast I/Os\n– All mappable on external interrupt vectors– Up to 36 I/Os with 5 V tolerant capability\n•5-channel DMA controller\n•One 12-bit, 1.0 µs ADC (up to 16 channels) \n– Conversion range: 0 to 3.6 V– Separate analog supply from 2.4 up to 3.6\n•One 12-bit DAC channel\n•Two fast low-power analog comparators with \nprogrammable input and output\n•Up to 18 capacitive sensing channels \nsupporting touchkey, li near and rotary touch \nsensors\n•Up to 11 timers\n– One 16-bit 7-channel advanced-control \ntimer for 6 channels PWM output, with deadtime generation and emergency stop\n– One 32-bit and one 16-bit timer, with up to \n4 IC/OC, usable for IR control decoding– One 16-bit timer, with 2 IC/OC, 1 OCN, \ndeadtime generation and emergency stop\n– Two 16-bit timers, each with IC/OC and \nOCN, deadtime generation, emergency stop and modulator gate for IR control\n– One 16-bit timer with 1 IC/OC – Independent and system watchdog timers– SysTick timer: 24-bit downcounter– One 16-bit basic timer to drive the DAC\n•Calendar RTC with alarm and periodic wakeup \nfrom Stop/Standby \n•Communication interfaces\n– Up to two I\n2C interfaces, one supporting \nFast Mode Plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus and wakeup \nfrom Stop mode\n– Up to two USARTs supporting master \nsynchronous SPI and modem control, one with ISO7816 interface, LIN, IrDA \ncapability, auto baud rate detection and \nwakeup feature\n– Up to two SPIs (18 Mbit/s) with 4 to 16 \nprogrammable bit frame, one with I\n2S \ninterface multiplexed\n•HDMI CEC interface, wakeup on header \nreception\n•Serial wire debug (SWD)\n•96-bit unique ID\n•All packages ECOPACK®2\n          Table 1. Device summary\nReference Part number\nSTM32F051xxSTM32F051C4, STM32F051K4, STM32F051R4\nSTM32F051C6, STM32F051K6, STM32F051R6STM32F051C8, STM32F051K8, STM32F051R8, \nSTM32F051T8LQFP64 10x10 mm\nLQFP48 7x7 mmUFQFPN48 7x7 mm UFBGA64\n5x5 mm\nLQFP32 7x7 mm)%*$\nUFQFPN32 5x5 mmWLCSP36\n2.6x2.7 mm\nwww.st.com\nContents STM32F051x4 STM32F051x6 STM32F051x8\n2/122 DocID022265 Rev 7Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.1 ARM®-Cortex®-M0 core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.2 Memories  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.3 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.4 Cyclic redundancy check calculation unit (CRC)  . . . . . . . . . . . . . . . . . . . 143.5 Power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.5.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.5.2 Power supply supervisors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143.5.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.5.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.6 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.8 Direct memory access controller (DMA) . . . . . . . . . . . . . . . . . . . . . . . . . . 173.9 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.9.1 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 17\n3.9.2 Extended interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . 17\n3.10 Analog-to-digital converter (ADC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.10.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.10.2 Internal voltage reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.10.3 VBAT battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.11 Digital-to-analog converter (DAC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.12 Comparators (COMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.13 Touch sensing controller (TSC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.14 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.14.1 Advanced-control timer (TIM1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.14.2 General-purpose timers (TIM2, 3, 14, 15 , 16, 17) . . . . . . . . . . . . . . . . . 22\n3.14.3 Basic timer TIM6  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.14.4 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223.14.5 System window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nDocID022265 Rev 7 3/122STM32F051x4 STM32F051x6 STM32F051x8 Contents\n43.14.6 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.15 Real-time clock (RTC) and backup registers  . . . . . . . . . . . . . . . . . . . . . . 23\n3.16 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.17 Universal synchronous/asynchronous receiver/transmitter (USART)  . . . 25\n3.18 Serial peripheral interface (SPI) / Inter-integrated sound interface (I2S)  . 26\n3.19 High-definition multimedia interface (HDMI) - consumer  \nelectronics control (CEC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.20 Serial wire debug port (SW-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n4 Pinouts and pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n6.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n6.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 47\n6.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 48\n6.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\n6.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\n6.3.6 Wakeup time from low-power mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . 596.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\n6.3.8 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\n6.3.9 PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\n6.3.10 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\n6.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 676.3.12 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\n6.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nContents STM32F051x4 STM32F051x6 STM32F051x8\n4/122 DocID022265 Rev 76.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.3.15 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 756.3.16 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n6.3.17 DAC electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n6.3.18 Comparator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n6.3.19 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.3.20 V\nBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.3.21 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.3.22 Communication interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n7.1 UFBGA64 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n7.2 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\n7.3 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\n7.4 UFQFPN48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1007.5 WLCSP36 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\n7.6 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\n7.7 UFQFPN32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1087.8 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112\n7.8.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\n7.8.2 Selecting the product temperature range  . . . . . . . . . . . . . . . . . . . . . . 112\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nDocID022265 Rev 7 5/122STM32F051x4 STM32F051x6 STM32F051x8 List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32F051xx family device feat ures and peripheral count. . . . . . . . . . . . . . . . . . . . . . . . 11\nTable 3. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 4. Internal voltage reference calibrati on values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 5. Capacitive sensing GPIOs available on STM32F05 1xx devices  . . . . . . . . . . . . . . . . . . . . 20\nTable 6. Effective number of capacitive sensing chann els on STM32F051xx . . . . . . . . . . . . . . . . . 20\nTable 7. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 21\nTable 8. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nTable 9. STM32F051xx I2C implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nTable 10. STM32F051xx USART implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nTable 11. STM32F051xx SPI/I2S implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 12. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nTable 13. Pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 31\nTable 14. Alternate functions selected through GPIOA_AF R registers for port A  . . . . . . . . . . . . . . . 37\nTable 15. Alternate functions selected through GPIOB_AF R registers for port B  . . . . . . . . . . . . . . . 38\nTable 16. STM32F051xx peripheral register boundary addresse s. . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 17. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 18. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 19. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 46\nTable 20. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 47\nTable 21. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48Table 22. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 23. Programmable voltage detector characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 24. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 9\nTable 25. Typical and maximum current consumption from V\nDD at 3.6 V . . . . . . . . . . . . . . . . . . . . . 50\nTable 26. Typical and maximum current consumption from the VDDA supply   . . . . . . . . . . . . . . . . . 51\nTable 27. Typical and maximum current consumption in Stop and Standby modes   . . . . . . . . . . . . 52\nTable 28. Typical and maximum current consumption from the VBAT supply. . . . . . . . . . . . . . . . . . . 53\nTable 29. Typical current consumption, code executing from Flash memory,  \n running from HSE 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nTable 30. Switching output I/O current cons umption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 31. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 57\nTable 32. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59Table 33. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 34. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nTable 35. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 36. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\nTable 37. HSI oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\nTable 38. HSI14 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nTable 39. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 40. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 66\nTable 41. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 42. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nTable 43. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nTable 44. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 68\nTable 45. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 46. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 69\nTable 47. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nList of tables STM32F051x4 STM32F051x6 STM32F051x8\n6/122 DocID022265 Rev 7Table 48. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 70\nTable 49. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 73\nTable 50. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 51. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 75\nTable 52. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 53. RAIN max for fADC = 14 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nTable 54. ADC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 55. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nTable 56. Comparator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 57. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 58. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 59. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 84\nTable 60. IWDG min/max timeout period at 40 kHz (LSI). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nTable 61. WWDG min/max timeout value at 48 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nTable 62. I2C analog filter characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 63. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 64. I2S characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 65. UFBGA64 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91Table 66. UFBGA64 recommended PCB design rules. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92Table 67. LQFP64 package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 68. LQFP48 package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 69. UFQFPN48 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101Table 70. WLCSP36 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103Table 71. WLCSP36 recommended PCB design rules  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\nTable 72. LQFP32 package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nTable 73. UFQFPN32 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110Table 74. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  112\nTable 75. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  115\nTable 76. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nDocID022265 Rev 7 7/122STM32F051x4 STM32F051x6 STM32F051x8 List of figures\n8List of figures\nFigure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 12\nFigure 2. Clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 16\nFigure 3. LQFP64 package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 27\nFigure 4. UFBGA64 package pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 28\nFigure 5. LQFP48 package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 28\nFigure 6. UFQFPN48 package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nFigure 7. WLCSP36 package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 29\nFigure 8. LQFP32 package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 30\nFigure 9. UFQFPN32 package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nFigure 10. STM32F051x8 memory map     . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nFigure 11. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 42\nFigure 12. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 13. Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nFigure 14. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nFigure 15. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nFigure 16. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nFigure 17. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\nFigure 18. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nFigure 19. HSI oscillator accuracy char acterization results for soldered parts  . . . . . . . . . . . . . . . . . . 64\nFigure 20. HSI14 oscillator accuracy charac terization results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nFigure 21. TC and TTa I/O input characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nFigure 22. Five volt tolerant (FT and FTf) I/O input characte ristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nFigure 23. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 75\nFigure 24. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nFigure 25. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 79\nFigure 26. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79Figure 27. 12-bit buffered / non-buffered DAC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 81\nFigure 28. Maximum V\nREFINT  scaler startup time from power down . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 29. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87Figure 30. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87Figure 31. SPI timing diagram - master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  88\nFigure 32. I\n2S slave timing diagram (Philips protocol) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\nFigure 33. I2S master timing diagram (Ph ilips protocol). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nFigure 34. UFBGA64 package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nFigure 35. Recommended footprint for UFBGA64 package  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nFigure 36. UFBGA64 package marking example  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nFigure 37. LQFP64 package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nFigure 38. Recommended footprint for LQFP64 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nFigure 39. LQFP64 package marking example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nFigure 40. LQFP48 package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nFigure 41. Recommended footprint for LQFP48 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nFigure 42. LQFP48 package marking example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nFigure 43. UFQFPN48 package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  100\nFigure 44. Recommended footprint for UFQFPN48 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nFigure 45. UFQFPN48 package marking example  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nFigure 46. WLCSP36 package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nFigure 47. Recommended pad footprint for WLCSP36 package. . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\nFigure 48. WLCSP36 package marking example  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nList of figures STM32F051x4 STM32F051x6 STM32F051x8\n8/122 DocID022265 Rev 7Figure 49. LQFP32 package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nFigure 50. Recommended footprint for LQFP32 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nFigure 51. LQFP32 package marking example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108\nFigure 52. UFQFPN32 package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  109\nFigure 53. Recommended footprint for UFQFPN32 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nFigure 54. UFQFPN32 package marking example  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nFigure 55.  LQFP64 PD max versus TA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114\nDocID022265 Rev 7 9/122STM32F051x4 STM32F051x6 STM32F051x8 Introduction\n261 Introduction\nThis datasheet provides the ordering informat ion and mechanical devic e characteristics of \nthe STM32F051xx microcontrollers.\nThis document should be read in conjunct ion with the STM32F0xxxx reference manual \n(RM0091). The reference manual is available from the STMicroelectronics website www.st.com .\nFor information on the ARM® Cortex®-M0 core, please refer to the Cortex®-M0 Technical \nReference Manual, available from the www.arm.com website.\n          \n \nDescription STM32F051x4 STM32F051x6 STM32F051x8\n10/122 DocID022265 Rev 72 Description\nThe STM32F051xx microcontrollers incorporate the high-performance ARM® Cortex®-M0 \n32-bit RISC core operating at up to 48  MHz frequency, high-speed embedded memories (up \nto 64  Kbytes of Flash memory and 8 Kbytes of SR AM), and an extensiv e range of enhanced \nperipherals and I/Os. All devices offer standard communication interfaces (up to two I2Cs, \nup to two SPIs, one I2S, one HDMI CEC and up to two U SARTs), one 12-bit ADC, one 12-bit \nDAC, six 16-bit timers, one 32-bit timer and an advanced-control PWM timer.\nThe STM32F051xx microcontrollers operate in the -40 to +85 °C and -40 to +105 °C temperature ranges, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design  of low-power applications.\nThe STM32F051xx microcontrollers include dev ices in seven different packages ranging \nfrom 32 pins to 64 pins with a die form also available upon request. Depending on the device chosen, different sets  of peripherals are included.\nThese features make the STM32F051xx microc ontrollers suitable for a wide range of \napplications such as applic ation control and user interfaces, hand-held equipment, A/V \nreceivers and digital TV, PC peripherals, gami ng and GPS platforms, industrial applications, \nPLCs, inverters, printers, scanners, al arm systems, video intercoms and HVACs.\nDocID022265 Rev 7 11/122STM32F051x4 STM32F051x6 STM32F051x8 Description\n26          Table 2. STM32F051xx family device features and peripheral count \nPeripheral STM32F051Kx STM32F051T8 STM32F051Cx STM32F051Rx\nF l a s h  m e m o r y  ( K b y t e ) 1 63 26 4 6 4 1 63 26 41 63 26 4\nSRAM (Kbyte) 8\nTimersAdvanced \ncontrol1 (16-bit)\nGeneral \npurpose5 (16-bit)\n1 (32-bit) \nBasic 1 (16-bit)\nComm. \ninterfacesSPI [I2S](1)1 [1](2)1 [1](2)1 [1](2)2 [1] 2 [1]\nI2C1(3)1(3)1(3)21(3)2\nUSART 1(4)22 1(4)21(4)2\nCEC 1\n12-bit ADC \n(number of channels)1\n(10 ext. + 3 int.)1\n(16 ext. + 3 int.)\n12-bit DAC\n(number of channels)1\n(1)\nAnalog comparator 2\nGPIOs25 (on LQFP32)\n27 (on UFQFPN32)29 39 55\nCapacitive sensing channels13 (on LQFP32)\n14 (on UFQFPN32)14 17 18\nMax. CPU frequency 48 MHz\nOperating voltage 2.0 to 3.6 V\nOperating temperatureAmbient operating temperature: -40°C to 85°C / -40°C to 105°C\nJunction temperature: -40°C to 105°C / -40°C to 125°C\nPackagesLQFP32\nUFQFPN32WLCSP36LQFP48\nUFQFPN48LQFP64\nUFBGA64\n1. The SPI1 interface can be used  either in SPI mode or in I2S audio mode.\n2. SPI2 is not present.3. I2C2 is not present.4. USART2 is not present.\nDescription STM32F051x4 STM32F051x6 STM32F051x8\n12/122 DocID022265 Rev 7Figure 1. Block diagram\n06Y\x14\x1c\x16\x14\x189\x1a3RZHU\x03GRPDLQ\x03RI\x03DQDORJ\x03EORFNV\x03\x1d 9%$7\x17\x03FKDQQHOV\n\x16\x03FRPSO\x11\x03FKDQQHOV%5.\x0f\x03(75\x03LQSXW\x03DV\x03$)#\x039\n\'\'#\x039\'\'$\n6\\VWHP\x03DQG\x03SHULSKHUDO\x03\nFORFNV\n\x19\x03JURXSV\x03RI\x03\n\x17\x03FKDQQHOV\n6<1&\n\x18\x18\x03$)\n026,\x126\'\x03\n0,62\x120&.\x03\n6&.\x12&.\x03\n166\x12:6\x03DV\x03$)\n#\x039\'\'$9\'\'$\n966$6:&/.\x03\n6:\',2\nDV\x03$)\n\x14\x19[\x03\x03\n$\'\x03LQSXW26&B,1\n26&B287\n9%$7\x03 \x03\x14\x11\x19\x18\x03WR\x03\x16\x11\x19\x039\n26&\x16\x15B,1\x03\n26&\x16\x15B287\n\x15\x037$03(5\x1057&\n\x0b$/$50\x03287\x0c#\x039%$7\n026,\x120,62\x03\n6&.\x12166\nDV\x03$)+6,\x14\x17\n+6,\n/6,3//&/.\n9\'\'\n,5B287\x03DV\x03$)\x14\x03FKDQQHO\n\x14\x03FRPSO\x0f\x03%5.\x03DV\x03$)\x14\x03FKDQQHO\n\x14\x03FRPSO\x0f\x03%5.\x03DV\x03$)\x14\x03FKDQQHO\x03DV\x03$)\x17\x03FK\x11\x0f\x03(75\x03DV\x03$)\x17\x03FK\x11\x0f\x03(75\x03DV\x03$)*3\x03\'0$\x03\n\x18\x03FKDQQHOV&257(;\x100\x13\x03&38\x03\nI0$;\x03 \x03\x17\x1b\x030+]6HULDO\x03:LUH\x03\n\'HEXJ\n19,&\n7RXFK\n6HQVLQJ\x03\x03\n&RQWUROOHU3$\'\x03\n$QDORJ\x03\nVZLWFKHV\n(;7\x11\x03,7\x03\x03:.83\n63,\x14\x12,\x156\x14\n63,\x15\n6<6&)*\x03,)\'%*0&8:LQGRZ\x03:\'*$3%$+%&5&5(6(7\x03\t\x03&/2&.\x03\n&21752/3RZHU\x03\n&RQWUROOHU;7$/\x0326&\x03\n\x17\x10\x16\x15\x030+]\n,QG\x11\x03:LQGRZ\x03:\'*65$0\x03\n\x1b\x03.%\n7HPS\x11\x03\nVHQVRU\n,) \x14\x15\x10ELW\x03$\'&57&%DFNXS\x03\nUHJ\n57&\x03LQWHUIDFH5&\x03\x14\x17\x030+]\n5&\x03\x1b\x030+]\n5&\x03\x17\x13\x03N+]3//$+%\x03GHFRGHU;7$/\x16\x15\x03N+]65$0\x03\nFRQWUROOHU%XV\x03PDWUL[\n)ODVK\x03PHPRU\\\x03LQWHUIDFH)ODVK\x03*3/\x03\nXS\x03WR\x03\x19\x17\x03.%\x03\n\x16\x15\x10ELW2EO\n9\'\'\x15\x03FKDQQHOV\n\x14\x03FRPSO\x0f\x03%5.\x03DV\x03$)\n5;\x0f\x037;\x0f&76\x0f\x03576\x0f\x03\n&.\x03DV\x03$)5;\x0f\x037;\x0f&76\x0f\x03576\x0f\x03\n&.\x03DV\x03$)\n6&/\x0f\x036\'$\x03\nDV\x03$)6&/\x0f\x036\'$\x0f\x0360%$\x03\n\x0b\x15\x13\x03P$\x03)0\x0e\x0c\x03DV\x03$)\n&(&\x03DV\x03$),\x15&\x14\n,\x15&\x15\n\x14\x15\x10ELW\x03\x03\'$&,) \'$&B287\x14\x03DV\x03$)\n#\x039\'\'$7,0(5\x03\x19*3\x03FRPSDUDWRU\x03\x14\n*3\x03FRPSDUDWRU\x03\x15,1387\x03\x0e\n,1387\x03\x10\n287387\nDV\x03$)\n#\x039\'\'$\n9\'\'$6833/<\x03\n683(59,6,2132:(5\n#\x039\'\'$#\x039\'\'9\'\'\x14\x1b\n325\n5HVHW\n,QW9\'\'\x03 \x03\x15\x03WR\x03\x16\x11\x19\x039\n966\x03\n1567\n9\'\'$\x03\n966$\n9\'\'\x03\n39\'325\x123\'592/7\x115(*\x03\n\x16\x11\x16\x039\x03WR\x03\x14\x11\x1b\x039\n86$57\x1586$57\x14\n+\'0,\x10&(&7,0(5\x03\x14\x1a7,0(5\x03\x14\x197,0(5\x03\x14\x187,0(5\x03\x14\x177,0(5\x03\x167,0(5\x03\x15\x03\x16\x15\x10ELW3:0\x037,0(5\x03\x143$>\x14\x18\x1d\x13@ *3,2\x03SRUW\x03$\n3%>\x14\x18\x1d\x13@ *3,2\x03SRUW\x03%\n3&>\x14\x18\x1d\x13@ *3,2\x03SRUW\x03&\n*3,2\x03SRUW\x03\' 3\'\x15\n3)>\x14\x1d\x13@\n3)>\x1a\x1d\x17@*3,2\x03SRUW\x03)\nDocID022265 Rev 7 13/122STM32F051x4 STM32F051x6 STM32F051x8 Functional overview\n263 Functional overview\nFigure  1 shows the general block diagram of the STM32F051xx devices.\n3.1 ARM®-Cortex®-M0 core\nThe ARM® Cortex®-M0 is a generation of ARM 32-bit RISC processors for embedded \nsystems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.\nThe ARM® Cortex®-M0 processors feature exceptional code-efficiency, delivering the high \nperformance expected from an ARM core, with me mory sizes usually associated with 8- and \n16-bit devices.\nThe STM32F051xx devices embed ARM core and are compatible with all ARM tools and software.\n3.2 Memories\nThe device has the following features:\n• 8 Kbytes of embedded SRAM accessed (read/ write) at CPU clock speed with 0 wait \nstates and featuring embedded parity checking  with exception generation for fail-critical \napplications.\n• The non-volatile memory is divided into two arrays:\n– 16 to 64 Kbytes of embedded Flash memory for programs and data– Option bytesThe option bytes are used to write-protect the memory (with 4 KB granularity) and/or \nreadout-protect the whole memory with the following options:\n– Level 0: no readout protection– Level 1: memory readout protection, th e Flash memory cannot be read from or \nwritten to if either debug features ar e connected or boot in RAM is selected\n– Level 2: chip readout protec tion, debug features (Cortex\n®-M0 serial wire) and \nboot in RAM selection disabled\n3.3 Boot modes\nAt startup, the boot pin and boot selector opti on bit are used to select one of the three boot \noptions:\n• boot from User Flash memory\n• boot from System Memory\n• boot from embedded SRAM\nThe boot loader is located in System Memory. It is used to reprogram the Flash memory  by \nusing USART on pins PA14/PA15 or PA9/PA10.\nFunctional overview STM32F051x4 STM32F051x6 STM32F051x8\n14/122 DocID022265 Rev 73.4 Cyclic redundancy che ck calculation unit (CRC)\nThe CRC (cyclic redundancy check) calculation unit  is used to get a CRC code from a 32-bit \ndata word and a CRC-32 (Ethernet) polynomial.\nAmong other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared  with a reference signature generated at link-\ntime and stored at a given memory location.\n3.5 Power management\n3.5.1 Power supply schemes\n• VDD = VDDIO1  = 2.0 to 3.6 V: external power supply for I/Os (VDDIO1 ) and the internal \nregulator. It is provided externally through VDD pins.\n• VDDA = from VDD to 3.6 V: external analog power supply for ADC, DAC, Reset blocks, \nRCs and PLL (minimum voltage to be applied to VDDA is 2.4 V when the ADC or DAC \nare used). It is provided exter nally through VDDA pin. The VDDA voltage level must be \nalways greater or equal to the VDD voltage level and must be established first.\n• VBAT = 1.65 to 3.6 V: power supply for RT C, external clock 32 kHz oscillator and \nbackup registers (through power switch) when VDD is not present. \nFor more details on how to connect power pins, refer to Figure  13: Power supply scheme .\n3.5.2 Power supply supervisors\nThe device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, V\nPOR/PDR , without the need for an external reset circuit.\n• The POR monitors only the VDD supply voltage. During the startup phase it is required \nthat VDDA should arrive first and be greater than or equal to VDD.\n• The PDR monitors both the VDD and VDDA supply voltages, however the VDDA power \nsupply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the app lication design ensures that V\nDDA is higher than or \nequal to VDD.\nThe device features an embedded programmable voltage detector (PVD) that monitors the \nVDD power supply and compares it to the VPVD threshold. An interrupt can be generated \nwhen VDD drops below the VPVD threshold and/or when VDD is higher than the VPVD \nthreshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software. \n3.5.3 Voltage regulator\nThe regulator has two operating modes and it is always enabled after reset.\n• Main (MR) is used in normal operating mode (Run).\n• Low power (LPR) can be used in Stop mode where the power demand is reduced.\nDocID022265 Rev 7 15/122STM32F051x4 STM32F051x6 STM32F051x8 Functional overview\n26In Standby mode, it is put in po wer down mode. In this  mode, the regulator output is in high \nimpedance and the kernel circuitry is powered  down, inducing zero consumption (but the \ncontents of the registers and SRAM are lost).\n3.5.4 Low-power modes\nThe STM32F051xx microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup \nsources:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n• Stop  mode\nStop mode achieves very low power consumption while retaining the content of SRAM \nand registers. All clocks in the 1.8 V domain  are stopped, the PLL,  the HSI RC and the \nHSE crystal oscillators are disabled. The volt age regulator can also be put either in \nnormal or in low power mode.\nThe device can be woken up from Stop mode by any of the EXTI lines. The EXTI line \nsource can be one of the 16 external lines, the PVD output, RTC, I2C1, USART1,, COMPx or the CEC.\nThe CEC, USART1 and I2C1 peripherals can be configured to enable the HSI RC \noscillator so as to get cloc k for processing incoming data. If this is used when the \nvoltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.\n• Standby  mode\nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillato rs are also switched off. After entering \nStandby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry. \nThe device exits Standby mode when an external reset (NRST pin), an IWDG reset, a \nrising edge on the WKUP pins, or an RTC event occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop \nor Standby mode.\n3.6 Clocks and startup\nSystem clock selection is perf ormed on startup, however the internal RC 8 MHz oscillator is \nselected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in \nwhich case it is monitored for fa ilure. If failure is detected, th e system automatically switches \nback to the internal RC oscillator.  A software interrupt is genera ted if enabled. Similarly, full \ninterrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used extern al crystal, resona tor or oscillator).\nSeveral prescalers allow the ap plication to configure the fr equency of the AHB and the APB \ndomains. The maximum freq uency of the AHB and t he APB domains is 48 MHz.\nFunctional overview STM32F051x4 STM32F051x6 STM32F051x8\n16/122 DocID022265 Rev 7Figure 2. Clock tree\n3.7 General-purpose inputs/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions.06Y\x14\x1c\x1c\x16\x189\x1626&B,126&B287\n26&\x16\x15B,1\n26&\x16\x15B287\n,:\'*3//08/\n0&20DLQ\x03FORFN\nRXWSXW+&/.\n3//&/.$+%\x0f\x03FRUH\x0f\x03PHPRU\\\x0f\x03\'0$\x0f\x03\n&RUWH[\x03)&/.\x03IUHH\x10UXQ\x03FORFN\n$\'&\n\x14\x17\x030+]\x03PD[\n/6(\n/6,+6,\n+6(\n57&3//65&6:\n57&&/.\n57&6(/7,0\x14\x0f\x15\x0f\x16\x0f\x19\x0f\n\x14\x17\x0f\x14\x18\x0f\x14\x19\x0f\x14\x1a)/,7)&/.)ODVK\x03PHPRU\\\x03\nSURJUDPPLQJ\x03LQWHUIDFH\n+6,\x14\x17/6(,\x15&\x14\n86$57\x14\n/6(+6,6<6&/.3&/.6<6&/.+6,\n3&/.,\x156\x14\n&(&\n&RUWH[\x03\nV\\VWHP\x03WLPHU\x03\n$3%\x03\nSHULSKHUDOV\n35(\',9\n/6(+6(&66\n/HJHQG\nZKLWH FORFN\x03WUHH\x03FRQWURO\x03HOHPHQW\nFORFN\x03OLQH\nFRQWURO\x03OLQHEODFN FORFN\x03WUHH\x03HOHPHQW\x12\x16\x15\x17\x10\x16\x15\x030+]\n+6(\x0326&\x12\x14\x0f\x12\x15\x0f\x12\x17\x0f\n\x12\x1b\x0f\x12\x14\x19\n\x14\x17\x030+]\x035&\n+6,\x14\x17\x12\x14\x0f\x12\x15\x0f«\n«\x12\x18\x14\x15\n\x12\x14\x0f\x12\x15\x0f\x11\x11\x03\n\x11\x11\x12\x14\x19\n\x16\x15\x11\x1a\x19\x1b\x03N+]\n/6(\x0326&\n\x17\x13\x03N+]\n/6,\x035&3//\n[\x15\x0f[\x16\x0f\x11\x11\n\x11\x11\x11[\x14\x19\n[\x14\x0f\x03[\x15\x12\x1b\n86$57\x146:335(335( +35(&(&6:\n\x12\x15\x17\x17,\x15&\x146:\n6<6&/.+6, +6,\x1b\x030+]\n+6,\x035&\n\x12\x15\n&.02\'(\n&.02\'(\n3//&/.\n+6,\n+6(\n0&26<6&/.+6,\x14\x17\n/6,\n/6(\x12\x15\n7,0\x14\x17\x12\x14\x0f\x03\x12\x15\nDocID022265 Rev 7 17/122STM32F051x4 STM32F051x6 STM32F051x8 Functional overview\n26The I/O configuration can be locked if needed following a specific sequence in order to \navoid spurious writing to the I/Os registers.\n3.8 Direct memory a ccess controller (DMA)\nThe 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory \nand memory-to-peripheral transfers.\nThe DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.\nEach channel is connected to dedicated hardw are DMA requests, with support for software \ntrigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.\nDMA can be used with the main peripherals: SPIx, I2Sx, I2Cx, USARTx, all TIMx timers \n(except TIM14), DAC and ADC.\n3.9 Interrupts and events\n3.9.1 Nested vectored interrupt controller (NVIC)\nThe STM32F0xx family embeds a nested vectored interrupt controller able to handle up to \n32 maskable interrupt channels (not including the 16 interrupt lines of Cortex®-M0) and 4 \npriority levels.\n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Closely coupled NVIC core interface\n• Allows early processing of interrupts\n• Processing of late arriving higher priority interrupts\n• Support for tail-chaining\n• Processor state automatically saved\n• Interrupt entry restored on interrupt exit with no instruction overhead\nThis hardware block provides flexible interrupt management features with minimal interrupt \nlatency.\n3.9.2 Extended interrupt/event controller (EXTI)\nThe extended interrupt/event co ntroller consists of 24 edge det ector lines used to generate \ninterrupt/event requ ests and wake-up the system. Ea ch line can be  independently \nconfigured to select the trig ger event (rising edge, falling edge, both) and can be masked \nindependently. A pending register maintains t he status of the interrupt requests. The EXTI \ncan detect an external line with a pulse width shorter than the internal clock period. Up to 55 GPIOs can be connected to the 16 external interrupt lines.\n3.10 Analog-to-digita l converter (ADC)\nThe 12-bit analog-to-digital converter has up to 16 external and 3 internal (temperature \nFunctional overview STM32F051x4 STM32F051x6 STM32F051x8\n18/122 DocID022265 Rev 7sensor, voltage reference, VBAT voltage measurement) channels and performs conversions \nin single-shot or scan modes. In scan mode , automatic conversion is performed on a \nselected group of analog inputs.\nThe ADC can be served by the DMA controller.\nAn analog watchdog feature allows very precis e monitoring of the converted voltage of one, \nsome or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.\n3.10.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VSENSE that varies linearly with \ntemperature.\nThe temperature sensor is internally connec ted to the ADC_IN16 input channel which is \nused to convert the sensor output voltage into a digital value.\nThe sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nTo improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode.\n          \n3.10.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC and comparators. VREFINT  is internally connected to the ADC_IN17 input channel. The \nprecise voltage of VREFINT  is individually measured for each  part by ST during production \ntest and stored in the syste m memory area. It is accessible in read-only mode.\n          Table 3. Temperature sensor calibration values\nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at a \ntemperature of 30 °C (± 5 °C),  \nVDDA= 3.3 V (± 10 mV)0x1FFF F7B8 - 0x1FFF F7B9\nTS_CAL2TS ADC raw data acquired at a \ntemperature of 110 °C (± 5 °C),  \nVDDA= 3.3 V (± 10 mV)0x1FFF F7C2 - 0x1FFF F7C3\nTable 4. Internal voltage reference calibration values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at a \ntemperature of 30 °C (± 5 °C),  \nVDDA= 3.3 V (± 10 mV)0x1FFF F7BA - 0x1FFF F7BB\nDocID022265 Rev 7 19/122STM32F051x4 STM32F051x6 STM32F051x8 Functional overview\n263.10.3 VBAT battery voltage monitoring\nThis embedded hardware feature allows the application to measure the VBAT battery voltage \nusing the internal ADC channel ADC_IN18. As the VBAT voltage may be higher than VDDA, \nand thus outside the ADC input range, the VBAT pin is internally connected to a bridge \ndivider by 2. As a consequence, the converted digital value is half the VBAT voltage.\n3.11 Digital-to-analog converter (DAC)\nThe 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is  composed of integrated resistor strings and \nan amplifier in non-inverting configuration.\nThis digital Interface supports the following features:\n• Left or right data alignment in 12-bit mode\n• Synchronized update capability\n• DMA capability \n• External triggers for conversion\nFive DAC trigger inputs are used in the device. The DAC is triggered through the timer \ntrigger outputs and the DAC interface is generating its own DMA requests.\n3.12 Comparators (COMP)\nThe device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.\nThe reference voltage can be one of the following:\n• External I/O\n• DAC output pins\n• Internal reference voltage or submultiple (1/4, 1/2, 3/4).Refer to Table 24: Embedded \ninternal reference voltage  for the value and precision of the internal reference voltage.\nBoth comparators can wake up from STOP mode, generate interrupts and breaks for the \ntimers and can be also combined into a window comparator.\n3.13 Touch sensing controller (TSC)\nThe STM32F051xx devices provide a simple  solution for adding capacitive sensing \nfunctionality to any application. These device s offer up to 18 capacitive sensing channels \ndistributed over 6 analog I/O groups.\nCapacitive sensing technology is able to detect  the presence of a finger near a sensor which \nis protected from direct touch by a dielectric (glass, plastic ...). The capacitive variation \nintroduced by the finger (or any conduct ive object) is measured using a proven \nimplementation based on a surface charge transfer acquisition principle. It consists in charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor unt il the voltage across this capa citor has reached a specific \nthreshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the \nFunctional overview STM32F051x4 STM32F051x6 STM32F051x8\n20/122 DocID022265 Rev 7hardware touch sensing controller and only r equires few external components to operate. \nFor operation, one capacitive sensing GPIO in each group is connected to an external \ncapacitor and cannot be used as effective touch sensing channel.\nThe touch sensing controller is fully supported  by the STMTouch touch sensing firmware \nlibrary, which is free to use and allows touch sensing functionality to be implemented reliably \nin the end application.\n          Table 5. Capacitive sensing GPIO s available on STM32F051xx devices \nGroupCapacitive sensing \nsignal namePin \nnameGroupCapacitive sensing \nsignal namePin \nname\n1TSC_G1_IO1 PA0\n4TSC_G4_IO1 PA9\nTSC_G1_IO2 PA1 TSC_G4_IO2 PA10\nTSC_G1_IO3 PA2 TSC_G4_IO3 PA11TSC_G1_IO4 PA3 TSC_G4_IO4 PA12\n2TSC_G2_IO1 PA4\n5TSC_G5_IO1 PB3\nTSC_G2_IO2 PA5 TSC_G5_IO2 PB4\nTSC_G2_IO3 PA6 TSC_G5_IO3 PB6\nTSC_G2_IO4 PA7 TSC_G5_IO4 PB7\n3TSC_G3_IO1 PC5\n6TSC_G6_IO1 PB11\nTSC_G3_IO2 PB0 TSC_G6_IO2 PB12\nTSC_G3_IO3 PB1 TSC_G6_IO3 PB13TSC_G3_IO4 PB2 TSC_G6_IO4 PB14\nTable 6. Effective number of capacitive sensing channels on STM32F051xx \nAnalog I/O groupNumber of capacitive sensing channels\nSTM32F051Rx STM32F051Cx STM32F051TxSTM32F051KxU\n(UFQFPN32)STM32F051KxT\n(LQFP32)\nG 1 33333\nG 2 33333G 3 32221\nG 4 33333\nG 5 33333G 6 33000\nNumber of capacitive \nsensing channels18 17 14 14 13\nDocID022265 Rev 7 21/122STM32F051x4 STM32F051x6 STM32F051x8 Functional overview\n263.14 Timers and watchdogs\nThe STM32F051xx devices include up to six general-purpose timers, one basic timer and \nan advanced control timer.\nTable  7 compares the features of the different timers.\n          \n3.14.1 Advanced-control timer (TIM1)\nThe advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:\n• input capture\n• output compare\n• PWM generation (edge or center-aligned modes)\n• one-pulse mode output\nIf configured as a standard 16-bit timer, it has the same features as the TIMx timer. If \nconfigured as the 16-bit PW M generator, it has full modu lation capability (0-100%).\nThe counter can be frozen in debug mode.\nMany features are shared with those of the standard timers which have the same \narchitecture. The advanced control timer can t herefore work together with the other timers \nvia the Timer Link feature for sy nchronization or event chaining.Table 7. Timer feature comparison \nTimer \ntypeTimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/compare \nchannelsComplementary\noutputs\nAdvanced \ncontrolTIM1 16-bitUp, down, \nup/downinteger from \n1 to 65536Yes 4 3\nGeneral \npurposeTIM2 32-bitUp, down, \nup/downinteger from \n1 to 65536Yes 4 -\n TIM3 16-bitUp, down, \nup/downinteger from \n1 to 65536Yes 4 -\nTIM14 16-bit Upinteger from \n1 to 65536No 1 -\nTIM15 16-bit Upinteger from \n1 to 65536Yes 2 1\nTIM16\nTIM1716-bit Upinteger from \n1 to 65536Yes 1 1\nBasic TIM6 16-bit Upinteger from \n1 to 65536Yes - -\nFunctional overview STM32F051x4 STM32F051x6 STM32F051x8\n22/122 DocID022265 Rev 73.14.2 General-purpose timers (TIM2, 3, 14, 15, 16, 17)\nThere are six synchronizable general-purpose timers embedded in the STM32F051xx \ndevices (see Table  7 for differences). Each general-purpose timer can be used to generate \nPWM outputs, or as simple time base.\nTIM2, TIM3\nSTM32F051xx devices feature two synchronizabl e 4-channel general-purpose timers. TIM2 \nis based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output comp are, PWM or one-pulse mode output. This \ngives up to 12 input captures/output compares/PWMs on the largest packages.\nThe TIM2 and TIM3 general-purpose timers ca n work together or with the TIM1 advanced-\ncontrol timer via the Timer Link feature for synchronization or event chaining.\nTIM2 and TIM3 both have indepen dent DMA request generation.\nThese timers are capable of handling quadrat ure (incremental) encoder signals and the \ndigital outputs from 1 to 3 hall-effect sensors.\nTheir counters can be frozen in debug mode.\nTIM14\nThis timer is based on a 16-bit auto-re load upcounter and a 16-bit prescaler.\nTIM14 features one single channel for input capture/output compare, PWM or one-pulse \nmode output.\nIts counter can be frozen in debug mode.\nTIM15, TIM16 and TIM17\nThese timers are based on a 16-bit auto -reload upcounter and a 16-bit prescaler.\nTIM15 has two independent channels, wher eas TIM16 and TIM17 feature one single \nchannel for input capture/output compare, PWM or one-pulse mode output.\nThe TIM15, TIM16 and TIM17 timers can wo rk together, and TIM15 can also operate \nwithTIM1 via the Timer Link feature for synchronization or event chaining.\nTIM15 can be synchronized with TIM16 and TIM17.\nTIM15, TIM16 and TIM17 have a complement ary output with dead-time generation and \nindependent DMA request generation.\nTheir counters can be frozen in debug mode.\n3.14.3 Basic timer TIM6\nThis timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit time base.\n3.14.4 Independent watchdog (IWDG)\nThe independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it \noperates independently from the main clock, it can operate in Stop and Standby modes. It \nDocID022265 Rev 7 23/122STM32F051x4 STM32F051x6 STM32F051x8 Functional overview\n26can be used either as a watchdog to reset the device when a problem occurs, or as a free \nrunning timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\n3.14.5 System window watchdog (WWDG)\nThe system window watchdog is based on a 7-bit downcounter that can be set as free \nrunning. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an  early warning interrupt capability and the \ncounter can be frozen in debug mode.\n3.14.6 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndown counter. It features:\n• a 24-bit down counter\n• autoreload capability\n• maskable system interrupt generation when the counter reaches 0\n• programmable clock source (HCLK or HCLK/8)\n3.15 Real-time clock (RTC ) and backup registers\nThe RTC and the five backup registers are supplied through a switch that takes power either \non VDD supply when present or through the VBAT pin. The backup registers are five 32-bit \nregisters used to store 20 bytes of user application data when VDD power is not present. \nThey are not reset by a system or power reset, or at wake up from Standby mode.\nThe RTC is an independent BCD timer/counter. Its main features are the following:\n• calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format\n• automatic correction for 28, 29 (leap year), 30, and 31 day of the month\n• programmable alarm with wake up fr om Stop and Sta ndby mode capability\n• on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize the RTC with a master clock\n• digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal \ninaccuracy\n• two anti-tamper detection pins with programmable filter. The MCU can be woken up \nfrom Stop and Standby modes on tamper event detection\n• timestamp feature which can be used to save  the calendar content. This function can \nbe triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection\n• reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision\nFunctional overview STM32F051x4 STM32F051x6 STM32F051x8\n24/122 DocID022265 Rev 7The RTC clock sources can be:\n• a 32.768 kHz external crystal\n• a resonator or  oscillator\n• the internal low-power RC oscillato r (typical frequency of 40 kHz)\n• the high-speed external  clock divided by 32\n3.16 Inter-integrated circuit interface (I2C)\nUp to two I2C interfaces (I2C1 and I2C2) can operate  in multimaster or slave modes. Both \ncan support Standard mode (up to 100 kbit/s) and Fast mode (up to 400 kbit/s) and, I2C1 also supports Fast Mode Plus (up to 1 Mbit/s) with 20\n mA output drive.\nBoth support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.\n          \nIn addition, I2C1 provides hardware su pport for SMBUS 2.0 and PMBUS 1.1: ARP \ncapability, Host notify prot ocol, hardware CRC ( PEC) generation/verification, timeouts \nverifications and ALERT protocol management. I2C1 also has a clock domain independent \nfrom the CPU clock, allowing the I2C1 to  wake up the MCU from Stop mode on address \nmatch.\nThe I2C peripherals can be served by the DMA controller.\nRefer to Table  9 for the differences be tween I2C1 and I2C2.\n  Table 8. Comparison of I2C analog and digital filters  \nAspect Analog filter Digital filter\nPulse width of \nsuppressed spikes ≥ 50 nsProgrammable length from 1 to 15 \nI2Cx peripheral clocks\nBenefits Available in Stop mode–Extra filtering capability vs.  \nstandard requirements\n–Stable length\nDrawbacksVariations depending on \ntemperature, voltage, processWakeup from Stop on address \nmatch is not available when digital \nfilter is enabled.\nTable 9. STM32F051xx I2C implementation \nI2C features(1)I2C1 I2C2\n7-bit addressing mode X X\n10-bit addressing mode X X\nStandard mode (up to 100 kbit/s) X X\nFast mode (up to 400 kbit/s) X XFast Mode Plus (up to 1 Mbit/s) with 20 mA output drive I/Os X -\nIndependent clock X -\nDocID022265 Rev 7 25/122STM32F051x4 STM32F051x6 STM32F051x8 Functional overview\n263.17 Universal synchronous/asyn chronous receiver/transmitter \n(USART)\nThe device embeds up to two universal synchronous/asynchronous receivers/transmitters \n(USART1, USART2) which communicate at speeds of up to 6  Mbit/s.\nThey provide hardware management of the CTS, RTS and RS485 DE signals, \nmultiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capa bility and auto baud ra te feature, and has a \nclock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.\nThe USART interfaces can be served by the DMA controller.SMBus X -\nWakeup from STOP X -\n1. X = supported.Table 9. STM32F051xx I2C implementation (continued)\nI2C features(1)I2C1 I2C2\nTable 10. STM32F051xx USART implementation \nUSART modes/features(1)\n1. X = supported.USART1 USART2\nHardware flow control for modem X X\nContinuous communication using DMA X X\nMultiprocessor communication X XSynchronous mode X X\nSmartcard mode X -\nSingle-wire half-duplex communication X XIrDA SIR ENDEC block X -\nLIN mode X -\nDual clock domain and wakeup from Stop mode X -Receiver timeout interrupt X -\nModbus communication X -\nAuto baud rate detection X -\nDriver Enable X X\nFunctional overview STM32F051x4 STM32F051x6 STM32F051x8\n26/122 DocID022265 Rev 73.18 Serial peripheral interface  (SPI) / Inter-integrated sound \ninterface (I2S)\nUp to two SPIs are able to commu nicate up to 18 Mbit/s in slave and master modes in full-\nduplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. \nOne standard I2S interface (multiplexed with SPI1) supporting four different audio standards \ncan operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.\n          \n3.19 High-definition multimedia  interface (HDMI) - consumer  \nelectronics control (CEC)\nThe device embeds a HDMI-CEC controller that provides hardware support for the \nConsumer Electronics Control (CEC) protoc ol (Supplement 1 to the HDMI standard).\nThis protocol provides high-level control functions between all audiovisual products in an \nenvironment. It is specified to operate at low speeds with minimum processing and memory \noverhead. It has a clock domain independent from the CPU clock, allowing the HDMI_CEC controller to wakeup the MCU from Stop mode on data reception.\n3.20 Serial wire debug port (SW-DP)\nAn ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.Table 11. STM32F051xx SPI/I2S implementation\nSPI features(1)\n1. X = supported.SPI1 SPI2\nHardware CRC calculation X X\nRx/Tx FIFO X X\nNSS pulse mode X X\nI2S mode X -\nTI mode X X\nDocID022265 Rev 7 27/122STM32F051x4 STM32F051x6 STM32F051x8 Pinouts and pin descriptions\n364 Pinouts and pin descriptions\nFigure 3. LQFP64 package pinout\n06Y\x14\x1c\x1b\x17\x169\x157RS\x03YLHZ\n/4)3\x19\x17\x14\n\x15\x16\x17\x18\x19\x1a\n\x1b\n\x1c\x14\x13\x14\x14\x14\x15\n\x16\x19\n\x16\x18\x16\x17\x16\x16\x17\x17\n\x17\x16\x17\x15\x17\x14\x17\x13\x16\x1c\x16\x1b\x16\x1a\x18\x14\n\x17\x1c\x18\x15\n\x18\x13\x18\x1a\n\x18\x18\x18\x16\x19\x13\n\x18\x1c\x18\x1b\n\x18\x19\x18\x17\x15\x15\n\x15\x17\x15\x14\n\x15\x16\n\x15\x1b\x14\x1b\n\x15\x13\n\x15\x18\n\x15\x19\x15\x1a\x14\x1a\n\x14\x1c\x14\x16\n\x14\x17\x14\x18\x14\x19\n\x16\x15\x15\x1c\n\x16\x13\x16\x14\x17\x1b\n\x17\x1a\x17\x19\x17\x18\x19\x14\x19\x17\n\x19\x16\x19\x15\n9%$7\n3&\x14\x17\x1026&\x16\x15B,1\n3)\x13\x1026&B,1\n1567\n3&\x13\n3&\x14\n3&\x153&\x16\n966$\n9\'\'$\n3$\x133$\x143$\x15\n9\'\'\n3%\x1c\n3%\x1b\n%227\x133%\x1a\n3%\x193%\x18\n3%\x17\n3%\x16\n3\'\x15\x03\x033&\x14\x153&\x14\x143&\x14\x133$\x14\x183$\x14\x17\n3)\x1a\n3)\x19\n3$\x14\x16\n3$\x14\x15\n3$\x14\x143$\x14\x13\n3$\x1c3$\x1b\n3&\x1c\n3&\x1b\n3&\x1a\n3&\x19\n3%\x14\x18\n3%\x14\x173%\x14\x163%\x14\x153&\x14\x16\n966\n3)\x14\x1026&B2873&\x14\x18\x1026&\x16\x15B287\n3$\x18\n3$\x1a\n3&\x173&\x18\n3%\x133%\x143%\x15\n3%\x14\x133%\x14\x14\n966\n9\'\'3$\x193$\x173)\x183)\x173$\x16\nPinouts and pin descriptions STM32F051x4 STM32F051x6 STM32F051x8\n28/122 DocID022265 Rev 7Figure 4. UFBGA64 package pinout \nFigure 5. LQFP48 package pinout06Y\x16\x15\x14\x16\x179\x15$\n%\n&\n\'\n(7RS\x03YLHZ\n8)%*$\x19\x17)\n*\n+\x1b\x1a\x19\x18\x17\x16\x15\x14\n3&\x14\x17\x10\n26&\x16\x15B\n,1\n9\'\'$3&\x14\x18\x10\n26&\x16\x15B\n287\n3)\x13\x10\n26&B\n,1\n3)\x14\x10\n26&B\n287\n3&\x161567\n966$3)\x18\n3&\x153&\x14\x16\n3&\x14\n3$\x143$\x133)\x179%$7\n3$\x173$\x163%\x193%\x1c\n3%\x1a\n3&\x133%\x1b\n3$\x15\n3$\x1a3$\x19%227\x133%\x17\n3%\x18\n966\n3$\x189\'\'\n3%\x14\n3&\x173%\x16\n3%\x139\'\'9663\'\x15\n3&\x14\x15\n3&\x183$\x14\x13\n3)\x1a3)\x19\n3%\x153$\x14\x18\n3&\x14\x14\n3&\x19\n3%\x14\x143%\x14\x133%\x14\x183$\x14\x17\n3&\x14\x13\n3$\x1c\n3$\x1b\n3&\x1a\n3%\x14\x17\n3%\x14\x163%\x14\x153$\x14\x16\n3$\x14\x153$\x14\x14\n3&\x1c3&\x1b\n06Y\x14\x1c\x1b\x17\x159\x153$\x16\n3$\x173$\x183$\x193$\x1a3%\x133%\x143%\x15\n3%\x14\x13\n3%\x14\x14\n966\n9\'\'9%$7\n3&\x14\x16\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n3)\x13\x1026&B,1\n3)\x14\x1026&B287\n1567\n966$\n9\'\'$\n3$\x13\n3$\x143$\x153)\x1a\n3)\x193$\x14\x163$\x14\x15\n3$\x14\x14\n3$\x14\x133$\x1c\n3$\x1b\n3%\x14\x183%\x14\x173%\x14\x163%\x14\x153$\x14\x173$\x14\x183%\x163%\x173%\x183%\x193%\x1a%227\x133%\x1b3%\x1c9669\'\'7RS\x03YLHZ\n/4)3\x17\x1b\x14\n\x15\n\x16\x17\n\x18\n\x19\n\x1a\n\x1b\x1c\x14\x13\x14\x14\x14\x15\x16\x19\n\x16\x18\n\x16\x17\x16\x16\n\x16\x15\n\x16\x14\n\x16\x13\n\x15\x1c\x15\x1b\x15\x1a\x15\x19\x15\x18\x16\x1c\n\x16\x1a\x17\x13\n\x16\x1b\x17\x18\n\x17\x16\x17\x14\x17\x1b\n\x17\x1a\x17\x19\n\x17\x17\x17\x15\n\x15\x15\n\x15\x17\x15\x14\n\x15\x16\x14\x19\n\x14\x1b\x15\x13\x14\x16\n\x14\x17\x14\x18\n\x14\x1a\x14\x1c\nDocID022265 Rev 7 29/122STM32F051x4 STM32F051x6 STM32F051x8 Pinouts and pin descriptions\n36Figure 6. UFQFPN48 package pinout\nFigure 7. WLCSP36 package pinout\n1. The above figure shows the package in top view, c hanging from bottom view in the previous document \nversions.06Y\x16\x15\x14\x16\x189\x159%$7\n1567\n966$\n9\'\'$\n3$\x133$\x143&\x14\x16\n3&\x14\x17\x1026&\x16\x15B,1\n3)\x13\x1026&B,1\n3)\x14\x1026&B2873&\x14\x18\x1026&\x16\x15B287\n3$\x16\n3$\x173$\x183$\x193$\x1a3%\x133%\x14\n3%\x15\n3%\x14\x133%\x14\x14\n966\n9\'\'3)\x1a\n3)\x193$\x14\x16\n3$\x14\x15\n3$\x14\x143$\x14\x133$\x1c\n3$\x1b\n3%\x14\x183%\x14\x173%\x14\x163%\x14\x159\'\'\n966\n3%\x1c\n3%\x1b\n3%\x1a\n3%\x193%\x183%\x173%\x163$\x14\x183$\x14\x17\n3$\x15\n%227\x137RS\x03YLHZ\n([SRVHG\x03SDG([SRVHG\x03SDG8)4)31\x17\x1b\x17\x1b\n\x17\x1a\n\x17\x19\n\x17\x18\n\x17\x17\x17\x16\x17\x15\x17\x14\x17\x13\n\x16\n\x17\n\x18\n\x19\x1a\n\x1b\n\x1c\n\x14\x16\n\x14\x17\x14\x18\n\x14\x19\x14\x1a\x14\x1b\x14\x1c\n\x15\x13\x15\x14\x14\x13\n\x14\x14\n\x15\x15\n\x15\x16\x15\x17\x16\x1c\n\x16\x1b\x16\x1a\n\x14\x15\x14\n\x15\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\x16\x15\n\x16\x14\n\x16\x13\x15\x1c\n\x15\x1b\n\x15\x1a\x15\x19\x15\x18\n06Y\x16\x1c\x13\x15\x1b9\x16$\n%\n&\'\n(\x18\x17\x16\x15\x14\n7RS\x03YLHZ\n:/&63\x16\x19\x19\n)3&\x14\x16\n3&\x14\x17\x10\n26&\x16\x15B\n,1\n3&\x14\x18\x10\n26&\x16\x15B\n287\n966\n3%\x183$\x139\'\'\n3)\x13\x10\n26&B\n,1\n3)\x14\x10\n26&B\n287\n1567\n9\'\'$\n3$\x163%\x1a\n%227\x13\n3%\x193$\x14\n3$\x153$\x1a3%\x17\n3%\x163$\x17\n3$\x18\n3$\x19\n3%\x133$\x14\x18\n3$\x14\x173$\x14\x14\n3%\x15\n3$\x1b3%\x143$\x14\x15\n3$\x14\x163$\x14\x13\n3$\x1c\n9\'\'\n966\nPinouts and pin descriptions STM32F051x4 STM32F051x6 STM32F051x8\n30/122 DocID022265 Rev 7Figure 8. LQFP32 package pinout\nFigure 9. UFQFPN32 package pinout06Y\x16\x13\x17\x1a\x189\x153$\x16\n3$\x17\n3$\x18\n3$\x193$\x1a3%\x133%\x14\n9669\'\'\n3)\x13\x1026&B,1\n3)\x14\x1026&B287\n1567\n9\'\'$\n3$\x13\n3$\x14\n3$\x153$\x14\x17\n3$\x14\x163$\x14\x153$\x14\x143$\x14\x133$\x1c3$\x1b\n9\'\'3$\x14\x183%\x163%\x173%\x183%\x193%\x1a%227\x13966 7RS\x03YLHZ\n/4)3\x16\x15\x14\n\x15\n\x16\x17\x18\n\x19\n\x1a\x1b\x15\x17\n\x15\x16\n\x15\x15\x15\x14\x15\x13\n\x14\x1c\n\x14\x1b\x14\x1a\x15\x1c\n\x15\x1a\n\x15\x18\x16\x15\n\x16\x14\x16\x13\n\x15\x1b\n\x15\x19\x14\x15\n\x14\x17\n\x14\x19\x1c\n\x14\x13\x14\x14\n\x14\x16\n\x14\x18\n06Y\x14\x1c\x1b\x17\x179\x16([SRVHG\x03SDG3$\x16\n3$\x173$\x183$\x193$\x1a3%\x133%\x143%\x159\'\'\n3)\x13\x1026&B,1\n3)\x14\x1026&B287\n1567\n9\'\'$\n3$\x133$\x143$\x153$\x14\x17\n3$\x14\x16\n3$\x14\x153$\x14\x143$\x14\x133$\x1c3$\x1b\n9\'\'3$\x14\x183%\x163%\x173%\x183%\x193%\x1a%227\x133%\x1b7RS\x03YLHZ\n([SRVHG\x03SDG8)4)31\x16\x15\x14\n\x15\n\x16\x17\x18\x19\x1a\x1b\x15\x17\n\x15\x16\x15\x15\n\x15\x14\x15\x13\x14\x1c\x14\x1b\x14\x1a\x15\x1c\n\x15\x1a\x15\x18\x16\x15\n\x16\x14\x16\x13\n\x15\x1b\x15\x19\x14\x15\n\x14\x17\x14\x19\x1c\n\x14\x13\x14\x14\n\x14\x16\x14\x18966\x13\nDocID022265 Rev 7 31/122STM32F051x4 STM32F051x6 STM32F051x8 Pinouts and pin descriptions\n36          \n          Table 12. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets belo w the pin name, the pin function during and \nafter reset is the same as the actual pin name\nPin typeS Supply pin\nI Input-only pin\nI/O Input / output pin\nI/O structureFT 5 V-tolerant I/O\nFTf 5 V-tolerant I/O, FM+ capable\nTTa 3.3 V-tolerant I/O directly connected to ADC\nTC Standard 3.3 V I/O\nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotesUnless otherwise specified by a note, all I/Os are set as floating inputs during and after \nreset.\nPin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabled  through peripheral registers\nTable 13. Pin definitions \nPin number\nPin name \n(function upon \nreset)\nPin type\nI/O structure\nNotes Pin functionsLQFP64\nUFBGA64\nLQFP48/UFQFPN48\nWLCSP36\nLQFP32\nUFQFPN32Alternate functionsAdditional \nfunctions\n1 B2 1 - - - VBAT S - - Backup power supply\n2 A2 2 A6 - - PC13 I/O TC(1)(2)-RTC_TAMP1,\nRTC_TS,\nRTC_OUT,\nWKUP2\n3A 13B 6- -PC14-OSC32_IN\n(PC14)I/O TC(1)(2)- OSC32_IN\n4B 14C 6- -PC15-OSC32_OUT\n(PC15)I/O TC(1)(2)- OSC32_OUT\n5C 15B 52 2PF0-OSC_IN\n(PF0)I/O FT - - OSC_IN\n6D 16C 53 3PF1-OSC_OUT\n(PF1)I/O FT - - OSC_OUT\nPinouts and pin descriptions STM32F051x4 STM32F051x6 STM32F051x8\n32/122 DocID022265 Rev 77 E1 7 D5 4 4 NRST I/O RST -Device reset input / internal reset output \n(active low)\n8 E3 - - - - PC0 I/O TTa - EVENTOUT ADC_IN10\n9 E2 - - - - PC1 I/O TTa - EVENTOUT ADC_IN11\n10 F2 - - - - PC2 I/O TTa - EVENTOUT ADC_IN12\n11 G1 - - - - PC3 I/O TTa - EVENTOUT ADC_IN13\n12 F1 8 D6 16 0 VSSA S -(3)Analog ground\n13 H1 9 E5 5 5 VDDA S - - Analog power supply\n14 G2 10 F6 6 6 PA0 I/O TTa -USART2_CTS,\nTIM2_CH1_ETR,\nCOMP1_OUT,\nTSC_G1_IO1ADC_IN0,\nCOMP1_INM6,\nRTC_TAMP2,\nWKUP1\n15 H2 11 D4 7 7 PA1 I/O TTa -USART2_RTS,\nTIM2_CH2,\nTSC_G1_IO2,\nEVENTOUTADC_IN1,\nCOMP1_INP\n16 F3 12 E4 8 8 PA2 I/O TTa -USART2_TX,\nTIM2_CH3,\nTIM15_CH1,\nCOMP2_OUT,\nTSC_G1_IO3ADC_IN2,\nCOMP2_INM6\n17 G3 13 F5 9 9 PA3 I/O TTa -USART2_RX,\nTIM2_CH4,\nTIM15_CH2,\nTSC_G1_IO4ADC_IN3,\nCOMP2_INP\n18 C2 - - - - PF4 I/O FT - EVENTOUT -\n19 D2 - - - - PF5 I/O FT - EVENTOUT -\n20 H3 14 C3 10 10 PA4 I/O TTa -SPI1_NSS,\nI2S1_WS,\nUSART2_CK,\nTIM14_CH1,\nTSC_G2_IO1ADC_IN4,\nCOMP1_INM4,\nCOMP2_INM4,\nDAC_OUT1\n21 F4 15 D3 11 11 PA5 I/O TTa -SPI1_SCK,\nI2S1_CK, CEC,\nTIM2_CH1_ETR,\nTSC_G2_IO2ADC_IN5, \nCOMP1_INM5, \nCOMP2_INM5Table 13. Pin definitions (continued)\nPin number\nPin name \n(function upon \nreset)\nPin type\nI/O structure\nNotes Pin functionsLQFP64\nUFBGA64\nLQFP48/UFQFPN48\nWLCSP36\nLQFP32\nUFQFPN32Alternate functionsAdditional \nfunctions\nDocID022265 Rev 7 33/122STM32F051x4 STM32F051x6 STM32F051x8 Pinouts and pin descriptions\n3622 G4 16 E3 12 12 PA6 I/O TTa -SPI1_MISO,\nI2S1_MCK,TIM3_CH1,\nTIM1_BKIN,\nTIM16_CH1,\nCOMP1_OUT,\nTSC_G2_IO3,\nEVENTOUTADC_IN6\n23 H4 17 F4 13 13 PA7 I/O TTa -SPI1_MOSI,\nI2S1_SD,\nTIM3_CH2,\nTIM14_CH1,\nTIM1_CH1N,\nTIM17_CH1,\nCOMP2_OUT,\nTSC_G2_IO4,\nEVENTOUTADC_IN7\n24 H5 - - - - PC4 I/O TTa - EVENTOUT ADC_IN14\n25 H6 - - - - PC5 I/O TTa - TSC_G3_IO1 ADC_IN15\n26 F5 18 F3 14 14 PB0 I/O TTa -TIM3_CH3,\nTIM1_CH2N,\nTSC_G3_IO2,\nEVENTOUTADC_IN8\n27 G5 19 F2 15 15 PB1 I/O TTa -TIM3_CH4,\nTIM14_CH1,\nTIM1_CH3N,\nTSC_G3_IO3ADC_IN9\n28 G6 20 D2 - 16 PB2 I/O FT\n(4)TSC_G3_IO4 -\n29 G7 21 - - - PB10 I/O FT(5)I2C2_SCL,\nCEC,\nTIM2_CH3,\nTSC_SYNC-\n30 H7 22 - - - PB11 I/O FT(5)I2C2_SDA,\nTIM2_CH4,\nTSC_G6_IO1,\nEVENTOUT-\n31 D4 23 F1 16 0 VSS S - - Ground\n32 E4 24 E1 17 17 VDD S - - Digital power supplyTable 13. Pin definitions (continued)\nPin number\nPin name \n(function upon \nreset)\nPin type\nI/O structure\nNotes Pin functionsLQFP64\nUFBGA64\nLQFP48/UFQFPN48\nWLCSP36\nLQFP32\nUFQFPN32Alternate functionsAdditional \nfunctions\nPinouts and pin descriptions STM32F051x4 STM32F051x6 STM32F051x8\n34/122 DocID022265 Rev 733 H8 25 - - - PB12 I/O FT(5)SPI2_NSS,\nTIM1_BKIN,\nTSC_G6_IO2,\nEVENTOUT-\n34 G8 26 - - - PB13 I/O FT(5)SPI2_SCK,\nTIM1_CH1N,\nTSC_G6_IO3-\n35 F8 27 - - - PB14 I/O FT(5)SPI2_MISO,\nTIM1_CH2N,\nTIM15_CH1,\nTSC_G6_IO4-\n36 F7 28 - - - PB15 I/O FT(5)SPI2_MOSI,\nTIM1_CH3N,\nTIM15_CH1N,\nTIM15_CH2RTC_REFIN\n37 F6 - - - - PC6 I/O FT - TIM3_CH1 -\n38 E7 - - - - PC7 I/O FT - TIM3_CH2 -39 E8 - - - - PC8 I/O FT - TIM3_CH3 -\n40 D8 - - - - PC9 I/O FT - TIM3_CH4 -\n41 D7 29 E2 18 18 PA8 I/O FT -USART1_CK,\nTIM1_CH1,\nEVENTOUT,\nMCO-\n42 C7 30 D1 19 19 PA9 I/O FT -USART1_TX,\nTIM1_CH2,\nTIM15_BKIN,\nTSC_G4_IO1-\n43 C6 31 C1 20 20 PA10 I/O FT -USART1_RX,\nTIM1_CH3,\nTIM17_BKIN,\nTSC_G4_IO2-\n44 C8 32 C2 21 21 PA11 I/O FT -USART1_CTS,\nTIM1_CH4,\nCOMP1_OUT,\nTSC_G4_IO3,\nEVENTOUT-Table 13. Pin definitions (continued)\nPin number\nPin name \n(function upon \nreset)\nPin type\nI/O structure\nNotes Pin functionsLQFP64\nUFBGA64\nLQFP48/UFQFPN48\nWLCSP36\nLQFP32\nUFQFPN32Alternate functionsAdditional \nfunctions\nDocID022265 Rev 7 35/122STM32F051x4 STM32F051x6 STM32F051x8 Pinouts and pin descriptions\n3645 B8 33 A1 22 22 PA12 I/O FT -USART1_RTS,\nTIM1_ETR,\nCOMP2_OUT,\nTSC_G4_IO4,\nEVENTOUT-\n46 A8 34 B1 23 23PA13\n(SWDIO)I/O FT(6) IR_OUT,\nSWDIO-\n47 D6 35 - - - PF6 I/O FT - I2C2_SCL -\n48 E6 36 - - - PF7 I/O FT - I2C2_SDA -\n49 A7 37 B2 24 24PA14\n(SWCLK)I/O FT(6) USART2_TX,\nSWCLK-\n50 A6 38 A2 25 25 PA15 I/O FT -SPI1_NSS,\nI2S1_WS,\nUSART2_RX,\nTIM2_CH1_ETR,\nEVENTOUT-\n5 1 B 7 ---- P C 1 0 I / O F T - -\n5 2 B 6 ---- P C 1 1 I / O F T - -\n53 C5 - - - - PC12 I/O FT - -\n54 B5 - - - - PD2 I/O FT - TIM3_ETR -\n55 A5 39 B3 26 26 PB3 I/O FT -SPI1_SCK,\nI2S1_CK,\nTIM2_CH2,\nTSC_G5_IO1,\nEVENTOUT-\n56 A4 40 A3 27 27 PB4 I/O FT -SPI1_MISO,\nI2S1_MCK,\nTIM3_CH1,\nTSC_G5_IO2,\nEVENTOUT-\n57 C4 41 E6 28 28 PB5 I/O FT -SPI1_MOSI,\nI2S1_SD,\nI2C1_SMBA,\nTIM16_BKIN,\nTIM3_CH2-Table 13. Pin definitions (continued)\nPin number\nPin name \n(function upon \nreset)\nPin type\nI/O structure\nNotes Pin functionsLQFP64\nUFBGA64\nLQFP48/UFQFPN48\nWLCSP36\nLQFP32\nUFQFPN32Alternate functionsAdditional \nfunctions\nPinouts and pin descriptions STM32F051x4 STM32F051x6 STM32F051x8\n36/122 DocID022265 Rev 7          58 D3 42 C4 29 29 PB6 I/O FTf -I2C1_SCL,\nUSART1_TX,\nTIM16_CH1N,\nTSC_G5_IO3-\n59 C3 43 A4 30 30 PB7 I/O FTf -I2C1_SDA,\nUSART1_RX,\nTIM17_CH1N,\nTSC_G5_IO4-\n60 B4 44 B4 31 31 BOOT0 I B - Boot memory selection\n61 B3 45 - - 32 PB8 I/O FTf(4)(5)I2C1_SCL,\nCEC,\nTIM16_CH1,\nTSC_SYNC-\n62 A3 46 - - - PB9 I/O FTf(5)I2C1_SDA,\nIR_OUT,\nTIM17_CH1, \nEVENTOUT-\n63 D5 47 D6 32 0 VSS S - - Ground\n64 E5 48 A5 1 1 VDD S - - Digital power supply\n1. PC13, PC14 and PC15 are supplied through the power switch. Si nce the switch only sinks a limited amount of current \n(3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:  \n- The speed should not exceed 2 MHz with a maximum load of 30 pF.  \n- These GPIOs must not be used as current sources (e.g. to drive an LED).\n2. After the first RTC domain power-up, PC13, PC14 and PC15 op erate as GPIOs. Their function then depends on the content \nof the RTC registers which are not reset by the main reset. For details on how to manage these GPIOs, refer to the RTC \ndomain and RTC register descriptions in the reference manual.\n3. Distinct VSSA pin is only available on packages with 48 and mo re pins. For all other packages, the pin number corresponds \nto the VSS pin to which VSSA pad of the silicon die is connected.\n4. On the LQFP32 package, PB2 and PB8 must be set to defined levels by software, as their corresponding pads on the \nsilicon die are left unconnected. Apply the same recommendations as for unconnected pins.\n5. On the WLCSP36 package, PB8, PB9, PB10, PB11, PB12, PB13, PB14 and PB15 must be set to defined levels by \nsoftware, as their corresponding pads on  the silicon die are left unconnected. Apply the same recommendations as for \nunconnected pins.\n6. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin \nand the internal pull-down on the SWCLK pin are activated.Table 13. Pin definitions (continued)\nPin number\nPin name \n(function upon \nreset)\nPin type\nI/O structure\nNotes Pin functionsLQFP64\nUFBGA64\nLQFP48/UFQFPN48\nWLCSP36\nLQFP32\nUFQFPN32Alternate functionsAdditional \nfunctions\nSTM32F051x4 STM32F051x6 STM32F051x8\nDocID022265 Rev 7 37/122 \nTable 14. Alternate functions selected through GPIOA_AFR registers for port A \nPin name AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPA0 - USART2_CTS TIM2_CH1_ETR TSC_G1_IO1 - - COMP1_OUT\nPA1 EVENTOUT USART2_RTS TIM2_CH2 TSC_G1_IO2 - -\nPA2 TIM15_CH1 USART2_TX TIM2_CH3 TSC_G1_IO3 - - - COMP2_OUT\nPA3 TIM15_CH2 USART2_RX TIM2_CH4 TSC_G1_IO4 - - - -PA4 SPI1_NSS, I2S1_WS USART 2_CK - TSC_G2_IO1 TIM14_CH1 - - -\nPA5 SPI1_SCK, I2S1_CK CEC TIM2_CH1_ETR TSC_G2_IO2 - - - -\nPA6 SPI1_MISO, I2S1_MCK TI M3_CH1 TIM1_BKIN TSC_G2_IO 3 TIM16_CH1 EVENTOUT COMP1_OUT\nPA7 SPI1_MOSI, I2S1_SD TIM3_CH2 TIM1_CH1N TSC _G2_IO4 TIM14_CH1 TIM1 7_CH1 EVENTOUT COMP2_OUT\nPA8 MCO USART1_CK TIM1_CH1 EVENTOUT - - -\nPA9 TIM15_BKIN USART1_TX TIM1_CH2 TSC_G4_IO1 - - - -\nPA10 TIM17_BKIN USART1_RX T IM1_CH3 TSC_G4_IO2 - - - -\nPA11 EVENTOUT USART1_CTS TIM1_CH4 TSC_G4_IO3 - - - COMP1_OUT\nPA12 EVENTOUT USART1_RTS TIM1_E TR TSC_G4_IO4 - - - COMP2_OUT\nPA13 SWDIO IR_OUT - - - - -\nPA14 SWCLK USART2_TX - - - - - -\nPA15 SPI1_NSS, I2S1_WS USART2_RX TIM2_CH1_ETR EVENTOUT - - -\nSTM32F051x4 STM32F051x6 STM32F051x8\n38/122 DocID022265 Rev 7          \n    \nTable 15. Alternate functions selected through GPIOB_AFR registers for port B \nPin name AF0 AF1 AF2 AF3\nPB0 EVENTOUT TIM3_CH3 TIM1_CH2N TSC_G3_IO2\nPB1 TIM14_CH1 TIM3_CH4 TIM1_CH3N TSC_G3_IO3\nPB2 TSC_G3_IO4\nPB3 SPI1_SCK, I2S1_CK EVENTOUT TIM2_CH2 TSC_G5_IO1PB4 SPI1_MISO, I2S1_MCK TIM3 _CH1 EVENTOUT TSC_G5_IO2\nPB5 SPI1_MOSI, I2S1_SD TIM 3_CH2 TIM16_BKIN I2C1_SMBA\nPB6 USART1_TX I2C1_SCL TIM16_CH1N TSC_G5_IO3PB7 USART1_RX I2C1_SDA TIM17_CH1N TSC_G5_IO4\nPB8 CEC I2C1_SCL TIM16_CH1 TSC_SYNC\nPB9 IR_OUT I2C1_SDA TIM17_CH1 EVENTOUT\nPB10 CEC I2C2_SCL TIM2_CH3 TSC_SYNC\nPB11 EVENTOUT I2C2_SDA TIM2_CH4 TSC_G6_IO1\nPB12 SPI2_NSS EVENTOUT TIM1_BKIN TSC_G6_IO2PB13 SPI2_SCK TIM1_CH1N TSC_G6_IO3\nPB14 SPI2_MISO TIM15_CH1 TIM1_CH2N TSC_G6_IO4\nPB15 SPI2_MOSI TIM15_CH2 TIM1_CH3N TIM15_CH1N\nDocID022265 Rev 7 39/122STM32F051x4 STM32F051x6 STM32F051x8 Memory mapping\n415 Memory mapping\nTo the difference of STM32F051x8 memory map in Figure  10, the two bottom code memory \nspaces of STM32F051x4/STM32F051x6 end at 0x0000 3FFF/0x0000 7FFF and 0x0800 \n3FFF/0x0000 7FFF, respectively.\nFigure 10. STM32F051x8 memory map    \n06\x16\x15\x14\x1c\x159\x15$+%\x15\n\x13\x14\x15\x16\x17\x18\x19\x1a\x13[))))\x03))))\n3HULSKHUDOV\n65$0)ODVK\x03PHPRU\\5HVHUYHG6\\VWHP\x03PHPRU\\2SWLRQ\x03%\\WHV\x13[(\x13\x14\x13\x03\x13\x13\x13\x13\n)ODVK\x0f\x03V\\VWHP\x03\nPHPRU\\\x03RU\x0365$0\x0f\x03\nGHSHQGLQJ\x03RQ\x03%227\x03\nFRQILJXUDWLRQ\n\x13[\x13\x13\x13\x13\x03\x13\x13\x13\x13\x13[(\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[&\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[$\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x1b\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x19\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x17\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x15\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x13\x13\x13\x13\x03\x13\x13\x13\x13\x13[\x13\x1b\x13\x13\x03\x13\x13\x13\x13\x13[\x13\x1b\x13\x14\x03\x13\x13\x13\x13\x13[\x14)))\x03(&\x13\x13\x13[\x14)))\x03)\x1b\x13\x13\x13[\x14)))\x03))))\n\x13[\x13\x13\x13\x14\x03\x13\x13\x13\x135HVHUYHG\n&2\'($3%$3%\n5HVHUYHG\n\x13[\x17\x13\x13\x13\x03\x13\x13\x13\x13\x13[\x17\x13\x13\x13\x03\x1b\x13\x13\x13\x13[\x17\x13\x13\x14\x03\x13\x13\x13\x13\x13[\x17\x13\x13\x14\x03\x1b\x13\x13\x135HVHUYHG\x13[\x17\x13\x13\x15\x03\x13\x13\x13\x13$+%\x14\x13[\x17\x1b\x13\x13\x03\x13\x13\x13\x13\n5HVHUYHG\x13[\x17\x1b\x13\x13\x03\x14\x1a))\n\x13[\x17\x13\x13\x15\x03\x17\x16))&RUWH[\x100\x13\x03LQWHUQDO\x03\nSHULSKHUDOV\n5HVHUYHG\x13[\x14)))\x03)&\x13\x13\n5HVHUYHG5HVHUYHG5HVHUYHG\n5HVHUYHG5HVHUYHG5HVHUYHG5HVHUYHG\nMemory mapping STM32F051x4 STM32F051x6 STM32F051x8\n40/122 DocID022265 Rev 7          Table 16. STM32F051xx peripheral register boundary addresses \nBus Boundary address Size Peripheral\n0x4800 1800 - 0x5FFF FFFF ~384 MB Reserved\nAHB20x4800 1400 - 0x4800 17FF 1 KB GPIOF\n0x4800 1000 - 0x4800 13FF 1 KB Reserved\n0x4800 0C00 - 0x4800 0FFF 1 KB GPIOD\n0x4800 0800 - 0x4800 0BFF 1 KB GPIOC\n0x4800 0400 - 0x4800 07FF 1 KB GPIOB\n0x4800 0000 - 0x4800 03FF 1 KB GPIOA\n0x4002 4400 - 0x47FF FFFF ~128 MB Reserved\nAHB10x4002 4000 - 0x4002 43FF 1 KB TSC\n0x4002 3400 - 0x4002 3FFF 3 KB Reserved\n0x4002 3000 - 0x4002 33FF 1 KB CRC\n0x4002 2400 - 0x4002 2FFF 3 KB Reserved\n0x4002 2000 - 0x4002 23FF 1 KB Flash memory interface\n0x4002 1400 - 0x4002 1FFF 3 KB Reserved\n0x4002 1000 - 0x4002 13FF 1 KB RCC\n0x4002 0400 - 0x4002 0FFF 3 KB Reserved\n0x4002 0000 - 0x4002 03FF 1 KB DMA\n0x4001 8000 - 0x4001 FFFF 32 KB Reserved\nAPB0x4001 5C00 - 0x4001 7FFF 9 KB Reserved\n0x4001 5800 - 0x4001 5BFF 1 KB DBGMCU\n0x4001 4C00 - 0x4001 57FF 3 KB Reserved\n0x4001 4800 - 0x4001 4BFF 1 KB TIM17\n0x4001 4400 - 0x4001 47FF 1 KB TIM16\n0x4001 4000 - 0x4001 43FF 1 KB TIM15\n0x4001 3C00 - 0x4001 3FFF 1 KB Reserved\n0x4001 3800 - 0x4001 3BFF 1 KB USART1\n0x4001 3400 - 0x4001 37FF 1 KB Reserved\n0x4001 3000 - 0x4001 33FF 1 KB SPI1/I2S1\n0x4001 2C00 - 0x4001 2FFF 1 KB TIM1\n0x4001 2800 - 0x4001 2BFF 1 KB Reserved\n0x4001 2400 - 0x4001 27FF 1 KB ADC\n0x4001 0800 - 0x4001 23FF 7 KB Reserved\n0x4001 0400 - 0x4001 07FF 1 KB EXTI\n0x4001 0000 - 0x4001 03FF 1 KB SYSCFG + COMP\n0x4000 8000 - 0x4000 FFFF 32 KB Reserved\nDocID022265 Rev 7 41/122STM32F051x4 STM32F051x6 STM32F051x8 Memory mapping\n41APB0x4000 7C00 - 0x4000 7FFF 1 KB Reserved\n0x4000 7800 - 0x4000 7BFF 1 KB CEC\n0x4000 7400 - 0x4000 77FF 1 KB DAC\n0x4000 7000 - 0x4000 73FF 1 KB PWR\n0x4000 5C00 - 0x4000 6FFF 5 KB Reserved\n0x4000 5800 - 0x4000 5BFF 1 KB I2C2\n0x4000 5400 - 0x4000 57FF 1 KB I2C1\n0x4000 4800 - 0x4000 53FF 3 KB Reserved\n0x4000 4400 - 0x4000 47FF 1 KB USART2\n0x4000 3C00 - 0x4000 43FF 2 KB Reserved\n0x4000 3800 - 0x4000 3BFF 1 KB SPI2\n0x4000 3400 - 0x4000 37FF 1 KB Reserved\n0x4000 3000 - 0x4000 33FF 1 KB IWDG\n0x4000 2C00 - 0x4000 2FFF 1 KB WWDG\n0x4000 2800 - 0x4000 2BFF 1 KB RTC\n0x4000 2400 - 0x4000 27FF 1 KB Reserved\n0x4000 2000 - 0x4000 23FF 1 KB TIM14\n0x4000 1400 - 0x4000 1FFF 3 KB Reserved\n0x4000 1000 - 0x4000 13FF 1 KB TIM6\n0x4000 0800 - 0x4000 0FFF 2 KB Reserved\n0x4000 0400 - 0x4000 07FF 1 KB TIM3\n0x4000 0000 - 0x4000 03FF 1 KB TIM2Table 16. STM32F051xx peripheral register boundary addresses (continued)\nBus Boundary address Size Peripheral\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n42/122 DocID022265 Rev 76 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3 σ\n).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3.3  V. They \nare given only as design guidelines and are not tested.\nTypical ADC accuracy values are determined by characterization of a batch of samples from \na standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean ±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  11.\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  12.\n          Figure 11. Pin loading conditions Figure 12. Pin input voltage\n06\x14\x1c\x15\x14\x139\x140&8\x03SLQ\n&\x03 \x03\x18\x13\x03S)\n06\x14\x1c\x15\x14\x149\x140&8\x03SLQ\n9,1\nDocID022265 Rev 7 43/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n906.1.6 Power supply scheme\nFigure 13. Power supply scheme \nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA etc.) must be decoupled  with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of  the PCB to ensure the good functionality of \nthe device.9\'\'\n/HYHO\x03VKLIWHU,2\nORJLF.HUQHO\x03ORJLF\n\x0b&38\x0f\x03\'LJLWDO\n\t\x030HPRULHV\x0c%DFNXS\x03FLUFXLWU\\\n\x0b/6(\x0f\x0357&\x0f\n%DFNXS\x03UHJLVWHUV\x0c\n,12875HJXODWRU\n*3\x03,\x122V\x14\x11\x19\x18\x03±\x03\x16\x11\x19\x039\n\x15\x03[\x03\x14\x13\x13\x03Q)\n\x0e\x14\x03[\x03\x17\x11\x1a\x03\x97)\n\x15\x03[\x03966\x15\x03[\x039\'\'9%$7\n9&25(3RZHU\x03VZLWFK\n$\'&\x12\n\'$&$QDORJ\x1d\n\x0b5&V\x0f\x033//\x0f\x03«\x0c95()\x0e\n95()\x109\'\'$\n\x14\x13\x03Q)\n\x0e\x14\x03\x97)9\'\'$\n966$9\'\',2\x14\n06\x16\x17\x1c\x17\x179\x14\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n44/122 DocID022265 Rev 76.1.7 Current consumption measurement\nFigure 14. Current consum ption measurement scheme\n06\x14\x1c\x15\x14\x169\x149%$7\n9\'\'\n9\'\'$,\'\'\n,\'\'$,\'\'B9%$7\nDocID022265 Rev 7 45/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n906.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  17: Voltage characteristics , \nTable  18: Current characteristics  and Table  19: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of \nthe device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may af fect device reliability.\n           Table 17. Voltage characteristics(1) \n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.Symbol Ratings Min Max Unit\nVDD–VSS External main supply voltage - 0.3 4.0 V\nVDDA–VSS External analog supply voltage - 0.3 4.0 V\nVDD–VDDA Allowed voltage difference for VDD > VDDA -0 . 4 V\nVBAT–VSS External backup supply voltage - 0.3 4.0 V\nVIN(2)\n2. VIN maximum must always be respected. Refer to Table 18: Current characteristics  for the maximum \nallowed injected current values. Input voltage on FT and FTf pins VSS - 0.3 VDDIOx + 4.0(3) \n3. Valid only if the internal pull-up/pul l-down resistors are disabled. If inter nal pull-up or pull-down resistor is \nenabled, the maximum limit is 4 V. V\nInput voltage on TTa pins VSS - 0.3 4.0 V\nBOOT0 0 9.0 VInput voltage on any other pin V\nSS - 0.3 4.0 V\n|∆VDDx| Variations between different VDD power pins - 50 mV\n|VSSx - VSS|Variations between all the different ground \npins-5 0 m V\nVESD(HBM)Electrostatic discharge voltage  \n(human body model)see Section 6.3.12: Electrical \nsensitivity characteristics-\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n46/122 DocID022265 Rev 7          \n          Table 18. Current characteristics\nSymbol Ratings  Max. Unit\nΣIVDD Total current into sum of all VDD power lines (source)(1)120\nmAΣIVSS Total current out of sum of all VSS ground lines (sink)(1)-120\nIVDD(PIN) Maximum current into each  VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)-100\nIIO(PIN)Output current sunk by any I/O and control pin 25\nOutput current source by any I/O and control pin -25\nΣIIO(PIN)Total output current sunk by su m of all I/Os and control pins(2)80\nTotal output current sourced by su m of all I/Os and control pins(2)-80\nIINJ(PIN)(3)Injected current on B, FT and FTf pins -5/+0(4)\nInjected current on TC and RST pin ± 5\nInjected current on TTa pins(5)± 5\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(6)± 25\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must  always be connected to the external power supply, in the \npermitted range.\n2. This current consumption must be correctly distributed over  all I/Os and control pins. The total output current must not be \nsunk/sourced between two c onsecutive power supply pins referr ing to high pin count QFP packages.\n3. A positive injection is induced by VIN > VDDIOx  while a negative injection is induced by VIN < VSS. IINJ(PIN)  must never be \nexceeded. Refer to Table 17: Voltage characteristics  for the maximum allowed input voltage values.\n4. Positive injection is not possible on  these I/Os and does not occur for input voltages lower than the specified maximum \nvalue.\n5. On these I/Os, a positive injection is induced by VIN > VDDA. Negative injection disturbs the analog performance of the \ndevice. See note (2) below Table 54: ADC accuracy .\n6. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the positive and \nnegative injected currents (instantaneous values). \nTable 19. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nDocID022265 Rev 7 47/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n906.3 Operating conditions\n6.3.1 General operating conditions\n          \n6.3.2 Operating conditions at power-up / power-down\nThe parameters given in Table  21 are derived from tests performed under the ambient \ntemperature condition summarized in Table  20.Table 20. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 48\nMHz\nfPCLK Internal APB clock frequency - 0 48\nVDD Standard operating voltage - 2.0 3.6 V\nVDDAAnalog operating voltage  \n(ADC and DAC not used)Must have a potential equal \nto or higher than VDDVDD 3.6\nV\nAnalog operating voltage  \n(ADC and DAC used)2.4 3.6\nVBAT Backup operating voltage - 1.65 3.6 V\nVIN I/O input voltageTC and RST I/O –0.3 VDDIOx +0.3\nVTTa I/O –0.3 VDDA+0.3(1)\nFT and FTf I/O –0.3 5.5(1)\nBOOT0 0 5.5\nPDPower dissipation at TA = 85 °C \nfor suffix 6 or TA = 105 °C for \nsuffix 7(2)LQFP64 - 444\nmWLQFP48 - 364\nLQFP32 - 357\nUFQFPN32 - 526UFQFPN48 - 625\nUFBGA64 - 308\nWLCSP36 - 333\nT\nA Ambient temperature for the \nsuffix 6 versionMaximum power dissipation –40 85\n°C\nLow power dissipation(3)–40 105\nAmbient temperature for the \nsuffix 7 versionMaximum power dissipation –40 105\n°C\nLow power dissipation(3)–40 125\nTJ Junction temperature rangeSuffix 6 version –40 105\n°C\nSuffix 7 version –40 125\n1. For operation with a voltage higher than VDDIOx  + 0.3 V, the internal pull-up resistor must be disabled.\n2. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax. See Section 7.8: Thermal characteristics .\n3. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see Section 7.8: \nThermal characteristics ).\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n48/122 DocID022265 Rev 7          \n6.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table  22 are derived from tests performed under the ambient \ntemperature and supply voltage conditions summarized in Table  20: General operating \nconditions .\n           \n           Table 21. Operating conditions at power-up / power-down\nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate\n-0∞\nµs/VVDD fall time rate 20 ∞\ntVDDAVDDA rise time rate\n-0∞\nVDDA fall time rate 20 ∞\nTable 22. Embedded reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVPOR/PDR(1)\n1. The PDR detector monitors VDD and also VDDA (if kept enabled in the opti on bytes). The POR detector \nmonitors only VDD.Power on/power down \nreset thresholdFalling edge(2)\n2. The product behavior is guaranteed by design down to the minimum VPOR/PDR  value.1.80 1.88 1.96(3)\n3. Data based on characterization results, not tested in production.V\nRising edge 1.84(3)1.92 2.00 V\nVPDRhyst PDR hysteresis - - 40 - mV\ntRSTTEMPO(4)\n4. Guaranteed by design, not tested in production.Reset temporization - 1.50 2.50 4.50 ms\nTable 23. Programmable voltage detector characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVPVD0 PVD threshold 0Rising edge 2.1 2.18 2.26 V\nFalling edge 2 2.08 2.16 V\nVPVD1 PVD threshold 1Rising edge 2.19 2.28 2.37 V\nFalling edge 2.09 2.18 2.27 V\nVPVD2 PVD threshold 2Rising edge 2.28 2.38 2.48 V\nFalling edge 2.18 2.28 2.38 V\nVPVD3 PVD threshold 3Rising edge 2.38 2.48 2.58 V\nFalling edge 2.28 2.38 2.48 V\nVPVD4 PVD threshold 4Rising edge 2.47 2.58 2.69 V\nFalling edge 2.37 2.48 2.59 V\nVPVD5 PVD threshold 5Rising edge 2.57 2.68 2.79 V\nFalling edge 2.47 2.58 2.69 V\nDocID022265 Rev 7 49/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n906.3.4 Embedded reference voltage\nThe parameters given in Table  24 are derived from tests performed under the ambient \ntemperature and supply voltage conditions summarized in Table  20: General operating \nconditions .\n           \n6.3.5 Supply current characteristics\nThe current consumption is a function of several parameters and factors such as the \noperating voltage, ambient temperature, I/O pi n loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure  14: Current consumption \nmeasurement scheme .\nAll Run-mode current consumption measurements  given in this section are performed with a \nreduced code that gives a consumption equivalent to CoreMark code.VPVD6 PVD threshold 6Rising edge 2.66 2.78 2.9 V\nFalling edge 2.56 2.68 2.8 V\nVPVD7 PVD threshold 7Rising edge 2.76 2.88 3 V\nFalling edge 2.66 2.78 2.9 V\nVPVDhyst(1)PVD hysteresis - - 100 - mV\nIDD(PVD) PVD current consumption - - 0.15 0.26(1)µA\n1. Guaranteed by design, not tested in production.Table 23. Programmable voltage detector characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 24. Embedded internal reference voltage\nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +105 °C 1.2 1.23 1.25 V\ntSTARTADC_IN17 buffer startup \ntime-- - 1 0(1)µs\ntS_vrefintADC sampling time when \nreading the internal reference voltage- 4\n(1)\n1. Guaranteed by design, not tested in production.-- µ s\n∆VREFINTInternal refe rence voltage \nspread over the temperature rangeV\nDDA = 3 V - - 10(1) mV\nTCoeff Temperature coefficient - - 100(1) -100(1)ppm/°C\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n50/122 DocID022265 Rev 7Typical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time is adjusted to the fHCLK  frequency:\n– 0 wait state and Prefetch OFF from 0 to 24 MHz– 1 wait state and Prefetch ON above 24 MHz\n• When the peripherals are enabled f\nPCLK  = fHCLK\nThe parameters given in Table  25 to Table  31 are derived from tests performed under \nambient temperature and supply voltage conditions summarized in Table  20: General \noperating conditions .\n          Table 25. Typical and maximum current consumption from VDD at 3.6 V \nSymbol Parameter Conditions fHCLKAll peripherals enabled All peripherals disabled\nUnit\nTypMax @ TA(1)\nTypMax @ TA(1)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nIDDSupply \ncurrent in \nRun mode, \ncode \nexecuting \nfrom Flash \nmemoryHSE \nbypass, \nPLL on48 MHz 22.0 22.8 22.8 23.8 11.8 12.7 12.7 13.3\nmA32 MHz 15.0 15.5 15.5 16.0 7.6 8.7 8.7 9.0\n24 MHz 12.2 13.2 13.2 13.6 7.2 7.9 7.9 8.1\nHSE \nbypass, \nPLL off8 MHz 4.4 5.2 5.2 5.4 2.7 2.9 2.9 3.0\n1 MHz 1.0 1.3 1.3 1.4 0.7 0.9 0.9 0.9\nHSI clock, \nPLL on48 MHz 22.0 22.8 22.8 23.8 11.8 12.7 12.7 13.3\n32 MHz 15.0 15.5 15.5 16.0 7.6 8.7 8.7 9.0\n24 MHz 12.2 13.2 13.2 13.6 7.2 7.9 7.9 8.1\nHSI clock, \nPLL off8 MHz 4.4 5.2 5.2 5.4 2.7 2.9 2.9 3.0\nSupply \ncurrent in \nRun mode, \ncode \nexecuting \nfrom RAMHSE \nbypass, \nPLL on48 MHz 22.2 23.2(2)23.2 24.4(2)12.0 12.7(2)12.7 13.3(2)\n32 MHz 15.4 16.3 16.3 16.8 7.8 8.7 8.7 9.0\n24 MHz 11.2 12.2 12.2 12.8 6.2 7.9 7.9 8.1\nHSE \nbypass, \nPLL off8 MHz 4.0 4.5 4.5 4.7 1.9 2.9 2.9 3.0\n1 MHz 0.6 0.8 0.8 0.9 0.3 0.6 0.6 0.7\nHSI clock, \nPLL on48 MHz 22.2 23.2 23.2 24.4 12.0 12.7 12.7 13.3\n32 MHz 15.4 16.3 16.3 16.8 7.8 8.7 8.7 9.024 MHz 11.2 12.2 12.2 12.8 6.2 7.9 7.9 8.1\nHSI clock, \nPLL off8 MHz 4.0 4.5 4.5 4.7 1.9 2.9 2.9 3.0\nDocID022265 Rev 7 51/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90           IDDSupply \ncurrent in \nSleep \nmodeHSE \nbypass, \nPLL on48 MHz 14.0 15.3(2)15.3 16.0(2)2.8 3.0(2)3.0 3.2(2)\nmA32 MHz 9.5 10.2 10.2 10.7 2.0 2.1 2.1 2.3\n24 MHz 7.3 7.8 7.8 8.3 1.5 1.7 1.7 1.9\nHSE \nbypass, \nPLL off8 MHz 2.6 2.9 2.9 3.0 0.6 0.8 0.8 0.8\n1 MHz 0.4 0.6 0.6 0.6 0.2 0.4 0.4 0.4\nHSI clock, \nPLL on48 MHz 14.0 15.3 15.3 16.0 3.8 4.0 4.1 4.2\n32 MHz 9.5 10.2 10.2 10.7 2.6 2.7 2.8 2.8\n24 MHz 7.3 7.8 7.8 8.3 2.0 2.1 2.1 2.1\nHSI clock, \nPLL off8 MHz 2.6 2.9 2.9 3.0 0.6 0.8 0.8 0.8\n1. Data based on characterization results, not te sted in production unless otherwise specified.\n2. Data based on characterization results and tested in production (using one common test limit for sum of IDD and IDDA).Table 25. Typical and maximum current consumption from VDD at 3.6 V (continued)\nSymbol Parameter Conditions fHCLKAll peripherals enabled All peripherals disabled\nUnit\nTypMax @ TA(1)\nTypMax @ TA(1)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nTable 26. Typical and maximum current consumption from the VDDA supply  \nSymbol ParameterConditions\n(1) fHCLK VDDA = 2.4 V  VDDA = 3.6 V\nUnit\nTypMax @ TA(2)\nTypMax @ TA(2)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nIDDASupply \ncurrent in \nRun or \nSleep \nmode, \ncode \nexecuting \nfrom Flash \nmemory or \nRAMHSE \nbypass, \nPLL on48 MHz 150 170(3)178 182(3)164 183(3)195 198(3)\nµA32 MHz 104 121 126 128 113 129 135 138\n24 MHz 82 96 100 103 88 102 106 108\nHSE \nbypass, \nPLL off8 MHz 2.0 2.7 3.1 3.3 3.5 3.8 4.1 4.4\n1 MHz 2.0 2.7 3.1 3.3 3.5 3.8 4.1 4.4\nHSI clock, \nPLL on48 MHz 220 240 248 252 244 263 275 278\n32 MHz 174 191 196 198 193 209 215 21824 MHz 152 167 173 174 168 183 190 192\nHSI clock, \nPLL off8 MHz 72 79 82 83 83.5 91 94 95\n1. Current consumption from the VDDA supply is independent of whether the digita l peripherals are enabled or disabled, being \nin Run or Sleep mode or executing from Flash memory  or RAM. Furthermore, when the PLL is off, IDDA is independent of \nclock frequencies.\n2. Data based on characterization results, not tested in production unless otherwise specified.\n3. Data based on characterization results and tested in production (using one common test limit for sum of IDD and IDDA).\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n52/122 DocID022265 Rev 7          Table 27. Typical and maximum current consumption in Stop and Standby modes  \nSym-\nbolPara-\nmeterConditionsTyp @VDD (VDD = VDDA)M a x(1)\nUnit\n2.0 V 2.4 V 2.7 V 3.0 V 3.3 V 3.6 VTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply \ncurrent \nin Stop modeRegulator in run \nmode, all oscillators \nOFF 15 15.1 15.3 15.5 15.7 16\n(2) (2)\nµARegulator in low-\npower mode, all \noscillators OFF 3.2 3.3 3.4 3.5 3.7 4(2) (2)\nSupply \ncurrent \nin \nStandby modeLSI ON and IWDG \nON0.8 1.0 1.1 1.2 1.4 1.5 - - -\nLSI OFF and IWDG \nOFF0.7 0.8 0.9 1.0 1.1 1.3 2\n(2)2.5 3(2)\nIDDASupply \ncurrent \nin Stop mode\nVDDA monitoring ONRegulator in run mode, all \noscillators OFF 1.9 2 2.2 2.3 2.5 2.6 3.5\n(2)3.5 4.5(2)\nRegulator in low-\npower mode, all \noscillators OFF 1.9 2 2.2 2.3 2.5 2.6 3.5(2)3.5 4.5(2)\nSupply \ncurrent \nin \nStandby modeLSI ON and \nIWDG ON2.3 2.5 2.7 2.9 3.1 3.3 - - -\nLSI OFF and \nIWDG OFF1.8 1.9 2 2.2 2.3 2.5 3.5\n(2)3.5 4.5(2)\nSupply \ncurrent \nin Stop \nmode\nVDDA monitoring OFFRegulator in run mode, all oscillators OFF 1.1 1.2 1.2 1.2 1.3 1.4 - - -\nRegulator in low-\npower mode, all oscillators OFF 1.1 1.2 1.2 1.2 1.3 1.4 - - -\nSupply \ncurrent in \nStandby \nmodeLSI ON and \nIWDG ON1.5 1.6 1.7 1.8 1.9 2.0 - - -\nLSI OFF and \nIWDG OFF1 1.0 1.1 1.1 1.2 1.2 - - -\n1. Data based on characterization results, not te sted in production unless otherwise specified.\n2. Data based on characterization results and tested in  production (using one common test limit for sum of IDD and IDDA).\nDocID022265 Rev 7 53/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Typical current consumption\nThe MCU is placed under the following conditions:\n• VDD = VDDA = 3.3 V\n• All I/O pins are in analog input configuration\n• The Flash memory access time is adjusted to fHCLK  frequency: \n– 0 wait state and Prefetch OFF from 0 to 24 MHz– 1 wait state and Prefetch ON above 24 MHz\n• When the peripherals are enabled, f\nPCLK  = fHCLK\n• PLL is used for frequencies greater than 8 MHz\n• AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and \n500 kHz respectivelyTable 28. Typical and maximum current consumption from the VBAT supply \nSymbol Parameter ConditionsTyp @ VBAT Max(1)\nUnit 1.65 V\n1.8 V2.4 V\n 2.7 V\n3.3 V\n3.6 VTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDD_VBATRTC \ndomain \nsupply currentLSE & RTC ON; “Xtal \nmode”: lower driving capability; \nLSEDRV[1:0] = \'00\'0.5 0.5 0.6 0.7 0.8 0.9 1.0 1.3 1.7\nµA\nLSE & RTC ON; “Xtal \nmode” higher driving \ncapability; \nLSEDRV[1:0] = \'11\'0.8 0.8 0.9 1.0 1.1 1.2 1.3 1.6 2.1\n1. Data based on characterization results, not tested in production.\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n54/122 DocID022265 Rev 7          \nI/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption\nAll the I/Os used as inputs with pull-up ge nerate current consumpt ion when the pin is \nexternally held low. The value of this current consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table  48: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs  if an intermediate \nvoltage level is externally applie d. This current consumption is caused by the input Schmitt Table 29. Typical current consumption, code executing from Flash memory, \n running from HSE  8 MHz crystal \nSymbol Parameter fHCLKTypical consumption in \nRun mode Typical consumption in \nSleep mode\nUnit\nPeripherals \nenabledPeripherals \ndisabledPeripherals \nenabledPeripherals \ndisabled\nIDDCurrent \nconsumption \nfrom VDD \nsupply 48 MHz 23.2 13.3 13.2 3.1\nmA 36 MHz 17.6 10.3 10.1 2.6\n 32 MHz 15.6 9.3 9.0 2.4\n 24 MHz 12.1 7.4 7.0 2.0\n 16 MHz 8.4 5.1 5.0 1.6\n 8 MHz 4.5 3.0 2.8 1.1\n 4 MHz 2.8 2.0 2.0 1.1\n 2 MHz 1.9 1.5 1.5 1.0\n 1 MHz 1.5 1.3 1.3 1.0\n 500 kHz 1.2 1.2 1.1 1.0\nIDDACurrent \nconsumption \nfrom VDDA \nsupply 48 MHz 151\nμA 36 MHz 113\n 32 MHz 101 24 MHz 79\n 16 MHz 57\n 8 MHz 2.2 4 MHz 2.2\n 2 MHz 2.2\n 1 MHz 2.2\n 500 kHz 2.2\nDocID022265 Rev 7 55/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90trigger circuits used to discriminate the input va lue. Unless this spec ific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.\nCaution: Any floating input pin can also settle to an in termediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral current consumption measured previously (see \nTable  31: Peripheral current consumption ), the I/Os used by an application also contribute \nto the current consumption. When an I/O pin switches, it uses the current from the I/O \nsupply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:\nwhere\nISW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDDIOx  is the I/O supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT + CEXT + CS \nCS is the PCB board capacitance including the pad pin. \nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.ISW VDDIOx fSW C× × =\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n56/122 DocID022265 Rev 7          Table 30. Switching output I/O current consumption \nSymbol Parameter Conditions(1)\n1. CS = 7 pF (estimated value).I/O toggling \nfrequency (fSW)Typ Unit\nISWI/O current \nconsumptionVDDIOx  = 3.3 V\nC =CINT4 MHz 0.07\nmA8 MHz 0.15\n16 MHz 0.31\n24 MHz 0.53\n48 MHz 0.92\nVDDIOx  = 3.3 V\nCEXT = 0 pF\nC = CINT + CEXT+ CS4 MHz 0.18\n8 MHz 0.37\n16 MHz 0.7624 MHz 1.39\n48 MHz 2.188\nV\nDDIOx  = 3.3 V\nCEXT = 10 pF\nC = CINT + CEXT+ CS4 MHz 0.32\n8 MHz 0.64\n16 MHz 1.2524 MHz 2.23\n48 MHz 4.442\nV\nDDIOx  = 3.3 V\nCEXT = 22 pF\nC = CINT + CEXT+ CS4 MHz 0.49\n8 MHz 0.94\n16 MHz 2.38\n24 MHz 3.99\nVDDIOx  = 3.3 V\nCEXT = 33 pF\nC = CINT + CEXT+ CS4 MHz 0.64\n8 MHz 1.25\n16 MHz 3.2424 MHz 5.02\nV\nDDIOx  = 3.3 V\nCEXT = 47 pF\nC = CINT + CEXT+ CS\nC = Cint4 MHz 0.81\n8 MHz 1.7\n16 MHz 3.67\nVDDIOx  = 2.4 V\nCEXT = 47 pF\nC = CINT + CEXT+ CS\nC = Cint4 MHz 0.66\n8 MHz 1.43\n16 MHz 2.45\n24 MHz 4.97\nDocID022265 Rev 7 57/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90On-chip peripheral current consumption\nThe current consumption of the on -chip peripherals is given in Table  31. The MCU is placed \nunder the following conditions:\n• All I/O pins are in analog mode\n• All peripherals are disabled unless otherwise mentioned\n• The given value is calculated by measuring the current consumption\n– with all peripherals clocked off– with only one peripheral clocked on\n• Ambient operating temperature and supply voltage conditions summarized in Table 17: \nVoltage characteristics\nTable 31. Peripheral current consumption \nPeripheral Typical consumption at 25 °C Unit\nAHBBusMatrix(1)5\nµA/MHzDMA1 7\nSRAM 1\nFlash memory interface 14\nCRC 2GPIOA 9\nGPIOB 12\nGPIOC 2GPIOD 1\nGPIOF 1\nTSC 6All AHB peripherals 55\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n58/122 DocID022265 Rev 7APBAPB-Bridge(2)3\nµA/MHzSYSCFG 3\nADC(3)5\nTIM1 17\nSPI1 10\nUSART1 19TIM15 11\nTIM16 8\nTIM17 8DBG (MCU Debug Support) 0.5\nTIM2 17\nTIM3 13\nTIM6 3\nTIM14 6WWDG 1\nSPI2 7\nUSART2 7I2C1 4\nI2C2 5\nDAC 2PWR 1\nCEC 2\nAll APB peripherals 149\n1. The BusMatrix automatically is active when at least one master is ON (CPU or DMA1)\n2. The APBx Bridge is automatically active when at least one peripheral is ON on the same Bus.\n3. The power consumption of the analog part (IDDA) of peripherals such as ADC is not included. Refer to the \ntables of characteristics in the subsequent sections.Table 31. Peripheral current consumption (continued)\nPeripheral Typical consumption at 25 °C Unit\nDocID022265 Rev 7 59/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n906.3.6 Wakeup time from low-power mode\nThe wakeup times given in Table  32 are the latency between the event and the execution of \nthe first user instruction. The device goes in low-power mode after the WFE (Wait For \nEvent) instruction, in the case of a WFI (Wai t For Interruption) inst ruction, 16 CPU cycles \nmust be added to the following timings due to the interrupt latency in the Cortex M0 architecture.\nThe SYSCLK clock source setti ng is kept unchanged afte r wakeup from Sleep mode. \nDuring wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.\nThe wakeup source from Sleep and Stop mode is an EXTI line configured in event mode. The wakeup source from Standby mode is the WKUP1 pin (PA0).\nAll timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in \nTable  20: General operating conditions .\n          \n6.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillator is switched  off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  15: High-speed external clock \nsource AC timing diagram .\n          Table 32. Low-power mode wakeup timings\n Symbol Parameter  Conditions  Typ @V DD = VDDA\nMax Unit\n = 2.0 V  = 2.4 V  = 2.7 V  = 3 V  = 3.3 V\ntWUSTOPWakeup from Stop \nmodeRegulator in run \nmode3 . 23 . 12 . 92 . 92 . 8 5\nµsRegulator in low \npower mode7 . 05 . 85 . 24 . 94 . 6 9\ntWUSTANDBYWakeup from \nStandby mode- 60.4 55.6 53.5 52 51 -\ntWUSLEEPWakeup from Sleep \nmode- 4 SYSCLK cycles -\nTable 33. High-speed external user clock characteristics\nSymbol Parameter(1)Min Typ Max Unit\nfHSE_ext User external clock source frequency - 8 32 MHz\nVHSEH OSC_IN input pin high  level voltage 0.7 VDDIOx -VDDIOxV\nVHSEL OSC_IN input pin low level voltage VSS - 0.3 VDDIOx\ntw(HSEH)\ntw(HSEL)OSC_IN high or low time 15 - -\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time - - 20\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n60/122 DocID022265 Rev 7Figure 15. High-speed external clock source AC timing diagram\nLow-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switch ed off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  16.\n          \nFigure 16. Low-speed external clock source AC timing diagram1. Guaranteed by design, not tested in production.\nTable 34. Low-speed external user clock characteristics\nSymbol Parameter(1)\n1. Guaranteed by design, not tested in production.Min Typ Max Unit\nfLSE_ext User external clock source frequency - 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage 0.7 VDDIOx -VDDIOxV\nVLSEL OSC32_IN input pin low level voltage VSS - 0.3 VDDIOx\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time 450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time - - 5006\x14\x1c\x15\x14\x179\x159+6(+\nWI\x0b+6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7+6(WWU\x0b+6(\x0c9+6(/WZ\x0b+6(+\x0c\nWZ\x0b+6(/\x0c\n06\x14\x1c\x15\x14\x189\x159/6(+\nWI\x0b/6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7/6(WWU\x0b/6(\x0c9/6(/WZ\x0b/6(+\x0c\nWZ\x0b/6(/\x0c\nDocID022265 Rev 7 61/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90High-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 32 MHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are bas ed on design \nsimulation results obtained with typical external components specified in Table  35. In the \napplication, the resonator and the load capacito rs have to be placed as close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufacturer for more  details on the resonator characteristics \n(frequency, pack age, accuracy).\n          \nFor CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the \n5 pF to 20  pF range (Typ.), designed for high-frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  17). CL1 and CL2 are usually the \nsame size. The crystal manufacturer typically  specifies a load capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.\nNote: For information on selecting the crystal, refer to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .Table 35. HSE oscilla tor characteristics\nSymbol Parameter Conditions(1)\n1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.Min(2)Typ Max(2)\n2. Guaranteed by design, not tested in production.Unit\nfOSC_IN Oscillator frequency - 4 8 32 MHz\nRF Feedback resistor - - 200 - k Ω \nIDD HSE current consumptionDuring startup(3)\n3. This consumption level occurs  during the first 2/3 of the tSU(HSE) startup time -- 8 . 5\nmAVDD = 3.3 V, \nRm = 30 Ω, \nCL = 10 pF@8 MHz-0 . 4-\nVDD = 3.3 V, \nRm = 45 Ω, \nCL = 10 pF@8 MHz-0 . 5-\nVDD = 3.3 V, \nRm = 30 Ω, \nCL = 5 pF@32 MHz-0 . 8-\nVDD = 3.3 V, \nRm = 30 Ω,\nCL = 10 pF@32 MHz-1-\nVDD = 3.3 V, \nRm = 30 Ω, \nCL = 20 pF@32 MHz-1 . 5-\ngm Oscillator transconductance Startup 10 - - mA/V\ntSU(HSE)(4)\n4. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is  measured for a standard crystal resonat or and it can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n62/122 DocID022265 Rev 7Figure 17. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator \noscillator. All the information gi ven in this paragraph  are based on design simulation results \nobtained with typical external components specified in Table  36. In the application, the \nresonator and the load capa citors have to be placed as cl ose as possible to the oscillator \npins in order to minimize output distortion a nd startup stabilization time . Refer to the crystal \nresonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).06\x14\x1c\x1b\x1a\x199\x14\x0b\x14\x0c26&B,1\n26&B2875)%LDV\x03\nFRQWUROOHG\x03\nJDLQI+6(\n5(;7\x1b\x030+]\x03\nUHVRQDWRU5HVRQDWRU\x03ZLWK\x03LQWHJUDWHG\x03\nFDSDFLWRUV\n&/\x14\n&/\x15\nTable 36. LSE oscillator characteristics (fLSE = 32.768 kHz) \nSymbol Parameter Conditions(1)Min(2)Typ Max(2)Unit\nIDD LSE current consumptionlow drive capability - 0.5 0.9\nµAmedium-low drive capability - - 1\nmedium-high drive capability - - 1.3\nhigh drive capability - - 1.6\ngmOscillator \ntransconductancelow drive capability 5 - -\nµA/Vmedium-low drive capability 8 - -\nmedium-high drive capability 15 - -\nhigh drive capability 25 - -\ntSU(LSE)(3)Startup time  VDDIOx is stabilized - 2 - s\n1. Refer to the note and caution paragraphs below the table,  and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n2. Guaranteed by design, not tested in production.\n3.  tSU(LSE)  is the startup time measured from the moment it is en abled (by software) to a stabili zed 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer\nDocID022265 Rev 7 63/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 18. Typical applicati on with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.\n6.3.8 Internal clock source characteristics\nThe parameters given in Table  37 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  20: General operating \nconditions . The provided curves are characterization results, not tested in production.06\x16\x13\x15\x18\x169\x1526&\x16\x15B,1\n26&\x16\x15B287\'ULYH\x03\nSURJUDPPDEOH\x03\nDPSOLILHUI/6(\n\x16\x15\x11\x1a\x19\x1b\x03N+]\x03\nUHVRQDWRU5HVRQDWRU\x03ZLWK\x03LQWHJUDWHG\x03\nFDSDFLWRUV\n&/\x14\n&/\x15\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n64/122 DocID022265 Rev 7High-speed internal (HSI) RC oscillator\n          \nFigure 19. HSI oscillator accuracy characterization results for soldered partsTable 37. HSI oscillator characteristics(1)\n1. VDDA = 3.3 V, TA = -40 to 105°C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 8 - MHz \nTRIM HSI user trimming step - - - 1(2)\n2. Guaranteed by design, not tested in production.%\nDuCy(HSI) Duty cycle - 45(2)-5 5(2)%\nACCHSIAccuracy of the HSI \noscillatorTA = -40 to 105°C -2.8(3)\n3. Data based on characterization results, not tested in production.-3 . 8(3)\n%TA = -10 to 85°C -1.9(3)-2 . 3(3)\nTA = 0 to 85°C -1.9(3)-2(3)\nTA = 0 to 70°C -1.3(3)-2(3)\nTA = 0 to 55°C -1(3)-2(3)\nTA = 25°C(4)\n4. Factory calibrated, parts not soldered.-1 - 1\ntsu(HSI) HSI oscillator startup time - 1(2)-2(2)µs\nIDDA(HSI)HSI oscillator power \nconsumption- - 80 100(2)µA\n06\x16\x13\x1c\x1b\x189\x175\x01\x01<\x8f$>"\x01\x01."9\n.*/\n\x0e\x15\x11 \x0e\x13\x11 \x11 \x13\x11 \x15\x11 \x17\x11 \x19\x11 \x12\x11\x11 \x12\x13\x11\x15\x06\n\x14\x06\n\x13\x06\n\x12\x06\n\x11\x06\n\x0e\x12\x06\n\x0e\x13\x06\n\x0e\x14\x06\n\x0e\x15\x06\nDocID022265 Rev 7 65/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)\n          \nFigure 20. HSI14 oscillator accuracy characterization resultsTable 38. HSI14 oscillator characteristics(1)\n1. VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI14 Frequency - - 14 - MHz \nTRIM HSI14 user-trimming step - - - 1(2)\n2. Guaranteed by design, not tested in production.%\nDuCy(HSI14) Duty cycle - 45(2)-5 5(2)% \nACCHSI14Accuracy of the HSI14 \noscillator (factory calibrated)TA = –40 to 105 °C –4.2(3)\n3. Data based on characterization results, not tested in production.-5 . 1(3)%\nTA = –10 to 85 °C –3.2(3)-3 . 1(3)%\nTA = 0 to 70 °C –2.5(3)-2 . 3(3)%\nTA = 25 °C –1 - 1 %\ntsu(HSI14) HSI14 oscillator startup time - 1(2)-2(2)µs\nIDDA(HSI14)HSI14 oscillator power \nconsumption-- 1 0 0 1 5 0(2)µA\n06\x16\x13\x1c\x1b\x199\x15\x10\x18\x08\x10\x17\x08\x10\x16\x08\x10\x15\x08\x10\x14\x08\x13\x08\x14\x08\x15\x08\x16\x08\x17\x08\x18\x08\n\x10\x17\x13 \x10\x15\x13 \x13 \x15\x13 \x17\x13 \x19\x13 \x1b\x13 \x14\x13\x13 \x14\x15\x130$;\n0,1\n7\x03\x03>\x83&@$\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n66/122 DocID022265 Rev 7Low-speed internal (LSI) RC oscillator\n          \n6.3.9 PLL characteristics\nThe parameters given in Table  40 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  20: General operating \nconditions .\n          \n6.3.10 Memory characteristics\nFlash memory\nThe characteristics are given at TA = –40 to 105  °C unless otherwise specified.\n          Table 39. LSI oscillator characteristics(1)\n1. VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI Frequency 30 40 50 kHz \ntsu(LSI)(2)\n2. Guaranteed by design, not tested in production.LSI oscillator startup time - - 85 µs\nIDDA(LSI)(2)LSI oscillator power consumption - 0.75 1.2 µA\nTable 40. PLL characteristics \nSymbol ParameterValue\nUnit\nMin Typ Max\nfPLL_INPLL input clock(1)\n1. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the \nrange defined by fPLL_OUT .1(2)8.0 24(2)MHz\nPLL input clock duty cycle 40(2)-6 0(2)%\nfPLL_OUT PLL multiplier output clock 16(2)-4 8 M H z\ntLOCK PLL lock time - - 200(2)\n2. Guaranteed by design, not tested in production.µs\nJitterPLL Cycle-to-cycle jitter - - 300(2)ps\nTable 41. Flash memory characteristics\nSymbol Parameter  Conditions Min Typ Max(1)\n1. Guaranteed by design, not tested in production.Unit\ntprog 16-bit programming time TA = - 40 to +105 °C 40 53.5 60 µs\ntERASE Page (1 KB) erase time TA = - 40 to +105 °C 20 - 40 ms\ntME Mass erase time TA = - 40 to +105 °C 20 - 40 ms\nIDD Supply current Write mode - - 10 mA\nErase mode - - 12 mA\nDocID022265 Rev 7 67/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90          \n6.3.11 EMC characteristics\nSusceptibility tests are perf ormed on a sample basis duri ng device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic  events until a failure o ccurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  43. They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user  applies EMC software optimization and \nprequalification tests in re lation with the EMC level requested for his application.Table 42. Flash memory endurance and data retention\nSymbol Parameter  Conditions Min(1)\n1. Data based on characterization results, not tested in production.Unit\nNEND Endurance TA = –40 to +105 °C 10 kcycle\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYear 1 kcycle(2) at TA = 105 °C 10\n10 kcycle(2) at TA = 55 °C 20\nTable 43. EMS characteristics \nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD = 3.3 V, LQFP64, TA = +25 °C,  \nfHCLK = 48 MHz,  \nconforming to IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP64, TA = +25°C,  \nfHCLK = 48 MHz,  \nconforming to IEC 61000-4-44B\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n68/122 DocID022265 Rev 7Software recommendations\nThe software flowchart must include the m anagement of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (for example control registers)\nPrequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When unexpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O por ts). This emission test is compliant with \nIEC\n 61967-2 standard which specifies the test board and the pin loading.\n          \n6.3.12 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement methods, the device is \nstressed in order to determ ine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.Table 44. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. [fHSE/fHCLK ]\nUnit\n8/48 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25 °C,  \nLQFP64 package  \ncompliant with  \nIEC 61967-20.1 to 30 MHz -3\ndBµV 30 to 130 MHz 28\n130 MHz to 1 GHz 23\nEMI Level 4 -\nDocID022265 Rev 7 69/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90           \nStatic latch-up\nTwo complementary static te sts are required on six pa rts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin.\n• A current injection is applied to each input, output and configurable I/O pin.\nThese tests are compliant with EIA/JESD 78A IC latch-up standard.\n          \n6.3.13 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDDIOx  (for standard, 3.3 V-capable I/O pins) should be avoided during normal \nproduct operation. However, in order to gi ve an indication of the robustness of the \nmicrocontroller in cases when abnormal injection a ccidentally happens, susceptibility tests \nare performed on a sample basis during device characterization.\nFunctional susceptibility to I/O current injection\nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5\n µA/+0  µA range) or other functional failure (for example reset occurrence or \noscillator freque ncy deviation).\nThe characterization results are given in Table  47.\nNegative induced leakage current is caused by negative injection and positive induced \nleakage current is caused by positive injection.Table 45. ESD absolute maximum ratings \nSymbol Ratings Conditions Packages ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic discharge voltage \n(human body model)TA = +25 °C, conforming \nto JESD22-A114All 2 2000 V\nVESD(CDM)Electrostatic discharge voltage \n(charge device model)TA = +25 °C, conforming \nto ANSI/ESD STM5.3.1All C3 250 V\n1. Data based on characterization results, not tested in production.\nTable 46. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II level A\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n70/122 DocID022265 Rev 7          \n6.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  48 are derived from tests \nperformed under the conditions summarized in Table  20: General operating conditions . All \nI/Os are designed as CMOS- and TTL-compliant (except BOOT0).Table 47. I/O current injection susceptibility \nSymbol DescriptionFunctional \nsusceptibility\nUnit\nNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 –0 NA \nmAInjected current on PA10, PA12, PB4, PB5, PB10, PB15 and \nPD2 pins with induced leakage current on adjacent pins less \nthan –10 µA–5 NA\nInjected current on all other FT and FTf pins –5 NA\nInjected current on PA6 and PC0 –0 +5\nInjected current on all other TTa, TC and RST pins –5 +5\nTable 48. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVILLow level input \nvoltageTC and TTa I/O - - 0.3 VDDIOx +0.07(1)\nVFT and FTf I/O - - 0.475 VDDIOx –0.2(1)\nBOOT0 - - 0.3 VDDIOx –0.3(1)\nAll I/Os except \nBOOT0 pin-- 0 . 3  VDDIOx\nVIHHigh level input \nvoltageTC and TTa I/O 0.445 VDDIOx +0.398(1)--\nVFT and FTf I/O 0.5 VDDIOx +0.2(1)--\nBOOT0 0.2 VDDIOx +0.95(1)--\nAll I/Os except \nBOOT0 pin0.7 VDDIOx --\nVhysSchmitt trigger \nhysteresisTC and TTa I/O - 200(1)-\nmV FT and FTf I/O - 100(1)-\nBOOT0 - 300(1)-\nDocID022265 Rev 7 71/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90All I/Os are CMOS- and TTL-compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in  \nFigure  21 for standard I/Os, and in Figure  22 for \n5 V-tolerant I/Os. The following curves are design simulation results, not tested in \nproduction.IlkgInput leakage \ncurrent(2)TC, FT and FTf I/O  \nTTa in digital mode  \nVSS  ≤ VIN  ≤ VDDIOx-- ±  0 . 1\nµATTa in digital mode  \nVDDIOx  ≤ VIN  ≤ VDDA-- 1\nTTa in analog mode  \nVSS  ≤ VIN  ≤ VDDA-- ±  0 . 2\nFT and FTf I/O  \nVDDIOx  ≤ VIN  ≤ 5 V-- 1 0\nRPUWeak pull-up \nequivalent resistor \n(3)VIN = VSS 25 40 55 k Ω\nRPDWeak pull-down \nequivalent \nresistor(3)VIN = - VDDIOx 25 40 55 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1. Data based on design simulation only. Not tested in production.\n2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 47: \nI/O current injection susceptibility .\n3. Pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable PMOS/NMOS. This \nPMOS/NMOS contribution to the series  resistance is minimal (~10% order).Table 48. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n72/122 DocID022265 Rev 7Figure 21. TC and TTa I/O  input characteristics\nFigure 22. Five volt tolerant (FT and FTf) I/O input characteristics06Y\x16\x15\x14\x16\x139\x17\x14\x11\x19 \x14\x11\x1b \x15\x11\x13 \x15\x11\x15 \x15\x11\x17 \x15\x11\x19 \x15\x11\x1b \x16\x11\x13 \x16\x11\x15 \x16\x11\x17 \x16\x11\x19\x13\x13\x11\x18\x14\x14\x11\x18\x15\x15\x11\x18\x16\n7(67(\'\x035$1*(\n7(67(\'\x035$1*(9,+PLQ\x03 \x03\x13\x11\x1a\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c\n9,/PD[\x03 \x03\x13\x11\x16\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c81\'(),1(\'\x03,1387\x035$1*(\n9,+PLQ\x03 \x03\x13\x11\x17\x17\x18\x039\'\',2[\x03\x0e\x03\x13\x11\x16\x1c\x1b\n9,/PD[\x03 \x03\x13\x11\x16\x039\'\',2[\x03\x0e\x03\x13\x11\x13\x1a9,1\x03\x0b9\x0c\n9\'\',2[\x03\x0b9\x0c77/\x03VWDQGDUG\x03UHTXLUHPHQW\n77/\x03VWDQGDUG\x03UHTXLUHPHQW\n06Y\x16\x15\x14\x16\x149\x17\x14\x11\x19 \x14\x11\x1b \x15\x11\x13 \x15\x11\x15 \x15\x11\x17 \x15\x11\x19 \x15\x11\x1b \x16\x11\x13 \x16\x11\x15 \x16\x11\x17 \x16\x11\x19\x13\x13\x11\x18\x14\x14\x11\x18\x15\x15\x11\x18\x16\n7(67(\'\x035$1*(\n7(67(\'\x035$1*(9,+PLQ\x03 \x03\x13\x11\x1a\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c\n9,/PD[\x03 \x03\x13\x11\x16\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c81\'(),1(\'\x03,1387\x035$1*(\n9,+PLQ\x03 \x03\x13\x11\x18\x039\'\',2[\x03\x0e\x03\x13\x11\x15\n9,/PD[\x03 \x03\x13\x11\x17\x1a\x18\x039\'\',2[\x03\x10\x03\x13\x11\x159,1\x03\x0b9\x0c\n9\'\',2[\x03\x0b9\x0c77/\x03VWDQGDUG\x03UHTXLUHPHQW\n77/\x03VWDQGDUG\x03UHTXLUHPHQW\nDocID022265 Rev 7 73/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Output driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to +/-8  mA, and sink or \nsource up to +/- 20  mA (with a relaxed VOL/VOH).\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section  6.2:\n• The sum of the currents sourced by all the I/Os on VDDIOx , plus the maximum \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nΣIVDD (see Table 17: Voltage characteristics ). \n• The sum of the currents sunk by all the I/Os on VSS, plus the maximu m consumption of \nthe MCU sunk on VSS, cannot exceed the absolute maximum rating ΣIVSS (see \nTable 17: Voltage characteristics ). \nOutput voltage levels\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  20: General operating conditions . All I/Os are CMOS- and TTL-compliant (FT, TTa or \nTC unless otherwise specified).\n          Table 49. Output voltage characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nVOL Output low level voltage for an I/O pin CMOS port(2)\n|IIO| = 8 mA\nVDDIOx  ≥ 2.7 V-0 . 4\nV\nVOH Output high level voltage for an I/O pin VDDIOx –0.4 -\nVOL Output low level voltage for an I/O pin TTL port(2)\n|IIO| = 8 mA\nVDDIOx  ≥ 2.7 V-0 . 4\nV\nVOH Output high level voltage for an I/O pin 2.4 -\nVOL(3)Output low level voltage for an I/O pin|IIO| = 20 mA\nVDDIOx  ≥ 2.7 V-1 . 3\nV\nVOH(3)Output high level voltage for an I/O pin VDDIOx –1.3 -\nVOL(3)Output low level voltage for an I/O pin\n|IIO| = 6 mA-0 . 4\nV\nVOH(3)Output high level voltage for an I/O pin VDDIOx –0.4 -\nVOLFm+(3)Output low level voltage for an FTf I/O pin in \nFm+ mode|IIO| = 20 mA\nVDDIOx  ≥ 2.7 V-0 . 4 V\n|IIO| = 10 mA - 0.4 V\n1. The IIO current sourced or sunk by the device must alwa ys respect the absolute maxi mum rating specified in Table 17: \nVoltage characteristics , and the sum of the currents sourced or sunk by al l the I/Os (I/O ports and control pins) must always \nrespect the absolute maximum ratings ΣIIO.\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.3. Data based on characterization results. Not tested in production.\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n74/122 DocID022265 Rev 7Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  23 and \nTable  50, respectively. Unless otherwise specified,  the parameters given are derived from \ntests performed under the ambient temperature and supply voltage conditions summarized \nin Table  20: General operating conditions .\n          Table 50. I/O AC characteristics(1)(2) \n1. The I/O speed is configured using the OSPEEDRx[1:0]  bits. Refer to the STM32F0xxxx RM0091 reference \nmanual for a description of GPIO Port configuration register.\n2. Guaranteed by design, not tested in production.OSPEEDRy \n[1:0] \nvalue(1)Symbol Parameter Conditions Min Max Unit\nx0fmax(IO)out Maximum frequency(3)\n3. The maximum frequency is defined in Figure 23 .CL = 50 pF-2 M H z\ntf(IO)out Output fall time - 125\nns\ntr(IO)out Output rise time - 125\n01fmax(IO)out Maximum frequency(3)\nCL = 50 pF-1 0 M H z\ntf(IO)out Output fall time - 25\nns\ntr(IO)out Output rise time - 25\n11fmax(IO)out Maximum frequency(3)CL = 30 pF, VDDIOx ≥ 2.7 V - 50\nMHz CL = 50 pF, VDDIOx  ≥ 2.7 V - 30\nCL = 50 pF, VDDIOx < 2.7 V - 20\ntf(IO)out Output fall timeCL = 30 pF, VDDIOx ≥ 2.7 V - 5\nnsCL = 50 pF, VDDIOx ≥ 2.7 V - 8\nCL = 50 pF, VDDIOx < 2.7 V - 12\ntr(IO)out Output rise timeCL = 30 pF, VDDIOx ≥ 2.7 V - 5\nCL = 50 pF, VDDIOx ≥ 2.7 V - 8\nCL = 50 pF, VDDIOx < 2.7 V - 12\nFm+ \nconfiguration\n(4)\n4. When Fm+ configuration is set, the I/O speed contro l is bypassed. Refer to the STM32F0xxxx reference \nmanual RM0091 for a detailed descrip tion of Fm+ I/O configuration.fmax(IO)out Maximum frequency(3)\nCL = 50 pF-2 M H z\ntf(IO)out Output fall time - 12\nns\ntr(IO)out Output rise time - 34\n-tEXTIpwPulse width of external \nsignals detected by the EXTI controller-1 0 - n s\nDocID022265 Rev 7 75/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Figure 23. I/O AC charac teristics definition \n6.3.15 NRST pin characteristics\nThe NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-\nup resistor, RPU.\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  20: General operating conditions .\n          06\x16\x15\x14\x16\x159\x167\x14\x13\x08\x18\x13\x08\x1c\x13\x08 \x14\x13\x08\n\x18\x13\x08\n\x1c\x13\x08\n0D[LPXP\x03IUHTXHQF\\\x03LV\x03DFKLHYHG\x03LI\x03\x0bW\x03\x03\x0e\x03W\x03\x03\x0c\x03\x94\x03\nZKHQ\x03ORDGHG\x03E\\\x03&\x03\x03\x0bVHH\x03WKH\x03WDEOH\x03 ,\x122\x03$&\x03FKDUDFWHULVWLFV\x03GHILQLWLRQ \x0cUIU\x0b,2\x0cRXWWI\x0b,2\x0cRXWW\n-\x15\n\x167\x03DQG\x03LI\x03WKH\x03GXW\\\x03F\\FOH\x03LV\x03\x0b\x17\x18\x10\x18\x18\x08\x0c\nTable 51. NRST pin characteristics  \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST) NRST input low level voltage - - - 0.3 VDD+0.07(1)\nV\nVIH(NRST) NRST input high level voltage - 0.445 VDD+0.398(1)--\nVhys(NRST)NRST Schmitt trigger voltage \nhysteresis -- 2 0 0 - m V\nRPUWeak pull-up equivalent \nresistor(2) VIN = VSS 25 40 55 k Ω\nVF(NRST) NRST input filtered pulse - - - 100(1)ns\nVNF(NRST) NRST input not filtered pulse2.7 < VDD < 3.6 300(3)--\nns\n2.0 < VDD < 3.6 500(3)--\n1. Data based on design simulation only. Not tested in production.\n2. The pull-up is designed with a true re sistance in series with a switchable PMOS . This PMOS contribution to the series \nresistance is minimal (~10% order).\n3. Data based on design simulation only. Not tested in production.\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n76/122 DocID022265 Rev 7Figure 24. Recommended NRST pin protection \n1. The external capacitor protects the device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 51: NRST pin characteristics . Otherwise the reset will not be taken into account by the device.\n6.3.16 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table  52 are derived from tests \nperformed under the conditions summarized in Table  20: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          06\x14\x1c\x1b\x1a\x1b9\x165389\'\'\n,QWHUQDO\x03UHVHW([WHUQDO\nUHVHW\x03FLUFXLW\x0b\x14\x0c\n1567\x0b\x15\x0c\n)LOWHU\n\x13\x11\x14\x03\x97)\nTable 52. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDAAnalog supply voltage for \nADC ON- 2.4 - 3.6 V\nIDDA (ADC)Current consumption of \nthe ADC(1) VDDA = 3.3 V - 0.9 - mA\nfADC ADC clock frequency - 0.6 - 14 MHz\nfS(2)Sampling rate 12-bit resolution 0.043 - 1 MHz\nfTRIG(2)External trigger frequencyfADC = 14 MHz, \n12-bit resolution-- 8 2 3 k H z\n12-bit resolution - - 17 1/fADC\nVAIN Conversion voltage range - 0 - VDDA V\nRAIN(2)External input impedanceSee Equation 1  and \nTable 53  for details-- 5 0 k Ω\nRADC(2) Sampling switch \nresistance-- - 1 k Ω\nCADC(2) Internal sample and hold \ncapacitor-- - 8 p F\ntCAL(2)(3)Calibration timefADC = 14 MHz 5.9 µs\n-8 3 1 / fADC\nDocID022265 Rev 7 77/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Equation 1: RAIN max formula\nThe formula above ( Equation 1 ) is used to dete rmine the maximum external impedance \nallowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).\n          WLATENCY(2)(4) ADC_DR register ready \nlatencyADC clock = HSI141.5 ADC \ncycles + 2 \nfPCLK  cycles-1.5 ADC \ncycles + 3 \nfPCLK  cycles-\nADC clock = PCLK/2 - 4.5 -fPCLK\ncycle\nADC clock = PCLK/4 - 8.5 -fPCLK\ncycle\ntlatr(2)Trigger conversion latencyfADC = fPCLK/2 = 14 MHz 0.196 µs\nfADC = fPCLK /2 5.5 1/fPCLK\nfADC = fPCLK/4 = 12 MHz 0.219 µs\nfADC = fPCLK /4 10.5 1/fPCLK\nfADC = fHSI14 = 14 MHz 0.179 - 0.250 µs\nJitterADCADC jitter on trigger \nconversionfADC = fHSI14 -1 - 1 / fHSI14 \ntS(2)Sampling timefADC = 14 MHz 0.107 - 17.1 µs\n- 1.5 - 239.5 1/fADC\ntSTAB(2)Stabilization time - 14 1/fADC\ntCONV(2) Total conversion time \n(including sampling time)fADC = 14 MHz, \n12-bit resolution1- 1 8 µ s\n12-bit resolution14 to 252 (tS for sampling +12.5 for \nsuccessive approximation)1/fADC\n1. During conversion of the sampled value (12.5 x ADC clock period), an additional c onsumption of 100 µA on IDDA and 60 µA \non IDD should be taken into account.\n2. Guaranteed by design, not tested in production.3. Specified value includes only ADC timing. It does not include the latency of the register access.\n4. This parameter specify latency for transfer  of the conversion result to the ADC_DR register. EOC flag is set at this time.Table 52. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nRAINTS\nfADC CADC 2N2+()ln× ×--------------------------------------------------------------- -RADC– <\nTable 53. RAIN max for fADC = 14 MHz \nTs (cycles) tS (µs) RAIN max (kΩ)(1)\n1.5 0.11 0.4\n7.5 0.54 5.9\n13.5 0.96 11.4\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n78/122 DocID022265 Rev 72 8 . 52 . 0 42 5 . 2\n4 1 . 52 . 9 63 7 . 2\n55.5 3.96 5071.5 5.11 NA\n239.5 17.1 NA\n1. Guaranteed by design, not tested in production.Table 53. RAIN max for fADC = 14 MHz (continued)\nTs (cycles) tS (µs) RAIN max (kΩ)(1)\nTable 54. ADC accuracy(1)(2)(3)\nSymbol Parameter Test conditions Typ Max(4)Unit\nET Total unadjusted error\nfPCLK  = 48 MHz,  \nfADC = 14 MHz, RAIN < 10 kΩ\nVDDA = 3 V to 3.6 V\nTA = 25 °C±1.3 ±2\nLSBEO Offset error ±1 ±1.5\nEG Gain error ±0.5 ±1.5\nED Differential linearity error ±0.7 ±1\nEL Integral linearity error ±0.8 ±1.5\nET Total unadjusted error\nfPCLK  = 48 MHz,  \nfADC = 14 MHz, RAIN < 10 kΩ\nVDDA = 2.7 V to 3.6 V\nTA = - 40 to 105 °C±3.3 ±4\nLSBEO Offset error ±1.9 ±2.8\nEG Gain error ±2.8 ±3\nED Differential linearity error ±0.7 ±1.3\nEL Integral linearity error ±1.2 ±1.7\nET Total unadjusted error\nfPCLK  = 48 MHz,  \nfADC = 14 MHz, RAIN < 10 kΩ\nVDDA = 2.4 V to 3.6 V\nTA = 25 °C±3.3 ±4\nLSBEO Offset error ±1.9 ±2.8\nEG Gain error ±2.8 ±3\nED Differential linearity error ±0.7 ±1.3\nEL Integral linearity error ±1.2 ±1.7\n1. ADC DC accuracy values are measured after internal calibration.\n2. ADC Accuracy vs. Negative Injection Current: Injecting negativ e current on any of the standard (non-robust) analog input \npins should be avoided as this signific antly reduces the accuracy of the conversion being performed on another analog \ninput. It is recommended to add a Schottky diode (pin to gr ound) to standard analog pins which may potentially inject \nnegative current.  \nAny positive injection current within the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.14  does not affect the ADC \naccuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. Data based on characterization re sults, not tested in production.\nDocID022265 Rev 7 79/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Figure 25. ADC accuracy characteristics\nFigure 26. Typical connecti on diagram using the ADC\n1. Refer to Table 52: ADC characteristics  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7  pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  13: Power supply \nscheme . The 10  nF capacitor should be ceramic (good quality) and it should be placed as \nclose as possible to the chip.(7\x03 \x037RWDO\x038QDMXVWHG\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03WKH\x03DFWXDO\x03DQG\x03LGHDO\x03WUDQVIHU\x03FXUYHV\x11(\n2\x03 \x032IIVHW\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03WKH\x03ILUVW\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03ILUVWLGHDO\x03RQH\x11(\n*\x03 \x03*DLQ\x03(UURU\x1d\x03GHYLDWLRQ\x03EHWZHHQ\x03WKH\x03ODVW\x03\nLGHDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03ODVW\x03DFWXDO\x03RQH\x11(\n\'\x03 \x03\'LIIHUHQWLDO\x03/LQHDULW\\\x03(UURU\x1d\x03PD[LPXP\x03\nGHYLDWLRQ\x03EHWZHHQ\x03DFWXDO\x03VWHSV\x03DQG\x03WKH\x03LGHDO\x03RQHV\x11(\n/\x03 \x03,QWHJUDO\x03/LQHDULW\\\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03DQ\\\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03HQG\x03SRLQW\x03FRUUHODWLRQ\x03OLQH\x11\x0b\x14\x0c\x03([DPSOH\x03RI\x03DQ\x03DFWXDO\x03WUDQVIHU\x03FXUYH\n\x0b\x15\x0c\x037KH\x03LGHDO\x03WUDQVIHU\x03FXUYH\x0b\x16\x0c\x03(QG\x03SRLQW\x03FRUUHODWLRQ\x03OLQH\x17\x13\x1c\x18\n\x17\x13\x1c\x17\n\x17\x13\x1c\x16\n\x1a\n\x19\n\x18\n\x17\n\x16\n\x15\n\x14\n\x13\x15\x16 \x17 \x18\x19\x14 \x1a \x17\x13\x1c\x16 \x17\x13\x1c\x17 \x17\x13\x1c\x18 \x17\x13\x1c\x199\'\'$966$\n(2(7\n(/(*\n(\'\n\x14\x03/6%\x03,\'($/\x0b\x14\x0c\x0b\x16\x0c\x0b\x15\x0c\n06\x14\x1c\x1b\x1b\x139\x15\n06\x16\x16\x1c\x13\x139\x15$,1[\n\x93\x14\x97$\x0b\x14\x0c\n&SDUDVLWLF,/97\n97\x14\x15\x10ELW\nFRQYHUWHU\n&$\'&5$\'&9\'\'$\n6DPSOH\x03DQG\x03KROG\x03$\'&\nFRQYHUWHU\n5$,1\n9$,1\x0b\x15\x0c\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n80/122 DocID022265 Rev 76.3.17 DAC electri cal specifications\n          Table 55. DAC characteristics \nSymbol Parameter Min Typ Max Unit Comments\nVDDAAnalog supply voltage for \nDAC ON2.4 - 3.6 V -\nRLOAD(1) Resistive load with buffer \nON5- - k ΩLoad connected to VSSA\n25 - - k ΩLoad connected to VDDA\nRO(1) Impedance output with \nbuffer OFF-- 1 5 k ΩWhen the buffer is OFF, the \nMinimum resistive load between \nDAC_OUT and VSS to have a \n1% accuracy is 1.5 M Ω\nCLOAD(1)Capacitive load - - 50 pFMaximum capacitive load at \nDAC_OUT pin (when the buffer \nis ON).\nDAC_OUT \nmin(1)Lower DAC_OUT voltage with buffer ON0.2 - - VIt gives the maximum output \nexcursion of the DAC.\nIt corresponds to 12-bit input \ncode (0x0E0) to (0xF1C) at V\nDDA = 3.6 V and (0x155) and \n(0xEAB) at VDDA = 2.4 VDAC_OUT \nmax(1)Higher DAC_OUT voltage with buffer ON-- V\nDDA – 0.2 V\nDAC_OUT \nmin(1)Lower DAC_OUT voltage with buffer OFF-0 . 5 - m V\nIt gives the maximum output \nexcursion of the DAC.DAC_OUT \nmax\n(1)Higher DAC_OUT voltage with buffer OFF-- V\nDDA – 1LSB V\nIDDA(1)DAC DC current \nconsumption in quiescent \nmode(2)-- 6 0 0 µ AWith no load, middle code \n(0x800) on the input\n-- 7 0 0 µ AWith no load, worst code \n(0xF1C) on the input\nDNL(3)Differential non linearity \nDifference between two \nconsecutive code-1LSB)-- ± 0 . 5  L S BGiven for the DAC in 10-bit \nconfiguration\n-- ± 2  L S BGiven for the DAC in 12-bit \nconfiguration \nINL(3)Integral non linearity \n(difference between \nmeasured value at Code i and the value at Code i on a \nline drawn between Code 0 \nand last Code 1023)-- ± 1 L S BGiven for the DAC in 10-bit \nconfiguration \n-- ± 4 L S BGiven for the DAC in 12-bit \nconfiguration\nOffset\n(3)Offset error\n(difference between \nmeasured value at Code \n(0x800) and the ideal value = V\nDDA/2)-- ± 1 0 m V -\n-- ± 3 L S BGiven for the DAC in 10-bit at \nVDDA = 3.6 V\n-- ± 1 2L S BGiven for the DAC in 12-bit at \nVDDA = 3.6 V\nDocID022265 Rev 7 81/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Figure 27. 12-bit buffered / non-buffered DAC\n1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external \nloads directly without the use of an external oper ational amplifier. The buffer can be bypassed by \nconfiguring the BOFFx bit in the DAC_CR register.Gain error(3)Gain error - - ±0.5 %Given for the DAC in 12-bit \nconfiguration\ntSETTLING(3)Settling time (full scale: for a \n10-bit input code transition \nbetween the lowest and the \nhighest input codes when DAC_OUT reaches final \nvalue ±1LSB-3 4 µ s C\nLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ\nUpdate \nrate(3)Max frequency for a correct \nDAC_OUT change when \nsmall variation in the input \ncode (from code i to i+1LSB)-- 1 M S / s CLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ\ntWAKEUP(3)Wakeup time from off state \n(Setting the ENx bit in the \nDAC Control register)-6 . 5 1 0 µ sCLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ \ninput code between lowest and \nhighest possible ones.\nPSRR+ (1)Power supply rejection ratio \n(to VDDA) (static DC \nmeasurement- –67 –40 dB No RLOAD , CLOAD  = 50 pF\n1. Guaranteed by design, not tested in production.\n2. The DAC is in “quiescent mode” when it keeps the val ue steady on the output so no dynam ic consumption is involved.\n3. Data based on characterization re sults, not tested in production.Table 55. DAC characteristics (continued)\nSymbol Parameter Min Typ Max Unit Comments\n%XIIHUHG\x121RQ\x10EXIIHUHG\x03\'$&\n\'$&B287[%XIIHU\n\x14\x15\x10ELW\x03GLJLWDO\nWR\x03DQDORJFRQYHUWHU\x0b\x14\x0c\n5/\n&/\n06\x16\x1c\x13\x13\x1c9\x14\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n82/122 DocID022265 Rev 76.3.18 Comparator characteristics\nTable 56. Comparator characteristics \nSymbol Parameter Conditions Min(1)Typ Max(1)Unit\nVDDA Analog supply voltage - VDD -3 . 6 V\nVINComparator input \nvoltage range-0 - VDDA -\nVSCVREFINT  scaler offset \nvoltage- - ±5 ±10 mV\ntS_SCVREFINT  scaler startup \ntime from power downFirst VREFINT  scaler activation after device \npower on--1000\n(2)ms\nNext activations - - 0.2\ntSTARTComparator startup \ntimeStartup time to reach propagation delay \nspecification-- 6 0µ s\ntDPropagation delay for  \n200 mV step with \n100 mV overdriveUltra-low power mode - 2 4.5\nµs Low power mode - 0.7 1.5\nMedium power mode - 0.3 0.6\nHigh speed modeVDDA ≥ 2.7 V - 50 100\nns\nVDDA < 2.7 V - 100 240\nPropagation delay for \nfull range step with \n100  mV overdriveUltra-low power mode - 2 7\nµs Low power mode - 0.7 2.1\nMedium power mode - 0.3 1.2\nHigh speed modeVDDA ≥ 2.7 V - 90 180\nns\nVDDA < 2.7 V - 110 300\nVoffset Comparator offset error - - ±4 ±10 mV\ndVoffset/dTOffset error \ntemperature coefficient-- 1 8 - µ V / ° C\nIDD(COMP)COMP current \nconsumptionUltra-low power mode - 1.2 1.5\nµALow power mode - 3 5\nMedium power mode - 10 15High speed mode - 75 100\nDocID022265 Rev 7 83/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Figure 28. Maximum VREFINT  scaler startup time from power downVhys Comparator hysteresis No hysteresis  \n(COMPxHYST[1:0]=00)-- 0 -\nmVLow hysteresis  \n(COMPxHYST[1:0]=01)High speed mode 3\n813\nAll other power \nmodes51 0\nMedium hysteresis \n(COMPxHYST[1:0]=10)High speed mode 7\n1526\nAll other power \nmodes91 9\nHigh hysteresis \n(COMPxHYST[1:0]=11)High speed mode 18\n3149\nAll other power \nmodes19 40\n1. Data based on characterization results, not tested in production.\n2. For more details and conditions see Figure 28: Maximum VREFINT  scaler startup time from power down .Table 56. Comparator characteristics (continued)\nSymbol Parameter Conditions Min(1)Typ Max(1)Unit\nϭϭϬϭϬϬϭϬϬϬ\nͲϰϬ ͲϮϬ Ϭ ϮϬ ϰϬ ϲϬ ϴϬ \x14\x13\x13ƚ^ͺ^\x12;ŵĂǆͿ;ŵƐͿ\ndĞŵƉĞƌĂƚƵƌĞ\x03;Σ\x12ͿϮ͘Ϭs\x03ч\x03s \x18\x18\x04ф\x03Ϯ͘ϰs\nϮ͘ϰs\x03ч\x03s \x18\x18\x04ф\x03ϯ͘Ϭs\nϯ͘Ϭs\x03ч\x03s \x18\x18\x04ф\x03ϯ͘ϲs\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n84/122 DocID022265 Rev 76.3.19 Temperature sensor characteristics\n          \n6.3.20 VBAT monitoring characteristics\n          \n6.3.21 Timer characteristics\nThe parameters given in the followi ng tables are guaranteed by design.\nRefer to Section  6.3.14: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, i nput capture, external clock, PWM output).\n          Table 57. TS characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)VSENSE  linearity with temperature - ± 1 ± 2 °C\nAvg_Slope(1)Average slope 4.0 4.3 4.6 mV/°C\nV30 Voltage at 30 °C (± 5 °C)(2)1.34 1.43 1.52 V\ntSTART(1)ADC_IN16 buffer startup time - - 10 µs\ntS_temp(1) ADC sampling time when reading the \ntemperature4-- µ s\n1. Guaranteed by design, not tested in production.\n2. Measured at VDDA = 3.3 V ± 10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 3: \nTemperature sensor calibration values .\nTable 58. VBAT monitoring characteristics \nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -2  x  5 0- k Ω\nQ Ratio on VBAT measurement - 2 - -\nEr(1)Error on Q –1 - +1 %\ntS_vbat(1)ADC sampling time when reading the VBAT 4-- µ s\n1. Guaranteed by design, not tested in production.\nTable 59. TIMx characteristics \nSymbol Parameter Conditions Min Typ Max Unit\ntres(TIM) Timer resolution time-- 1 - tTIMxCLK\n fTIMxCLK  = 48 MHz - 20.8 - ns\nfEXTTimer external clock \nfrequency on CH1 to \nCH4 -- fTIMxCLK /2 -M H z\nfTIMxCLK  = 48 MHz - 24 - MHz\ntMAX_COUNT16-bit timer maximum \nperiod-- 216 - tTIMxCLK\n fTIMxCLK  = 48 MHz - 1365 - µs\n32-bit counter \nmaximum period-- 232 - tTIMxCLK\n fTIMxCLK  = 48 MHz - 89.48 - s\nDocID022265 Rev 7 85/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90          \n          \n6.3.22 Communication interfaces\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm): with a bit rate up to 100 kbit/s \n• Fast-mode (Fm): with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s. \nThe I2C timings requirements are guaranteed by design when the I2Cx peripheral is \nproperly configured (refer to Reference manual).\nThe SDA and SCL I/O requirements are met with the following restrictions: the SDA and \nSCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS \nconnected between the I/O pin and VDDIOx  is disabled, but is still present. Only FTf I/O pins \nsupport Fm+ low level output current maximum requirement. Refer to Section  6.3.14: I/O \nport characteristics  for the I2C I/Os characteristics.\nAll I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog \nfilter characteristics: Table 60. IWDG min/max timeout period at 40 kHz (LSI)(1) \n1. These timings are given for a 40 kH z clock but the microcontroller inte rnal RC frequency can vary from 30 \nto 60 kHz. Moreover, given an ex act RC oscillator frequency, the ex act timings still depend on the phasing \nof the APB interface clock versus the LSI clock so t hat there is always a full RC period of uncertainty.Prescaler divider PR[2:0] bitsMin timeout RL[11:0]= \n0x000Max timeout RL[11:0]= \n0xFFFUnit\n/4 0 0.1 409.6\nms/8 1 0.2 819.2\n/16 2 0.4 1638.4\n/32 3 0.8 3276.8/64 4 1.6 6553.6\n/128 5 3.2 13107.2\n/256 6 or 7 6.4 26214.4\nTable 61. WWDG min/max timeout value at 48 MHz (PCLK) \nPrescaler WDGTB Min timeout value Max timeout value Unit\n1 0 0.0853 5.4613\nms2 1 0.1706 10.9226\n4 2 0.3413 21.8453\n8 3 0.6826 43.6906\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n86/122 DocID022265 Rev 7          \nSPI/I2S characteristics\nUnless otherwise specified,  the parameters given in Table  63 for SPI or in Table  64 for I2S \nare derived from tests performed under the ambient temperature, fPCLKx  frequency and \nsupply voltage conditions summarized in Table  20: General operating conditions .\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (N SS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).\n          Table 62. I2C analog filter characteristics(1)\n1. Guaranteed by design, not tested in production.Symbol Parameter Min Max Unit\ntAFMaximum width of spikes that are \nsuppressed by the analog filter50(2)\n2. Spikes with widths below tAF(min) are filtered.260(3)\n3. Spikes with widths above tAF(max)  are not filteredns\nTable 63. SPI characteristics(1) \nSymbol Parameter Con ditions Min Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode - 18\nMHz\nSlave mode -  18\ntr(SCK)\ntf(SCK)SPI clock rise and fall \ntimeCapacitive load: C = 15 pF -  6 ns\ntsu(NSS) NSS setup time Slave mode 4Tpclk -\nnsth(NSS) NSS hold time Slave mode 2Tpclk + 10 -\ntw(SCKH)\ntw(SCKL)SCK high and low timeMaster mode, fPCLK  = 36 MHz, \npresc = 4 Tpclk/2 -2 Tpclk/2 + 1\ntsu(MI)\ntsu(SI)Data input setup timeMaster mode 4 -\nSlave mode 5 -\nth(MI)Data input hold timeMaster mode 4 -\nth(SI) Slave mode 5 -\nta(SO)(2)Data output access time Slave mode, fPCLK  = 20 MHz  0 3Tpclk\ntdis(SO)(3)Data output disable time Slave mode 0 18\ntv(SO) Data output valid time Slave mode (after enable edge) - 22.5\ntv(MO) Data output valid time Master mode (after enable edge) - 6\nth(SO)Data output hold timeSlave mode (after enable edge) 11.5 -\nth(MO) Master mode (after enable edge) 2 -\nDuCy(SCK)SPI slave input clock \nduty cycleSlave mode 25 75 %\n1. Data based on characterization results, not tested in production.\n2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.\n3. Min time is for the minimum time to invalidate the output and th e max time is for the maximum time to put the data in Hi-Z\nDocID022265 Rev 7 87/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Figure 29. SPI timing diagram - slave mode and CPHA = 0\nFigure 30. SPI timing diagram - slave mode and CPHA = 1\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.06Y\x17\x14\x19\x18\x1b9\x14166\x03LQSXW\n&3+$ \x13\n&32/ \x136&.\x03LQSXW&3+$ \x13\n&32/ \x14\n0,62\x03RXWSXW\n026,\x03LQSXWWVX\x0b6,\x0cWK\x0b6,\x0cWZ\x0b6&./\x0cWZ\x0b6&.+\x0cWF\x0b6&.\x0c\nWU\x0b6&.\x0cWK\x0b166\x0c\nWGLV\x0b62\x0cWVX\x0b166\x0c\nWD\x0b62\x0c WY\x0b62\x0c\n1H[W\x03ELWV\x03,1/DVW\x03ELW\x03287\n)LUVW\x03ELW\x03,1)LUVW\x03ELW\x03287 1H[W\x03ELWV\x03287WK\x0b62\x0c WI\x0b6&.\x0c\n/DVW\x03ELW\x03,1\n06Y\x17\x14\x19\x18\x1c9\x14166\x03LQSXW\n&3+$ \x14\n&32/ \x136&.\x03LQSXW&3+$ \x14\n&32/ \x14\n0,62\x03RXWSXW\n026,\x03LQSXWWVX\x0b6,\x0c WK\x0b6,\x0cWZ\x0b6&./\x0cWZ\x0b6&.+\x0c WVX\x0b166\x0cWF\x0b6&.\x0c\nWD\x0b62\x0c WY\x0b62\x0c\n)LUVW\x03ELW\x03287 1H[W\x03ELWV\x03287\n1H[W\x03ELWV\x03,1/DVW\x03ELW\x03287WK\x0b62\x0c WU\x0b6&.\x0cWI\x0b6&.\x0c WK\x0b166\x0c\nWGLV\x0b62\x0c\n)LUVW\x03ELW\x03,1 /DVW\x03ELW\x03,1\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n88/122 DocID022265 Rev 7Figure 31. SPI timing diagram - master mode\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.DL\x14\x17\x14\x16\x19F6&.\x032XWSXW&3+$ \x13\n026,\n2873870,62\n,1387&3+$ \x13\n/6%\x03287/6%\x03,1&32/ \x13\n&32/ \x14\n%,7\x14\x03287166\x03LQSXW\nWF\x0b6&.\x0c\nWZ\x0b6&.+\x0c\nWZ\x0b6&./\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0c\nWK\x0b0,\x0c+LJK6&.\x032XWSXW&3+$ \x14\n&3+$ \x14&32/ \x13\n&32/ \x14\nWVX\x0b0,\x0c\nWY\x0b02\x0c WK\x0b02\x0c06%\x03,1 %,7\x19\x03,1\n06%\x03287\nTable 64. I2S characteristics(1) \nSymbol Parameter Con ditions Min Max Unit\nfCK\n1/tc(CK)I2S clock frequencyMaster mode (data: 16 bits, Audio \nfrequency = 48 kHz)1.597 1.601\nMHz\nSlave mode 0 6.5\ntr(CK) I2S clock rise time\nCapacitive load CL = 15 pF-1 0\nnstf(CK) I2S clock fall time - 12\ntw(CKH) I2S clock high timeMaster fPCLK = 16 MHz, audio \nfrequency = 48 kHz306 -\ntw(CKL) I2S clock low time 312 -\ntv(WS) WS valid time Master mode 2 -\nth(WS) WS hold time Master mode 2 -\ntsu(WS) WS setup time Slave mode 7 -\nth(WS) WS hold time Slave mode 0 -\nDuCy(SCK)I2S slave input clock duty \ncycleSlave mode 25 75 %\nDocID022265 Rev 7 89/122STM32F051x4 STM32F051x6 STM32F051x8 Electrical characteristics\n90Figure 32. I2S slave timing diagram (Philips protocol)\n1. Measurement points are done at CMOS levels: 0.3 × VDDIOx and 0.7 × VDDIOx .\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.tsu(SD_MR) Data input setup timeMaster receiver  6 -\nnstsu(SD_SR) Slave receiver 2 -\nth(SD_MR)(2)\nData input hold timeMaster receiver  4 -\nth(SD_SR)(2)Slave receiver 0.5 -\ntv(SD_MT)(2)\nData output valid timeMaster transmitter -  4\ntv(SD_ST)(2)Slave transmitter - 20\nth(SD_MT)Data output hold timeMaster transmitter 0 -\nth(SD_ST) Slave transmitter 13 -\n1. Data based on design simulation and/or char acterization results, not tested in production.\n2. Depends on fPCLK . For example, if fPCLK = 8 MHz, then TPCLK  = 1/fPLCLK  = 125 ns.Table 64. I2S characteristics(1) (continued)\nSymbol Parameter Con ditions Min Max Unit\n06Y\x16\x1c\x1a\x15\x149\x14&.\x03,QSXW&32/\x03 \x03\x13\n&32/\x03 \x03\x14WF\x0b&.\x0c\n:6\x03LQSXW\n6\'WUDQVPLW\n6\'UHFHLYHWZ\x0b&.+\x0c WZ\x0b&./\x0c\nWVX\x0b:6\x0c WY\x0b6\'B67\x0c WK\x0b6\'B67\x0cWK\x0b:6\x0c\nWVX\x0b6\'B65\x0c WK\x0b6\'B65\x0c\n06%\x03UHFHLYH %LWQ\x03UHFHLYH /6%\x03UHFHLYH06%\x03WUDQVPLW %LWQ\x03WUDQVPLW\n/6%\x03UHFHLYH\x0b\x15\x0c/6%\x03WUDQVPLW\x0b\x15\x0c\nElectrical characteristics STM32F051x4 STM32F051x6 STM32F051x8\n90/122 DocID022265 Rev 7Figure 33. I2S master timing diagram (Philips protocol)\n1. Data based on characterization results, not tested in production.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.06Y\x16\x1c\x1a\x15\x139\x14&.\x03RXWSXW&32/\x03 \x03\x13\n&32/\x03 \x03\x14WF\x0b&.\x0c\n:6\x03RXWSXW\n6\'UHFHLYH6\'WUDQVPLWWZ\x0b&.+\x0c\nWZ\x0b&./\x0c\nWVX\x0b6\'B05\x0cWY\x0b6\'B07\x0c WK\x0b6\'B07\x0cWK\x0b:6\x0c\nWK\x0b6\'B05\x0c\n06%\x03UHFHLYH %LWQ\x03UHFHLYH /6%\x03UHFHLYH06%\x03WUDQVPLW %LWQ\x03WUDQVPLW /6%\x03WUDQVPLWWI\x0b&.\x0c WU\x0b&.\x0c\nWY\x0b:6\x0c\n/6%\x03UHFHLYH\x0b\x15\x0c/6%\x03WUDQVPLW\x0b\x15\x0c\x14\x13\x08\x1c\x13\x08\nDocID022265 Rev 7 91/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n1157 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n7.1 UFBGA64 package information\nUFBGA64 is a 64-ball, 5 x 5  mm, 0.5  mm pitch ultra-fine-profile ball grid array \npackage.\nFigure 34. UFBGA64 package outline\n1. Drawing is not to scale.\n          Table 65. UFBGA64 package mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236\nA1 0.050 0.080 0.110 0 .0020 0.0031 0.0043\nA2 0.400 0.450 0.500 0.0157 0.0177 0.0197\nA3 0.080 0.130 0.180 0.0031 0.0051 0.0071\nA4 0.270 0.320 0.370 0.0106 0.0126 0.0146\n$\x13\x14\x1cB0(B9\x146HDWLQJ\x03SODQH\n$\x14\nH)\n)\n\'\n+\n\x91E\x03\x0b\x19\x17\x03EDOOV\x0c$(\n723\x039,(: %27720\x039,(:\x14 \x1bH$\n<;=\nGGG=\n\'\x14(\x14\nHHH = < ;\nIII\x91\n\x910\n0=$\x16$\x17\n$\x14\x03EDOO\x03\nLGHQWLILHU$\x14\x03EDOO\x03\nLQGH[\x03DUHD$\x15\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n92/122 DocID022265 Rev 7          \nFigure 35. Recommended footprint for UFBGA64 packageb 0.170 0.280 0.330 0.0067 0.0110 0.0130\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 3.450 3.500 3.550 0.1358 0.1378 0.1398\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\nE1 3.450 3.500 3.550 0.1358 0.1378 0.1398\ne - 0.500 - - 0.0197 -\nF 0.700 0.750 0.800 0.0276 0.0295 0.0315\nddd - - 0.080 - - 0.0031\neee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 66. UFBGA64 recommended PCB design rules \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mm\nStencil thickness Between 0.100 mm and 0.125 mm\nPad trace width 0.100 mmTable 65. UFBGA64 package mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236\n$\x13\x14\x1cB)3B9\x15\'SDG\n\'VP\nDocID022265 Rev 7 93/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115Device marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 36. UFBGA64 package marking example\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.D^ϯϴϯϬϮsϭWƌŽĚƵĐƚ\x03\nŝĚĞŶƚŝĨŝĐĂƚŝŽŶ;ϭͿ\n\x11Ăůů\x03ϭ\x03ŝĚĞŶƚŝĨŝĞƌZĞǀŝƐŝŽŶ\x03ĐŽĚĞ\x18ĂƚĞ\x03ĐŽĚĞ\n<: :\n5^ƚĂŶĚĂƌĚ\x03^d\x03ůŽŐŽ)\x13\x18\x145\x1b+\x1a\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n94/122 DocID022265 Rev 77.2 LQFP64 package information\nLQFP64 is a 64-pin, 10 x 10  mm low-profile quad flat package.\nFigure 37. LQFP64 package outline\n1. Drawing is not to scale.\n          Table 67. LQFP64 package mechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -\x18:B0(B9\x16$\x14$\x15$6($7,1*\x033/$1(\nFFF&\nE&\nF\n$\x14\n/\n/\x14.\n,\'(17,),&$7,213,1\x03\x14\'\n\'\x14\n\'\x16\nH\x14 \x14\x19\x14\x1a\x16\x15\x16\x16 \x17\x1b\n\x17\x1c\n\x19\x17\n(\x16\n(\x14\n(*$8*(\x033/$1(\x13\x11\x15\x18\x03PP\nDocID022265 Rev 7 95/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115Figure 38. Recommended footprint for LQFP64 package\n1. Dimensions are expr essed in millimeters.E3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 67. LQFP64 package mechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n\x17\x1b\n\x16\x15 \x17\x1c\n\x19\x17 \x14\x1a\n\x14 \x14\x19\x14\x11\x15\x13\x11\x16\x16\x16\n\x14\x13\x11\x16\x14\x15\x11\x1a\n\x14\x13\x11\x16\x13\x11\x18\n\x1a\x11\x1b\n\x14\x15\x11\x1a\nDL\x14\x17\x1c\x13\x1cF\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n96/122 DocID022265 Rev 7Device marking\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 39. LQFP64 package marking example\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.06Y\x16\x19\x17\x18\x199\x143URGXFW\x03LGHQWLILFDWLRQ\x03\x0b\x14\x0c\n3LQ\x03\x14\x03LGHQWLILHU5HYLVLRQ\x03FRGH\n\'DWH\x03FRGH670\x16\x15)\x13\x18\x14\n5\x1b7\x19\n<: :5\nDocID022265 Rev 7 97/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n1157.3 LQFP48 package information\nLQFP48 is a 48-pin, 7 x 7  mm low-profile quad flat package.\nFigure 40. LQFP48 package outline\n1. Drawing is not to scale.\x18%B0(B9\x153,1\x03\x14\n,\'(17,),&$7,21FFF&&\n\'\x16\x13\x11\x15\x18\x03PP\n*$8*(\x033/$1(\nE\n$\x14$\n$\x15\nF\n$\x14\n/\x14/\'\n\'\x14\n(\x16\n(\x14\n(\nH\x14\x15 \x14\x14\x16\x15\x17\x15\x18 \x16\x19\n\x16\x1a\n\x17\x1b6($7,1*\n3/$1(\n.\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n98/122 DocID022265 Rev 7          \nFigure 41. Recommended footprint for LQFP48 package\n1. Dimensions are expr essed in millimeters.Table 68. LQFP48 package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n\x1c\x11\x1a\x13\x18\x11\x1b\x13\x1a\x11\x16\x13\n\x14\x15\x15\x17\n\x13\x11\x15\x13\n\x1a\x11\x16\x13\n\x14\x16\x1a\x16\x19\n\x14\x11\x15\x13\n\x18\x11\x1b\x13\n\x1c\x11\x1a\x13\x13\x11\x16\x13\x15\x18\x14\x11\x15\x13\x13\x11\x18\x13\nDL\x14\x17\x1c\x14\x14G\x14\x16 \x17\x1b\nDocID022265 Rev 7 99/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115Device marking\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 42. LQFP48 package marking example\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.670\x16\x15)\n06Y\x16\x19\x17\x18\x1b9\x14\x13\x18\x14&\x1b7\x19\n5<: :3URGXFW\x03LGHQWLILFDWLRQ\x03\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n100/122 DocID022265 Rev 77.4 UFQFPN48 package information\nUFQFPN48 is a 48-lead, 7x7  mm, 0.5  mm pitch, ultra-thin fine-pitch quad flat package.\nFigure 43. UFQFPN48 package outline\n1. Drawing is not to scale.\n2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this back-side pad to PCB ground.$\x13%\x1cB0(B9\x16\'3LQ\x03\x14\x03LGHQWLILHU\nODVHU\x03PDUNLQJ\x03DUHD\n((\n\'\n<\n\'\x15\n(\x15([SRVHG\x03SDG\x03\nDUHD\n=\x14\n\x17\x1b\'HWDLO\x03=5\x03\x13\x11\x14\x15\x18\x03W\\S\x11\x14\n\x17\x1b/\n&\x03\x13\x11\x18\x13\x13[\x17\x18\x83\nSLQ\x14\x03FRUQHU$\n6HDWLQJ\x03SODQH\n$\x14\nE HGGG\n\'HWDLO\x03<7\nDocID022265 Rev 7 101/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115          \nFigure 44. Recommended footprint for UFQFPN48 package\n1. Dimensions are expr essed in millimeters.Table 69. UFQFPN48 package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020\nD 6.900 7.000 7.100 0.2717 0.2756 0.2795\nE 6.900 7.000 7.100 0.2717 0.2756 0.2795\nD2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nE2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nT - 0.152 - - 0.0060 -\nb 0.200 0.250 0.300 0.0079 0.0098 0.0118\ne - 0.500 - - 0.0197 -\nddd - - 0.080 - - 0.0031\n\x1a\x11\x16\x13\n\x1a\x11\x16\x13\x13\x11\x15\x13\n\x13\x11\x16\x13\n\x13\x11\x18\x18\x13\x11\x18\x13\n\x18\x11\x1b\x13\x19\x11\x15\x13\n\x19\x11\x15\x13\x18\x11\x19\x13\n\x18\x11\x19\x13\x18\x11\x1b\x13\n\x13\x11\x1a\x18\n$\x13%\x1cB)3B9\x15\x17\x1b\n\x14\n\x14\x15\n\x14\x16 \x15\x17\x15\x18\x16\x19\x16\x1a\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n102/122 DocID022265 Rev 7Device marking\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 45. UFQFPN48 package marking example\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.670\x16\x15)\n06Y\x16\x19\x17\x19\x139\x14\x13\x18\x14&\x1b8\x19\n5<: :3URGXFW\x03LGHQWLILFDWLRQ\x03\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\nDocID022265 Rev 7 103/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n1157.5 WLCSP36 pac kage information\nWLCSP36 is a 36-ball, 2.605 x 2.703  mm, 0.4  mm pitch wafer-level chip-scale package.\nFigure 46. WLCSP36 package outline\n1. Drawing is not to scale.\n          \n          Table 70. WLCSP36 package mechanical data \n Symbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.525 0.555 0.585 0.0207 0.0219 0.0230\nA1 - 0.175 - - 0.0069 -\nA2 - 0.380 - - 0.0150 -\nA3(2)- 0.025 - - 0.0010 -\nb(3)0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 2.570 2.605 2.640 0.1012 0.1026 0.1039\nE 2.668 2.703 2.738 0.1050 0.1064 0.1078\ne - 0.400 - - 0.0157 -\ne1 - 2.000 - - 0.0787 -\ne2 - 2.000 - - 0.0787 -\x04Ϭ\x7f>ͺD\x1cͺsϮ$\x14\x03\nRULHQWDWLRQ\x03UHIHUHQFH\n:DIHU\x03EDFN\x03VLGH\x1c\x18\n\'HWDLO\x03$\nURWDWHG\x03\x1c\x13\x836HDWLQJ\x03SODQH$\x14%XPS\nE6LGH\x03YLHZ$$\x15\'HWDLO\x03$H\x14\n)\n*\nHH$\x14\x03EDOO\x03ORFDWLRQ\nH\x15\n%XPS\x03VLGH\nHHH=)$\n\x19 \x14 $\x16\n=;<\n=FFF\nGGG\x91E\x03\x0b\x16\x19\x03EDOOV\x0c= DDD=EEE=\n;\n<\n$\x16\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n104/122 DocID022265 Rev 7          \nFigure 47. Recommended pad footprint for WLCSP36 package\n          F - 0.3025 - - 0.0119 -\nG - 0.3515 - - 0.0138 -\naaa - - 0.100 - - 0.0039bbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020eee - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits. \n2. Back side coating.3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.\nTable 71. WLCSP36 recommended PCB design rules \n Dimension Recommended values\nPitch 0.4 mm\nDpad260 µm max. (circular)\n220 µm recommended\nDsm 300 µm min. (for 260 µm diameter pad)\nPCB pad design Non-solder mask defined via underbump allowedTable 70. WLCSP36 package mechanical data (continued)\n Symbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n06\x14\x1b\x1c\x19\x189\x15\'VP\'SDG\nDocID022265 Rev 7 105/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115Device marking\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 48. WLCSP36 package marking example\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.D^ϯϵϬϮϳsϭZĞǀŝƐŝŽŶ\x03ĐŽĚĞ\n<: :)\x13\x18\x14\x1b\x19\n5\n\x18ĂƚĞ\x03ĐŽĚĞWƌŽĚƵĐƚ\x03ŝĚĞŶƚŝĨŝĐĂƚŝŽŶ;ϭͿ\x18Žƚ\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n106/122 DocID022265 Rev 77.6 LQFP32 package information\nLQFP32 is a 32-pin, 7 x 7  mm low-profile quad flat package.\nFigure 49. LQFP32 package outline\n1. Drawing is not to scale.\'\n\'\x14\n\'\x16\n(\x16\n(\x14\n(\n\x14 \x1b\x1c\x14\x19\x14\x1a \x15\x17\n\x15\x18\n\x16\x15\n$\x14\n/\x14/.$\x14$\x15$\nFE*$8*(\x033/$1(\x13\x11\x15\x18\x03PP6($7,1*\n3/$1(\n&\n3,1\x03\x14\n,\'(17,),&$7,21FFF&\n\x167@.&@7\x13H\nDocID022265 Rev 7 107/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115          \nFigure 50. Recommended footprint for LQFP32 package\n1. Dimensions are expr essed in millimeters.Table 72. LQFP32 package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020  - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.300 0.370 0.450 0.0118 0.0146 0.0177\nc 0.090  - 0.200 0.0035  - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.600  -  - 0.2205  -\nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.600  -  - 0.2205  -\ne  - 0.800  -  - 0.0315  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.100 - - 0.0039\n\x189B)3B9\x15\x12 \x19\x1a\x12\x17\x12\x18 \x13\x15\n\x13\x16\n\x14\x13\x1c\x11\x1a\x13\x1a\x11\x16\x13\n\x1a\x11\x16\x13\n\x14\x11\x15\x13\x13\x11\x16\x13\x13\x11\x18\x13\x14\x11\x15\x13\n\x19\x11\x14\x13\n\x1c\x11\x1a\x13\x13\x11\x1b\x13\n\x19\x11\x14\x13\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n108/122 DocID022265 Rev 7Device marking\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 51. LQFP32 package marking example\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.\n7.7 UFQFPN32 package information\nUFQFPN32 is a 32-pin, 5x5  mm, 0.5  mm pitch ultra-thin fine-pitch quad flat package.670\x16\x15)\n06Y\x16\x19\x17\x18\x1c9\x14\x13\x18\x14.\x1b7\x19\n5<: :3URGXFW\x03LGHQWLILFDWLRQ\x03\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILFDWLRQ\nDocID022265 Rev 7 109/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115Figure 52. UFQFPN32 package outline\n1. Drawing is not to scale.\n2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of t he UFQFPN package. This pad is used for the device \nground and must be connected. It is referred to as pin 0 in Table: Pin definitions .$\x13%\x1bB0(B9\x15\x14\n\x16\x15\n3,1\x03\x14\x03,GHQWLILHU6($7,1*\n3/$1(&&GGG$\n$\x14\n$\x15H\nE\'\x14\nE(\x15\n/H\n(\x14(\n\'\x15 /\'\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n110/122 DocID022265 Rev 7          \nFigure 53. Recommended footprint for UFQFPN32 package\n1. Dimensions are expr essed in millimeters.Table 73. UFQFPN32 package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197  0.0217 0.0236\nA1  0.000  0.020 0.050  0.0000  0.0008 0.0020A3  - 0.152  -  - 0.0060 -\nb 0.180 0.230 0.280 0.0071 0.0091 0.0110\nD 4.900 5.000 5.100 0.1929 0.1969 0.2008\nD1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nD2 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE 4.900 5.000 5.100 0.1929 0.1969 0.2008\nE1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE2 3.400 3.500 3.600 0.1339 0.1378 0.1417\ne  - 0.500  -  -  0.0197  -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd - - 0.080 - - 0.0031\n$\x13%\x1bB)3B9\x15\x18\x11\x16\x13\n\x16\x11\x1b\x13\n\x13\x11\x19\x13\n\x16\x11\x17\x18\n\x13\x11\x18\x13\x16\x11\x17\x18\x16\x11\x1b\x13\n\x13\x11\x1a\x18\n\x16\x11\x1b\x13\x13\x11\x16\x13\x18\x11\x16\x13\n\x12\x17\x12\x18\n\x1a\x19\x12\x13\x16 \x14\x13\n\x13\x15\nDocID022265 Rev 7 111/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115Device marking\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 54. UFQFPN32 package marking example\n1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nSamples to run qualification activity.06Y\x16\x19\x17\x19\x159\x14)\x13\x18\x14.\x1b\x19\n5<: :3URGXFW\x03LGHQWLILFDWLRQ\x03\x0b\x14\x0c\n\'DWH\x03FRGH\n5HYLVLRQ\x03FRGH\n\'RW\x03\x0bSLQ\x03\x14\x0c\x03\x03\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n112/122 DocID022265 Rev 77.8 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable  20: General operating conditions .\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ ((VDDIOx – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n           \n7.8.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org\n7.8.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in \nSection  8: Ordering information .Table 74. Package thermal characteristics\nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nLQFP64 - 10 × 10 mm / 0.5 mm pitch45\n°C/WThermal resistance junction-ambient  \nLQFP48 - 7 × 7 mm55\nThermal resistance junction-ambient  \nLQFP32 - 7 × 7 mm56\nThermal resistance junction-ambient  \nUFBGA64 - 5 × 5 mm65\nThermal resistance junction-ambient  \nUFQFPN48 - 7 × 7 mm32\nThermal resistance junction-ambient  \nUFQFPN32 - 5 × 5 mm38\nThermal resistance junction-ambient  \nWLCSP36 - 2.6 × 2.7 mm60\nDocID022265 Rev 7 113/122STM32F051x4 STM32F051x6 STM32F051x8 Package information\n115Each temperature range suffix corresponds to a specific guaranteed ambient temperature at \nmaximum dissipation and, to a spec ific maximum junction temperature.\nAs applications do not commonly use the STM32F 051xx at maximum dissipation, it is useful \nto calculate the exact power consumption and junction temperature to determine which temperature ra nge will be best suited to the application.\nThe following examples show how to calculat e the temperature range needed for a given \napplication.\nExample 1: High-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 82 °C (measured according to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V and maximum 8 I/Os used  at the same time in output \nat low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax  = 50 mA × 3.5 V= 175 mW\nPIOmax  = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 272 mW:\nPDmax  = 175 + 272 = 447 mW\nUsing the values obtained in Table  74 TJmax is calculated as follows:\n– For LQFP64, 45 °C/W T\nJmax = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.115 °C = 102.115 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C) see Table  20: \nGeneral operating conditions .\nIn this case, parts must be ordered at leas t with the temperature range suffix 6 (see \nSection  8: Ordering information ).\nNote: With this given PDmax  we can find the TAmax allowed for a given device temperature range \n(order code suffix 6 or 7).\nSuffix 6: TAmax = TJmax - (45°C/W × 447 mW) = 105-20.115 = 84.885 °C\nSuffix 7: TAmax = TJmax - (45°C/W × 447 mW) = 125-20.115 = 104.885 °C\nExample 2: High-temperature application\nUsing the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T\nJ remains within the \nspecified range.\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 100 °C (measured according to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V\nPINTmax  = 20 mA × 3.5 V= 70 mW\nPIOmax  = 20 × 8 mA × 0.4 V = 64 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 64 mW:\nPDmax  = 70 + 64 = 134 mW\nThus: PDmax  = 134 mW\nPackage information STM32F051x4 STM32F051x6 STM32F051x8\n114/122 DocID022265 Rev 7Using the values obtained in Table  74 TJmax is calculated as follows:\n– For LQFP64, 45 °C/W \nTJmax = 100 °C + (45 °C/W × 134 mW) = 100 °C + 6.03 °C = 106.03 °C\nThis is above the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at leas t with the temperature range suffix 7 (see \nSection  8: Ordering information ) unless we reduce the power dissipation in order to be able \nto use suffix 6 parts.\nRefer to Figure  55 to select the required temperature range (suffix 6 or 7) according to your \nambient temperature or power requirements.\nFigure 55.  LQFP64 PD max versus TA\n06Y\x16\x15\x14\x17\x169\x14\x19\x13\x13\n\x13\x14\x13\x13\x15\x13\x13\x16\x13\x13\x17\x13\x13\x18\x13\x13\x1a\x13\x13\n\x19\x18 \x1a\x18 \x1b\x18 \x1c\x18 \x14\x13\x18 \x14\x14\x18 \x14\x15\x18 \x14\x16\x186XIIL[\x03\x19\n6XIIL[\x03\x1a3\'\x03\x0bP:\x0c\n7$\x03\x0b\x83&\x0c\nDocID022265 Rev 7 115/122STM32F051x4 STM32F051x6 STM32F051x8 Ordering information\n1158 Ordering information\nFor a list of available options (memory, package,  and so on) or for further information on any \naspect of this device, please cont act your nearest ST sales office.\n          \n          Table 75. Ordering information scheme\nExample :S T M 3 2 F 0 5 1  R  8  T 6 x  \nDevice family\nSTM32 = ARM-based 32-bit microcontroller\nProduct type\nF = General-purpose\nSub-family\n051 = STM32F051xx\nPin count\nK = 32 pins\nT = 36 pins\nC = 48 pinsR = 64 pins\nUser code memory size\n4 = 16 Kbyte\n6 = 32 Kbyte8 = 64 Kbyte\nPackage\nH = UFBGA\nT = LQFP\nU = UFQFPNY = WLCSP\nTemperature range\n6 = –40 °C to +85 °C\n7 = –40 °C to +105 °C\nOptions\nxxx = code ID of programmed parts (includes packing type)\nTR = tape and reel packingblank = tray packing\nRevision history STM32F051x4 STM32F051x6 STM32F051x8\n116/122 DocID022265 Rev 79 Revision history\n          Table 76. Document revision history \nDate Revision Changes\n05-Apr-2012 1 Initial release\n25-Apr-2012 2Updated Table: STM32F051xx family device features and \nperipheral counts for SPI and I2C in 32-pin package.\nCorrected Group 3 pin order in Table: Capacitive sensing GPIOs \navailable on STM32F051xx devices.\nUpdated the current consumption values in Section: Electrical \ncharacteristics.\nUpdated Table: HSI14 oscillator characteristics\n23-Jul-2012 3Features reorganized and Figure: Block diagram  structure \nchanged.\nAdded LQFP32 package.Updated Section: Cyclic redundancy check calculation unit \n(CRC).\nModified the number of priority levels in Section: Nested \nvectored interrupt controller (NVIC).\nAdded note 3. for PB2 and PB8, changed TIM2_CH_ETR into \nTIM2_CH1_ETR in Table: Pin definitions and Table: Alternate \nfunctions selected through GP IOA_AFR registers for port A.  \nAdded Table: Alternate functions selected through GPIOB_AFR \nregisters for port B .\nUpdated I\nVDD, IVSS, and IINJ(PIN)  in Table: Current \ncharacteristics.\nUpdated ACCHSI in Table: HSI oscillator characteristics  and \nTable: HSI14 oscillator characteristics.\nUpdated Table: I/O current in jection susceptibility.\nAdded BOOT0 input low and high level voltage in Table: I/O \nstatic characteristics.\nModified number of pins in VOL and VOH description, and \nchanged condition for VOLFM+  in Table: Output voltage \ncharacteristics.\nChanged VDD to VDDA in Figure: Typical connection diagram \nusing the ADC .\nUpdated Ts_temp in Table: TS characteristics.\nUpdated Figure: I/O AC charac teristics definition .\nDocID022265 Rev 7 117/122STM32F051x4 STM32F051x6 STM32F051x8 Revision history\n12113-Jan-2014 4Modified datasheet title.\nAdded packages UFQFPN48 and UFBGA64.Replaced “backup domain with “RTC domain” throughout the \ndocument.\nChanged SRAM value from “4 to 8 Kbyte” to “8 Kbyte”\nReplaced IWWDG with IWDG in Figure: Block diagram.\nAdded inputs LSI and LSE to the multiplexer in Figure: Clock \ntree.\nAdded feature “R eference clock detection” in Section: Real-time \nclock (RTC) and backup registers.\nModified junction temperature in Table: Thermal characteristics.\nRenamed Table: Internal voltage reference calibration values .\nReplaced V\nDD with VDDA and VRERINT with ΔVREFINT  in Table: \nEmbedded internal reference voltage.\nRephrased introduction of Section: Touch sensing controller \n(TSC).\nRephrased Section: Voltage regulator.\nAdded sentence “If this is used when the voltage regulator is put \nin low power mode...” under “Stop mode” in Section: Low-power \nmodes.\nRemoved sentence “The internal voltage reference is also \nconnected to ADC_IN17 input channel of the ADC.” in Section: \nComparators (COMP).\nRemoved feature “Periodic wakeup from Stop/Standby” in \nSection: Real-time clock (RTC) and backup registers.\nReplaced IDD with IDDA in Table: HSI oscillator characteristics,  \nTable: HSI14 oscillator characteristics and Table: LSI oscillator \ncharacteristics .\nMoved section “Wakeup time from low-power mode” to \nSection 6.3.6  and rephrased the section.\nAdded lines D2 and E2 in Table: UFQFPN48 – 7 x 7 mm, 0.5 \nmm pitch, package mechanical data.\nAdded “The peripheral clock used is 48 MHz.” in Section On-\nchip peripheral current consumption.Table 76. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F051x4 STM32F051x6 STM32F051x8\n118/122 DocID022265 Rev 713-Jan-20144\n(continued)Added “Negative induced leakage current is caused by negative \ninjection and positive induced leakage current is caused by \npositive injection” in Section Functional susceptibility to I/O \ncurrent injection.\nReplaced reference "JESD22-C101" with "ANSI/ESD \nSTM5.3.1" in Table : ESD absolute maximum ratings .\nMerged Table: Typical and maximum VDD consumption in Stop \nand Standby modes and Table: Typical and maximum VDDA \nconsumption in Stop and Standby modes  into Table: Typical and \nmaximum current consumption in Stop and Standby modes.\nUpdated:\n– Table: Temperature sensor calibration values,\n– Table: Internal voltage reference calibration values,– Table: Current characteristics,\n– Table: General operating conditions,\n– Table: Typical and maximum current consumption from the \nVDDA supply,\n– Table: Low-power mode wakeup timings,\n– Table: I/O current injection susceptibility,– Table: I/O static characteristics,\n– Table: Output volt age characteristics,\n– Table: NRST pin characteristics,–T a b l e :  I\n2C analog filter characteristics,\n– Figure: Power supply scheme,\n– Figure: TC and TTa I/O input characteristics,– Figure: Five volt tolerant (FT and FTf) I/O input \ncharacteristics,\n– Figure: I/O AC charac teristics definition,\n– Figure: ADC accuracy characteristics,\n– Figure: Typical connection diagram using the ADC,– Figure: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat \npackage outline,\n– Figure: LQFP64 recommended footprint,\n– Figure: LQFP48 – 7 x 7 mm, 48 pin low-profile quad flat \npackage outline,\n– Figure: LQFP48 recommended footprint,\n– Figure: LQFP32 – 7 x 7 mm 32-pin low-profile quad flat \npackage outline,\n– Figure: LQFP32 recommended footprint,– Figure: UFQFPN48 – 7 x 7 mm, 0.5 mm pitch, package \noutline.Table 76. Document revision history (continued)\nDate Revision Changes\nDocID022265 Rev 7 119/122STM32F051x4 STM32F051x6 STM32F051x8 Revision history\n12128-Aug-2015 5 Updated the following:\n– DAC and power management feature descriptions in Features\n–Table 2: STM32F051xx family device features and peripheral \ncount\n–Section 3.5.1: Power supply schemes\n–Figure 13: Power supply scheme\n– Table 17: Voltage characteristics–Table 20: General operating conditions: updated the footnote \nfor V\nIN parameter\n–Table 28: Typical and maximum current consumption from the \nVBAT supply\n– Table 52: ADC characteristics\n–Table 33: High-speed external user clock characteristics : \nreplaced VDD with VDDIOX\n–Table 34: Low-speed external user clock characteristics : \nreplaced VDD with VDDIOX\n–Table 37: HSI oscillator characteristics and Figure 19: HSI \noscillator accuracy characterization results for soldered parts\n–Table 38: HSI14 oscillator characteristics : changed the min \nvalue for ACCHSI14\n–Table 41: Flash memory characteristics : changed the values \nfor tME and IDD in write mode\n–Table 43: EMS characteristics : changed the value of VEFTB\n– Table 45: ESD absolute maximum ratings\n– Figure 10: STM32F051x8 memory map–Figure 21: TC and TTa I/O input characteristics\n–Figure 22: Five volt tolera nt (FT and FTf) I/O input \ncharacteristics\n–Figure 23: I/O AC characteristics definition\n–t\nSTART  definition in Table 24: Embedded internal reference \nvoltage\n–tSTAB characteristics in Table 52: ADC characteristics\n–Table 56: Comparator characteristics : changed the \ndescription and values for VSC, VDDA and VREFINT \nparameters. Added Figure 28: Maximum VREFINT  scaler \nstartup time from power down\n–Table 57: TS characteristics:  changed the min value for TS-\ntemp\n–Table 58: VBAT monitoring characteristics:  changed the min \nvalue for TS-vbat and the typical value for R parameters\n–Section 6.3.22: Commun ication interfaces:  updated the \ndescription and features in the subsection I2C interface \ncharacteristics\n–Table 64: I2S characteristics:  updated the min values for data \ninput hold time (master and slave receiver)Table 76. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F051x4 STM32F051x6 STM32F051x8\n120/122 DocID022265 Rev 728-Aug-20155 \n(continued)– Table 31: Peripheral current consumption\nAddition of WLCSP36 package. Updates in:–Section 2: Description\n–Table 2: STM32F051xx family device features and peripheral \ncount\n–Section 4: Pinouts and pin descriptions  with the addition of \nFigure 7: WLCSP36 package pinout\n–Table 13: Pin definitions\n–Table 20: General operating conditions\n–Section 7: Package information  with the addition of \nSection 7.5: WLCSP36 package information\n–Table 74: Package thermal characteristics\n–Section 8: Part numbering\nUpdate of the device marking examples in Section 7: Package \ninformation .\n16-Dec-2015 6Section 2: Description :\n–Table 2: STM32F051xx family device features and peripheral \ncount  - number of SPIs corrected for 64-pin packages\n–Figure 1: Block diagram  modified\nSection 3: Functional overview :\n–Figure 2: Clock tree  modified; divider for CEC corrected\n–Table 8: Comparison of I\n2C analog and digital filters  - adding \n20 mA information for FastPlus mode\nSection 4: Pinouts and pin descriptions :\n– Package pinout figures updated (look and feel)\n–Figure 7: WLCSP36 package pinout  - now presented in top \nview\n–Table 13: Pin definitions  - notes added (VSSA corrected to pin \n16 on LQFP32); note 5 added\nSection 5: Memory mapping :\n–added information on STM32F051x4/x6 difference versus \nSTM32F051x8 map in Figure 10\nSection 6: Electrical characteristics :\n–Table 24: Embedded internal reference voltage  - removed -\n40°C-85°C temperature range line and the associated note\n–Table 48: I/O static characteristics  - removed note\n–Section 6.3.16: 12-bit  ADC characteristics  - changed \nintroductory sentence\n–Table 52: ADC characteristics  updated and table footnotes 3 \nand 4 added\n–Table 56: Comparator characteristics  - VDDA min modified\n–Table 59: TIMx characteristics  modified\n–Table 64: I2S characteristics  reorganized\n–Figure 52: UFQFPN32 package outline  - figure footnotes \naddedTable 76. Document revision history (continued)\nDate Revision Changes\nDocID022265 Rev 7 121/122STM32F051x4 STM32F051x6 STM32F051x8 Revision history\n12106-Jan-2017 7Section 6: Electrical characteristics :\n–Table 36: LSE oscillator characteristics (fLSE = 32.768 kHz)  - \ninformation on configuring different drive capabilities \nremoved. See the corresponding reference manual.\n–Table 24: Embedded internal reference voltage  - VREFINT  \nvalues\n–Table 55: DAC characteristics  - min. RLOAD  to VDDA defined\n–Figure 29: SPI timing diagram - slave mode and CPHA = 0  \nand Figure 30: SPI timing diagram - slave mode and CPHA = \n1 enhanced and corrected\nSection 8: Ordering information :\n– The name of the section changed from the previous “Part \nnumbering”Table 76. Document revision history (continued)\nDate Revision Changes\nSTM32F051x4 STM32F051x6 STM32F051x8\n122/122 DocID022265 Rev 7          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2017 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32F051R6T7\n'}]
!==============================================================================!
### Component Summary: STM32F051C6T6

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Digital and I/O supply: VDD = 2.0 V to 3.6 V
  - Analog supply: VDDA = from VDD to 3.6 V
  - Backup supply: VBAT = 1.65 V to 3.6 V

- **Current Ratings:**
  - Supply current in Run mode (48 MHz): 22.0 mA (typical)
  - Supply current in Sleep mode: 14.0 mA (typical)
  - Supply current in Stop mode: 15 µA (typical)

- **Power Consumption:**
  - Typical current consumption from VDD at 3.6 V: 22.0 mA (Run mode, 48 MHz)
  - Typical current consumption from VDDA: 150 µA (Run mode, 48 MHz)

- **Operating Temperature Range:**
  - Ambient operating temperature: -40 °C to +85 °C (suffix 6)
  - Junction temperature: -40 °C to +105 °C (suffix 6)

- **Package Type:**
  - LQFP48 (7x7 mm) or other variants (LQFP64, UFQFPN48, etc.)

- **Special Features:**
  - ARM® Cortex®-M0 CPU, frequency up to 48 MHz
  - Up to 64 Kbytes of Flash memory and 8 Kbytes of SRAM
  - Integrated peripherals: 11 timers, 1 ADC (12-bit), 1 DAC (12-bit), communication interfaces (I2C, USART, SPI)
  - Low-power modes: Sleep, Stop, Standby
  - 5-channel DMA controller
  - Capacitive sensing capabilities (up to 18 channels)

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 1

#### Description:
The STM32F051C6T6 is a 32-bit microcontroller based on the ARM Cortex-M0 core, designed for low-power applications. It operates at a maximum frequency of 48 MHz and features a range of integrated peripherals, including timers, an ADC, a DAC, and various communication interfaces. The device is suitable for a variety of applications due to its flexibility and performance.

#### Typical Applications:
- **Consumer Electronics:** Used in handheld devices, audio/video receivers, and digital TVs.
- **Industrial Control:** Suitable for PLCs, inverters, and alarm systems.
- **Home Automation:** Ideal for HVAC systems, video intercoms, and smart home devices.
- **Gaming and GPS Platforms:** Provides control and interface capabilities for gaming devices and GPS modules.
- **User Interfaces:** Can be utilized in touch-sensitive applications due to its capacitive sensing features.

This microcontroller is particularly well-suited for applications requiring efficient power management and a rich set of features in a compact form factor.