Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 15 20:26:04 2023
| Host         : LAPTOP-E10EM86U running 64-bit major release  (build 9200)
| Command      : report_methodology -file sync_fa_4bit_methodology_drc_routed.rpt -pb sync_fa_4bit_methodology_drc_routed.pb -rpx sync_fa_4bit_methodology_drc_routed.rpx
| Design       : sync_fa_4bit
| Device       : xc7z007sclg225-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 25         |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin generate_layers[0].first_fa.inter_inputs[1].dff_init_a/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin generate_layers[0].first_fa.inter_inputs[1].dff_init_b/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin generate_layers[0].first_fa.inter_inputs[2].dff_init_a/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin generate_layers[0].first_fa.inter_inputs[2].dff_init_b/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin generate_layers[0].first_fa.inter_inputs[3].dff_init_a/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin generate_layers[0].first_fa.inter_inputs[3].dff_init_b/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin generate_layers[0].first_fa.syncfa/cout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin generate_layers[1].inter_fa.inter_inputs[2].dff_init_a/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin generate_layers[1].inter_fa.inter_inputs[2].dff_init_b/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin generate_layers[1].inter_fa.inter_inputs[3].dff_init_a/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin generate_layers[1].inter_fa.inter_inputs[3].dff_init_b/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin generate_layers[1].inter_fa.syncfa/cout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin generate_layers[2].dff_init_sum/q_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin generate_layers[2].inter_fa.inter_inputs[3].dff_init_a/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin generate_layers[2].inter_fa.inter_inputs[3].dff_init_b/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin generate_layers[2].inter_fa.sums[0].dff_init/q_reg_srl4/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin generate_layers[2].inter_fa.sums[1].dff_init/q_reg_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin generate_layers[2].inter_fa.syncfa/cout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin generate_layers[3].dff_init_sum/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin generate_layers[3].last_fa.dff_cout/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin generate_layers[3].last_fa.sums[0].dff_init/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin generate_layers[3].last_fa.sums[1].dff_init/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin generate_layers[3].last_fa.sums[2].dff_init/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin generate_layers[3].last_fa.syncfa/cout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin generate_layers[3].last_fa.syncfa/sum_reg/C is not reached by a timing clock
Related violations: <none>


