module top_module (
    input  [3:0] in,
    output [3:0] out_both,
    output [3:0] out_any,
    output [3:0] out_different
);

    // both this bit and left neighbor
    assign out_both = {1'b0, in[3:1]} & in;

    // this bit or right neighbor
    assign out_any  = in | {1'b0, in[3:1]};

    // different from left neighbor (wrap around)
    assign out_different = in ^ {in[0], in[3:1]};

endmodule
