
---------- Begin Simulation Statistics ----------
final_tick                               223408294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196928                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304300                       # Number of bytes of host memory used
host_op_rate                                   222759                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1925.16                       # Real time elapsed on the host
host_tick_rate                              116046540                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   379118972                       # Number of instructions simulated
sim_ops                                     428847357                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223408                       # Number of seconds simulated
sim_ticks                                223408294500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 134297631                       # number of cc regfile reads
system.cpu.cc_regfile_writes                139653243                       # number of cc regfile writes
system.cpu.committedInsts                   379118972                       # Number of Instructions Simulated
system.cpu.committedOps                     428847357                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.178566                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.178566                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          134205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6436235                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 90040510                       # Number of branches executed
system.cpu.iew.exec_nop                       2954376                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.079684                       # Inst execution rate
system.cpu.iew.exec_refs                    180468087                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   71003933                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6093632                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             115202957                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                549                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             77780118                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           517653622                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             109464154                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          12948552                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             482420653                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4159                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 86662                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6110944                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                102492                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4501                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2769805                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        3666430                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 415315127                       # num instructions consuming a value
system.cpu.iew.wb_count                     471312753                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571611                       # average fanout of values written-back
system.cpu.iew.wb_producers                 237398592                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.054824                       # insts written-back per cycle
system.cpu.iew.wb_sent                      473096279                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                556809817                       # number of integer regfile reads
system.cpu.int_regfile_writes               312913629                       # number of integer regfile writes
system.cpu.ipc                               0.848489                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.848489                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             298503912     60.26%     60.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1969376      0.40%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               2124413      0.43%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  60      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   7      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          976469      0.20%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                297      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                16714      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              1964022      0.40%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               736777      0.15%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5739      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            135      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            115142860     23.24%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            73928348     14.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              495369205                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    95208308                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.192197                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                36766384     38.62%     38.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  28541      0.03%     38.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 1215066      1.28%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    14      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    747      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               32209104     33.83%     73.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              24988448     26.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              555368114                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1467811005                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    445925836                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         556751173                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  514698697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 495369205                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 549                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        85851888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1440060                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            219                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     84194801                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     446682385                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.108997                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.181999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           199485588     44.66%     44.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            77320268     17.31%     61.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           104134058     23.31%     85.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            53199103     11.91%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12533328      2.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               10040      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       446682385                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.108663                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               35209388                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           66258158                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     25386917                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          43802863                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2293130                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1132160                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            115202957                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            77780118                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1792422423                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 975565                       # number of misc regfile writes
system.cpu.numCycles                        446816590                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 2961749                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 758675                       # number of predicate regfile writes
system.cpu.timesIdled                            2000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 15507930                       # number of vector regfile reads
system.cpu.vec_regfile_writes                15317413                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    79                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       814327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1963219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     18994846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       158015                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     37991415                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         158015                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               117497989                       # Number of BP lookups
system.cpu.branchPred.condPredicted          85144992                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6109087                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             62976327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                62956630                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.968723                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 5202935                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            3052                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1612                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1440                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          468                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        75351348                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             330                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6106776                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    434719169                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.990981                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.872192                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       280319711     64.48%     64.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        59269914     13.63%     78.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        36788221      8.46%     86.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        17284551      3.98%     90.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        11561520      2.66%     93.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         8402426      1.93%     95.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3605779      0.83%     95.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3690638      0.85%     96.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        13796409      3.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    434719169                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            381070246                       # Number of instructions committed
system.cpu.commit.opsCommitted              430798631                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   158450756                       # Number of memory references committed
system.cpu.commit.loads                      93921655                       # Number of loads committed
system.cpu.commit.amos                            232                       # Number of atomic instructions committed
system.cpu.commit.membars                         250                       # Number of memory barriers committed
system.cpu.commit.branches                   81461639                       # Number of branches committed
system.cpu.commit.vector                     23515139                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   376103513                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               4283955                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    264722877     61.45%     61.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      1967942      0.46%     61.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv      1967273      0.46%     62.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     62.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     62.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     62.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            6      0.00%     62.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc       974900      0.23%     62.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     62.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          264      0.00%     62.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     62.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        16713      0.00%     62.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      1958219      0.45%     63.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       733808      0.17%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         5642      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     63.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     93921655     21.80%     85.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     64529101     14.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    430798631                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      13796409                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    162678177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        162678177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    162678872                       # number of overall hits
system.cpu.dcache.overall_hits::total       162678872                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6333767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6333767                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6333775                       # number of overall misses
system.cpu.dcache.overall_misses::total       6333775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  85645604796                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  85645604796                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  85645604796                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  85645604796                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    169011944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    169011944                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    169012647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    169012647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037475                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13522.064325                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13522.064325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13522.047246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13522.047246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1103828                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       117066                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            345141                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           25560                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.198194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.580047                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches          13003591                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks     18989931                       # number of writebacks
system.cpu.dcache.writebacks::total          18989931                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2192815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2192815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2192815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2192815                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      4140952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4140952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      4140960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher     14850006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18990966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48611403453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48611403453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48611618953                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 134063125415                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 182674744368                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024501                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024501                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024501                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.112364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11739.185446                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11739.185446                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11739.214808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9027.816246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9619.033827                       # average overall mshr miss latency
system.cpu.dcache.replacements               18989931                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     98611262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        98611262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5795169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5795169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  76596831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76596831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    104406431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    104406431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13217.359321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13217.359321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2024870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2024870                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      3770299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3770299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  43747593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43747593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11603.215819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11603.215819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     64066539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64066539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       196933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       196933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4135915689                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4135915689                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     64263472                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64263472                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21001.638573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21001.638573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       167351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       167351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29582                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29582                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    644952846                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    644952846                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21802.205598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21802.205598                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          695                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           695                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       215500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       215500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011380                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011380                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26937.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26937.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher     14850006                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total     14850006                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 134063125415                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 134063125415                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9027.816246                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9027.816246                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          376                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          376                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       341665                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       341665                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   4912858107                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   4912858107                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       342041                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       342041                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.998901                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.998901                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 14379.167041                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 14379.167041                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data          594                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total          594                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       341071                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       341071                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   4218857607                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   4218857607                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.997164                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.997164                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 12369.440987                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 12369.440987                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          225                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             225                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            7                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             7                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       132000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       132000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          232                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          232                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.030172                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.030172                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 18857.142857                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 18857.142857                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            7                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            7                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       118000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       118000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.030172                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.030172                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 16857.142857                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 16857.142857                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       455324243                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    638943997                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit    129154400                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull       135107                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      37104855                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.746639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           181670150                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18990955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.566141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   350.695152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   673.051487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.342476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.657277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          618                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.603516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.396484                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         357016787                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        357016787                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 32859433                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             183987530                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 195157668                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              28566810                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                6110944                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             55956525                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2453                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              554068632                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              22461000                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            12                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            5113472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      548208349                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   117497989                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           68161177                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     435452217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                12226512                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  774                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            11                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2655                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 176202391                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2570                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          446682385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.375136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.236206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                149607191     33.49%     33.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                119251711     26.70%     60.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 38472951      8.61%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                139350532     31.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            446682385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.262967                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.226920                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    176196554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        176196554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    176196554                       # number of overall hits
system.cpu.icache.overall_hits::total       176196554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5822                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5822                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5822                       # number of overall misses
system.cpu.icache.overall_misses::total          5822                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185934952                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185934952                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185934952                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185934952                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    176202376                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    176202376                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    176202376                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    176202376                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31936.611474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31936.611474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31936.611474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31936.611474                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        48876                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               797                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.324969                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4449                       # number of writebacks
system.cpu.icache.writebacks::total              4449                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          860                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          860                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          860                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          860                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4962                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4962                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4962                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4962                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156726961                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156726961                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156726961                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156726961                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31585.441556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31585.441556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31585.441556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31585.441556                       # average overall mshr miss latency
system.cpu.icache.replacements                   4449                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    176196554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       176196554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5822                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5822                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185934952                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185934952                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    176202376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    176202376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31936.611474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31936.611474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          860                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          860                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4962                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4962                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156726961                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156726961                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31585.441556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31585.441556                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.751723                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           176201515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4961                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          35517.338238                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.751723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         352409713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        352409713                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            12                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2900897                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                21281302                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                24186                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4501                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               13251017                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              2151759                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 259397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 223408294500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                6110944                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 62584826                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                65765473                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       93738254                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 191748866                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              26734022                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              528819668                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              11791039                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               8766342                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  68430                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  25091                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 817857                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          672416                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           527866980                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   880341051                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                607209072                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 20590654                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups              2469019                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             423366665                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                104500315                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                 3266485                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 158                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  56235951                       # count of insts added to the skid buffer
system.cpu.rob.reads                        927050678                       # The number of ROB reads
system.cpu.rob.writes                      1024343796                       # The number of ROB writes
system.cpu.thread_0.numInsts                379118972                       # Number of Instructions committed
system.cpu.thread_0.numOps                  428847357                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              3752784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher     14592333                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18347561                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2444                       # number of overall hits
system.l2.overall_hits::.cpu.data             3752784                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher     14592333                       # number of overall hits
system.l2.overall_hits::total                18347561                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       257671                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2518                       # number of overall misses
system.l2.overall_misses::.cpu.data             46301                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       257671                       # number of overall misses
system.l2.overall_misses::total                306490                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    135001000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2610414888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  12637572911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15382988799                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    135001000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2610414888                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  12637572911                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15382988799                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3799085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher     14850004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18654051                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3799085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher     14850004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18654051                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.507457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.012187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.017352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016430                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.507457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.012187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.017352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016430                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53614.376489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 56379.233451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 49045.383109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 50190.834282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53614.376489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 56379.233451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 49045.383109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 50190.834282                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    506149                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              367840                       # number of writebacks
system.l2.writebacks::total                    367840                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             839                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher        63947                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               64786                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            839                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher        63947                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              64786                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       193724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       193724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       666641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           908345                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    119899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2320329888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   9932239660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12372468548                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    119899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2320329888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   9932239660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  22398085344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34770553892                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.507457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.011967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.013045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.507457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.011967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.013045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048694                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47616.759333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 51038.887159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51270.052549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51188.513835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47616.759333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 51038.887159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51270.052549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 33598.421555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 38279.017215                       # average overall mshr miss latency
system.l2.replacements                         741406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17511156                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17511156                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17511156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17511156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1483175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1483175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1483175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1483175                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       666641                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         666641                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  22398085344                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  22398085344                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 33598.421555                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 33598.421555                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 19                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       398000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       398000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 20947.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20947.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       284000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       284000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 14947.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14947.368421                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             22639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            6149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6155                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    381946739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher       336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     382283239                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         28788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             28879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.213596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.065934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 62115.260855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher 56083.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62109.380829                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          548                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              548                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         5601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    336973239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher       300500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    337273739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.194560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.065934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.194155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60163.049277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50083.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60152.263064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    135001000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135001000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.507457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.507457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53614.376489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53614.376489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    119899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    119899000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.507457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.507457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47616.759333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47616.759333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       3730145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher     14592248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18322393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        40152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       257665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          297817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2228468149                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  12637236411                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14865704560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      3770297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher     14849913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18620210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.010650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.017351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 55500.800682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 49045.219223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 49915.567479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        63947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        64238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        39861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       193718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       233579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1983356649                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   9931939160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11915295809                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.013045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 49756.821179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51270.089305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51011.845281                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data        320624                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu.dcache.prefetcher            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            320625                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        21240                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           21241                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       426000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       426000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data       341864                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.dcache.prefetcher            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        341866                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.062130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.062133                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data    20.056497                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    20.055553                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data        21222                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        21223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    343919229                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher        15500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    343934729                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.062077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.062080                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16205.787815                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        15500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 16205.754559                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 5669768                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             6816648                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               901989                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13154                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                829976                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31211.555452                       # Cycle average of tags in use
system.l2.tags.total_refs                    38174868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19503261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.957358                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   25891.109798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  5320.445653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.790134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.162367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952501                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         27912                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        22660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.851807                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.132538                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 323425749                       # Number of tag accesses
system.l2.tags.data_accesses                323425749                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         161152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2912128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     12627584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     32555840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48256704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       161152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        161152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23541760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23541760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       197306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       508685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              754011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       367840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             367840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            721334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          13035004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     56522449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    145723506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             216002294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       721334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           721334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105375497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105375497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105375497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           721334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13035004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     56522449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    145723506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321377790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             748376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       367840                       # Transaction distribution
system.membus.trans_dist::CleanEvict           373558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               20                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5634                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5634                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         748377                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2270665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2270665                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     71798400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                71798400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1148975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1148975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1148975                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3911487748                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3770050000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          18625171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17878996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1483223                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          373566                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1275396                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            28879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           28879                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4962                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18620210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       341866                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       341866                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14372                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     56971901                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              56986273                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       602240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2408898688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2409500928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2016825                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23543232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21013390                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20855371     99.25%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 158019      0.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21013390                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 223408294500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        40208737605                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7537308                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       28144577497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34586                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
