
*** Running vivado
    with args -log rvtop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvtop.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rvtop.tcl -notrace
Command: synth_design -top rvtop -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8232 
WARNING: [Synth 8-1102] /* in comment [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rvtop.v:55]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 851.367 ; gain = 240.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvtop' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rvtop.v:21]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/.Xil/Vivado-16784-DESKTOP-DAO2O90/realtime/dmem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (1#1) [D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/.Xil/Vivado-16784-DESKTOP-DAO2O90/realtime/dmem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/.Xil/Vivado-16784-DESKTOP-DAO2O90/realtime/imem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imem' (2#1) [D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/.Xil/Vivado-16784-DESKTOP-DAO2O90/realtime/imem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rv_core' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rv_core.v:15]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/pc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pc' (3#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/pc.v:15]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex.v:14]
INFO: [Synth 8-6157] synthesizing module 'regs' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:14]
WARNING: [Synth 8-5788] Register regs_reg[0] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[1] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[2] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[3] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[4] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[5] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[6] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[7] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[8] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[9] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[10] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[11] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[12] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[13] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[14] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[15] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[16] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[17] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[18] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[19] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[20] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[21] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[22] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[23] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[24] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[25] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[26] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[27] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[28] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[29] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[30] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
WARNING: [Synth 8-5788] Register regs_reg[31] in module regs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:75]
INFO: [Synth 8-6155] done synthesizing module 'regs' (4#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v:14]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ImmGen.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (5#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ImmGen.v:14]
INFO: [Synth 8-6157] synthesizing module 'BranchComp' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BranchComp.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BranchComp' (6#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BranchComp.v:14]
INFO: [Synth 8-6157] synthesizing module 'ASel' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ASel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ASel' (7#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ASel.v:14]
INFO: [Synth 8-6157] synthesizing module 'BSel' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BSel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BSel' (8#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BSel.v:14]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/alu.v:17]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/alu.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ex' (10#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex.v:14]
INFO: [Synth 8-6157] synthesizing module 'writeback' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/writeback.v:14]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (11#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/writeback.v:14]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:15]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:51]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:54]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:83]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:120]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:152]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:227]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:245]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:263]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:278]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:293]
INFO: [Synth 8-226] default block is never used [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:307]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (12#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rv_core' (13#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rv_core.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rvtop' (14#1) [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rvtop.v:21]
WARNING: [Synth 8-3331] design writeback has unconnected port MemRW_i
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 902.098 ; gain = 290.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 902.098 ; gain = 290.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 902.098 ; gain = 290.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 902.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'imem_inst'
Finished Parsing XDC File [d:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'imem_inst'
Parsing XDC File [d:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/dmem/dmem/dmem_in_context.xdc] for cell 'dmem_inst'
Finished Parsing XDC File [d:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/dmem/dmem/dmem_in_context.xdc] for cell 'dmem_inst'
Parsing XDC File [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/constrs_1/new/ceres_noOutput.xdc]
Finished Parsing XDC File [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/constrs_1/new/ceres_noOutput.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/constrs_1/new/ceres_noOutput.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvtop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvtop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1026.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.352 ; gain = 415.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.352 ; gain = 415.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for imem_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.352 ; gain = 415.203
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/alu.v:39]
INFO: [Synth 8-5546] ROM "ImmSel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ASel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "BSel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRW_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegWEn_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "WBSel_o" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1026.352 ; gain = 415.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  33 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	  12 Input      1 Bit        Muxes := 5     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rvtop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module BranchComp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ASel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BSel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module writeback 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 5     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:02:42 . Memory (MB): peak = 1046.508 ; gain = 435.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:02:49 . Memory (MB): peak = 1046.508 ; gain = 435.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:02:50 . Memory (MB): peak = 1046.508 ; gain = 435.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1071.008 ; gain = 459.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:02:54 . Memory (MB): peak = 1083.789 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:02:54 . Memory (MB): peak = 1083.789 ; gain = 472.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:53 ; elapsed = 00:02:55 . Memory (MB): peak = 1083.789 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:53 ; elapsed = 00:02:55 . Memory (MB): peak = 1083.789 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:02:55 . Memory (MB): peak = 1083.789 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:02:55 . Memory (MB): peak = 1083.789 ; gain = 472.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dmem          |         1|
|2     |imem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |dmem   |     1|
|2     |imem   |     1|
|3     |BUFG   |     1|
|4     |CARRY4 |    31|
|5     |LUT1   |    28|
|6     |LUT2   |    79|
|7     |LUT3   |   108|
|8     |LUT4   |   155|
|9     |LUT5   |   274|
|10    |LUT6   |   791|
|11    |MUXF7  |   257|
|12    |MUXF8  |     8|
|13    |FDCE   |    84|
|14    |FDPE   |     4|
|15    |FDRE   |   936|
|16    |IBUF   |     2|
|17    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------+------+
|      |Instance              |Module     |Cells |
+------+----------------------+-----------+------+
|1     |top                   |           |  2823|
|2     |  rv_core_inst        |rv_core    |  2754|
|3     |    ex_inst           |ex         |  2658|
|4     |      BranchComp_inst |BranchComp |    11|
|5     |      alu_inst        |alu        |    30|
|6     |      regs_inst       |regs       |  2617|
|7     |    pc_inst           |pc         |    96|
+------+----------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:02:55 . Memory (MB): peak = 1083.789 ; gain = 472.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:44 ; elapsed = 00:02:52 . Memory (MB): peak = 1083.789 ; gain = 348.387
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:02:55 . Memory (MB): peak = 1083.789 ; gain = 472.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1095.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rvtop' is not ideal for floorplanning, since the cellview 'regs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:03:02 . Memory (MB): peak = 1095.934 ; gain = 786.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1095.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/code/verilog/FPGA_Project/ceres/ceres.runs/synth_1/rvtop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rvtop_utilization_synth.rpt -pb rvtop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  7 09:59:19 2021...
