<root><simulation><result_generated_time />2023-05-17 18:37:38<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 9, 'OX': 9, 'IY': 19, 'IX': 19, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />23887872<total_data_size_element />{'W': 294912, 'I': 46208, 'O': 20736}<total_data_reuse />{'W': 81, 'I': 516.9639889196676, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('OX', 3), ('FX', 3)], [('K', 128), ('FY', 3), ('OY', 3)], []]<I />[[('OY', 3), ('OX', 3), ('OX', 3), ('FX', 3), ('K', 128)], [('FY', 3), ('OY', 3)], []]<O />[[('OY', 3), ('OX', 3), ('OX', 3), ('FX', 3)], [('K', 128), ('FY', 3), ('OY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 27, 3, 1], 'I': [2.0, 258.48, 1.0, 1.0], 'O': [512.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 9437184, 9437184], 'I': [456, 1478656, 1478656], 'O': [216, 165888, 165888], 'O_partial': [216, 165888, 0], 'O_final': [0, 0, 165888]}<actual_mem_utilization_individual />{'W': [0.05, 0.28, 0.0], 'I': [0.89, 0.04, 0.0], 'O': [0.42, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.33, 0.0], 'I': [0.89, 0.33, 0.0], 'O': [0.42, 0.33, 0.0]}<effective_mem_size_bit />{'W': [8, 9437184, 9437184], 'I': [456, 1478656, 1478656], 'O': [216, 55296, 165888], 'O_partial': [216, 55296, 0], 'O_final': [0, 0, 165888]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[884736, 884736], [884736, 294912], [294912, 0]]<I />[[11943936, 46208], [46208, 46208], [46208, 0]]<O />[[(165888, 186624), (62208, 41472)], [(41472, 62208), (20736, 0)], [(0, 20736), (0, 0)]]<O_partial />[[(165888, 186624), (62208, 41472)], [(41472, 62208), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (20736, 0)], [(0, 20736), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[110592, 110592], [13824, 4608], [1152, 0]]<I />[[1492992, 5776], [722, 722], [180, 0]]<O />[[(20736, 23328), (7776, 5184)], [(648, 972), (324, 0)], [(0, 81), (0, 0)]]<O_partial />[([20736, 23328], [7776, 5184]), ([648, 972], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [324, 0]), ([0, 81], [0, 0])]</mem_access_count_word><mac_count><active />23887872<idle />0</mac_count></basic_info><energy><total_energy />52223591.2<mem_energy_breakdown><W />[77.5, 1883.5, 1534.3]<I />[503.8, 143.1, 240.4]<O />[20.0, 192.6, 107.9]</mem_energy_breakdown><MAC_energy><active_MAC />52218888.2<idle_MAC />0.0<total />52218888.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.79<utilization_without_data_loading />0.9645<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.79<mac_utilize_temporal_without_data_loading />0.9645</mac_array_utilization><latency><latency_cycle_with_data_loading />118112<latency_cycle_without_data_loading />96744<ideal_computing_cycle />93312<data_loading><load_cycle_total />21368<load_cycle_individual />{'W': [48, 18432, 0], 'I': [456, 2888, 0]}<load_cycle_combined />{'W': 18432, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />3432<mem_stall_cycle_individual />{'W': [[-93311], [-93231, -37983], [-93312, -93312]], 'I': [[-93311], [-160, 3432], [-93312, -93312]], 'O': [[-93312], [-89856, -92160], [-92988, -93231]]}<mem_stall_cycle_shared />{'W': [[-93311], [-93231, 3432], [0, 0]], 'I': [[-93311], [-160, 3432], [0, 0]], 'O': [[-93312], [-89856, -92160], [-92988, -93231]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 9437184, 9437184], 'I': [456, 1478656, 1478656], 'O': [216, 165888, 165888], 'O_partial': [216, 165888, 0], 'O_final': [0, 0, 165888]}<data_size_each_level_total />{'W': [24576, 9437184, 9437184], 'I': [233472, 1478656, 1478656], 'O': [432, 165888, 165888]}<loop_cycles_each_level />{'W': [81, 93312, 93312], 'I': [10368, 93312, 93312], 'O': [81, 93312, 93312]}<top_ir_loop_size />{'W': [1, 3, 1], 'I': [384, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [303.4, 101.1], [101.1, 101.1]], 'I': [[8.0, 0.0], [22.5, 15.8], [15.8, 15.8]], 'O': [[8.0, 2.7], [5.3, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [303.4, 303.4], [303.4, 101.1]], 'I': [[8.0, 16.9], [8647.1, 15.8], [15.8, 15.8]], 'O': [[8.0, 8.0], [16.0, 1.8], [1.8, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [303.4, 101.1], [101.1, 0]], 'I': [[8.0, 16.9], [8647.1, 15.8], [15.8, 0]], 'O': [[8.0, 2.7], [5.3, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [8957.6, 122.3], [117.0, 1.8]], 'I': [[8.0, 16.9], [8957.6, 122.3], [117.0, 1.8]], 'O': [[8.0, 2.7], [8957.6, 122.3], [117.0, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 93312], [81, 81, 1152], [93312, 93312, 1]], 'I': [[1, 1, 93312], [27, 10368, 9], [93312, 93312, 1]], 'O': [[1, 1, 93312], [81, 81, 1152], [93312, 93312, 1]]}<trans_time_real />{'W': [[0, 1, 93312], [[0, 81, 1152], [48, 81, 1152]], [[18432, 93312, 1], [4608, 93312, 1]]], 'I': [[0, 1, 93312], [[7, 10368, 9], [456, 10368, 9]], [[2888, 93312, 1], [722, 93312, 1]]], 'O': [[0, 1, 93312], [[3, 81, 1152], [1, 81, 1152]], [[324, 93312, 1], [81, 93312, 1]]]}<single_stall_cycle />{'W': [[-1], [-81, -33], [-74880, -88704]], 'I': [[-1], [-20, 429], [-90424, -92590]], 'O': [[-1], [-78, -80], [-92988, -93231]]}<single_stall_count />{'W': [93311, 1151, 0], 'I': [93311, 8, 0], 'O': [93312, 1152, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [55248, 0], 'I': [216, 0], 'O': [3456, 324]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [324, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-34392, -93312], [-89856, -92988]], 1: [[-93312, -93312], [-92988, -93312]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>