

================================================================
== Vitis HLS Report for 'EphemeralKeyGeneration_A_1_Pipeline_VITIS_LOOP_14_1239'
================================================================
* Date:           Tue May 20 14:30:10 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_294 = alloca i32 1" [src/fpx.c:12->src/sidh.c:27->src/sidh.c:91]   --->   Operation 5 'alloca' 'i_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln12 = store i4 0, i4 %i_294" [src/fpx.c:12->src/sidh.c:27->src/sidh.c:91]   --->   Operation 6 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i12.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i4 %i_294" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%icmp_ln14 = icmp_eq  i4 %i, i4 8" [src/fpx.c:14->src/sidh.c:27->src/sidh.c:91]   --->   Operation 9 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln14 = add i4 %i, i4 1" [src/fpx.c:14->src/sidh.c:27->src/sidh.c:91]   --->   Operation 10 'add' 'add_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.i12.i.split, void %for.inc.i19.i.preheader.exitStub" [src/fpx.c:14->src/sidh.c:27->src/sidh.c:91]   --->   Operation 11 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i4 %i" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 12 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1126_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln15" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 13 'bitconcatenate' 'tmp_1126_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %tmp_1126_cast" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 14 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%B_gen_1_addr = getelementptr i64 %B_gen_1, i32 0, i32 %zext_ln15" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 15 'getelementptr' 'B_gen_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%B_gen_1_load = load i6 %B_gen_1_addr" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 16 'load' 'B_gen_1_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 40> <ROM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln12 = store i4 %add_ln14, i4 %i_294" [src/fpx.c:12->src/sidh.c:27->src/sidh.c:91]   --->   Operation 17 'store' 'store_ln12' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:12->src/sidh.c:27->src/sidh.c:91]   --->   Operation 18 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/fpx.c:12->src/sidh.c:27->src/sidh.c:91]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/fpx.c:14->src/sidh.c:27->src/sidh.c:91]   --->   Operation 20 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phiP_X_addr = getelementptr i64 %phiP_X, i32 0, i32 %zext_ln15" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 21 'getelementptr' 'phiP_X_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%B_gen_1_load = load i6 %B_gen_1_addr" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 22 'load' 'B_gen_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 40> <ROM>
ST_2 : Operation 23 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln15 = store i64 %B_gen_1_load, i4 %phiP_X_addr" [src/fpx.c:15->src/sidh.c:27->src/sidh.c:91]   --->   Operation 23 'store' 'store_ln15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.i12.i" [src/fpx.c:14->src/sidh.c:27->src/sidh.c:91]   --->   Operation 24 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln12', src/fpx.c:12->src/sidh.c:27->src/sidh.c:91) of constant 0 on local variable 'i', src/fpx.c:12->src/sidh.c:27->src/sidh.c:91 [4]  (1.588 ns)
	'load' operation 4 bit ('i', src/fpx.c:15->src/sidh.c:27->src/sidh.c:91) on local variable 'i', src/fpx.c:12->src/sidh.c:27->src/sidh.c:91 [7]  (0.000 ns)
	'add' operation 4 bit ('add_ln14', src/fpx.c:14->src/sidh.c:27->src/sidh.c:91) [9]  (1.735 ns)
	'store' operation 0 bit ('store_ln12', src/fpx.c:12->src/sidh.c:27->src/sidh.c:91) of variable 'add_ln14', src/fpx.c:14->src/sidh.c:27->src/sidh.c:91 on local variable 'i', src/fpx.c:12->src/sidh.c:27->src/sidh.c:91 [22]  (1.588 ns)

 <State 2>: 6.508ns
The critical path consists of the following:
	'load' operation 64 bit ('B_gen_1_load', src/fpx.c:15->src/sidh.c:27->src/sidh.c:91) on array 'B_gen_1' [20]  (3.254 ns)
	'store' operation 0 bit ('store_ln15', src/fpx.c:15->src/sidh.c:27->src/sidh.c:91) of variable 'B_gen_1_load', src/fpx.c:15->src/sidh.c:27->src/sidh.c:91 on array 'phiP_X' [21]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
