Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 31 16:28:42 2023
| Host         : danielA running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
| Design       : fpga
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   25        [get_cells {{ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              NA                8.000          NA         NA
2   27        [get_cells -quiet {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              NA                8.000          NA         NA
3   33        [get_cells {{ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.785      7.215
4   35        [get_cells -quiet {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              8.000       0.862      7.138


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {{ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


Id: 2
set_bus_skew -from [get_cells -quiet {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


Id: 3
set_bus_skew -from [get_cells {{ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 14

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sclk125               sclk125               ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         0.785      7.215


Slack (MET) :             7.215ns  (requirement - actual skew)
  Endpoint Source:        ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Endpoint Destination:   ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Source:       ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Destination:  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.505ns
  Reference Relative Delay:   0.547ns
  Relative CRPR:              0.173ns
  Actual Bus Skew:            0.785ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.654    -0.850    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y204        FDRE (Prop_fdre_C_Q)         0.348    -0.502 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.634     0.132    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.305    -1.166    
    SLICE_X26Y204        FDRE (Setup_fdre_C_D)       -0.207    -1.373    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           0.132    
                         clock arrival                         -1.373    
  -------------------------------------------------------------------
                         relative delay                         1.505    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537    -1.282    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X27Y205        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y205        FDRE (Prop_fdre_C_Q)         0.304    -0.978 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.305    -0.673    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X28Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.652    -1.051    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X28Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism             -0.305    -1.356    
    SLICE_X28Y204        FDRE (Hold_fdre_C_D)         0.136    -1.220    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                          -0.673    
                         clock arrival                         -1.220    
  -------------------------------------------------------------------
                         relative delay                         0.547    



Id: 4
set_bus_skew -from [get_cells -quiet {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 14

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sclk125               sclk125               ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[13]/D
                                                                            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                                                                                                            Slow         0.862      7.138


Slack (MET) :             7.138ns  (requirement - actual skew)
  Endpoint Source:        ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Endpoint Destination:   ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Source:       ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Destination:  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.169ns
  Reference Relative Delay:   0.149ns
  Relative CRPR:              0.158ns
  Actual Bus Skew:            0.862ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.654    -1.049    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_fdre_C_Q)         0.348    -0.701 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[13]/Q
                         net (fo=1, routed)           0.689    -0.012    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[13]
    SLICE_X27Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537    -1.282    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X27Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[13]/C
                         clock pessimism              0.305    -0.977    
    SLICE_X27Y203        FDRE (Setup_fdre_C_D)       -0.204    -1.181    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                          -0.012    
                         clock arrival                         -1.181    
  -------------------------------------------------------------------
                         relative delay                         1.169    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.536    -1.472    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y202        FDRE (Prop_fdre_C_Q)         0.304    -1.168 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.308    -0.860    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.652    -0.852    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism             -0.305    -1.157    
    SLICE_X30Y203        FDRE (Hold_fdre_C_D)         0.148    -1.009    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                          -0.860    
                         clock arrival                         -1.009    
  -------------------------------------------------------------------
                         relative delay                         0.149    



