0.7
2020.2
May  7 2023
15:24:31
C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/calculate.v,1702754338,verilog,,C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/clock_divider.v,,calculate,,,,,,,,
C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/clock_divider.v,1702895744,verilog,,C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/interface.v,,clock_divider,,,,,,,,
C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/interface.v,1702754338,verilog,,C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/keypad_driver.v,,interface,,,,,,,,
C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/keypad_driver.v,1702692322,verilog,,C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v,,keypad_driver,,,,,,,,
C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v,1702895923,verilog,,C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/top_calculator.v,,segment_driver,,,,,,,,
C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/top_calculator.v,1702895756,verilog,,,,top_calculator,,,,,,,,
