\begin{itemize}
  \itemsep-0.5em
\item Verilog source code or synthesized netlist
\item Verilog simulation environment with self-checking and modular testbench to add or remove test cases
\item FPGA testing files
\item Synthesis script and timing constraints
\item Bare-metal software driver and example user software
\item User guide
\end{itemize}
