

================================================================
== Vitis HLS Report for 'scoring_product_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Wed Mar 27 18:58:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_15_1  |       13|        ?|        14|          7|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       69|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|      233|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      233|      193|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_116_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln15_fu_110_p2               |      icmp|   0|  0|  19|          31|          31|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          71|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |add5_i_fu_54                  |   9|          2|   32|         64|
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_add5_i_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_load       |   9|          2|   31|         62|
    |i_fu_50                       |   9|          2|   31|         62|
    |in1_stream_blk_n              |   9|          2|    1|          2|
    |in2_stream_blk_n              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 124|         26|  132|        270|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add5_i_fu_54                 |  32|   0|   32|          0|
    |add_i_reg_200                |  32|   0|   32|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_reg_165                  |  31|   0|   31|          0|
    |i_fu_50                      |  31|   0|   31|          0|
    |icmp_ln15_reg_161            |   1|   0|    1|          0|
    |in1_stream_read_reg_170      |  32|   0|   32|          0|
    |in2_stream_read_reg_175      |  32|   0|   32|          0|
    |mul_i_reg_190                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 233|   0|  233|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_din0           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_din1           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_opcode         |  out|    2|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_dout0          |   in|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_ce             |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_din0           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_din1           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_dout0          |   in|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_ce             |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|result_load                |   in|   32|     ap_none|                               result_load|        scalar|
|size                       |   in|   31|     ap_none|                                      size|        scalar|
|add5_i_out                 |  out|   32|      ap_vld|                                add5_i_out|       pointer|
|add5_i_out_ap_vld          |  out|    1|      ap_vld|                                add5_i_out|       pointer|
|in1_stream_dout            |   in|   32|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|                                in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|                                in2_stream|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 7, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add5_i = alloca i32 1"   --->   Operation 18 'alloca' 'add5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%size_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %size" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:14]   --->   Operation 21 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%result_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %result_load" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:14]   --->   Operation 22 'read' 'result_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln14 = store i32 %result_load_read, i32 %add5_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:14]   --->   Operation 23 'store' 'store_ln14' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 26 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln15 = icmp_eq  i31 %i_load, i31 %size_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 28 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i_load, i31 1"   --->   Operation 30 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split.i, void %for.end.loopexit.i.exitStub" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 32 [1/1] (1.21ns)   --->   "%in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 32 'read' 'in1_stream_read' <Predicate = (!icmp_ln15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 33 'read' 'in2_stream_read' <Predicate = (!icmp_ln15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln15 = store i31 %i_1, i31 %i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 34 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %in1_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 35 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %in2_stream_read" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 36 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 37 [4/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 37 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 38 [3/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 38 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 39 [2/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 39 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 40 [1/4] (2.32ns)   --->   "%mul_i = fmul i32 %bitcast_ln16, i32 %bitcast_ln16_1" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 40 'fmul' 'mul_i' <Predicate = (!icmp_ln15)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%add5_i_load = load i32 %add5_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 41 'load' 'add5_i_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 42 [7/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 42 'fadd' 'add_i' <Predicate = (!icmp_ln15)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%add5_i_load_1 = load i32 %add5_i"   --->   Operation 52 'load' 'add5_i_load_1' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add5_i_out, i32 %add5_i_load_1"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 43 [6/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 43 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 44 [5/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 44 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 45 [4/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 45 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 46 [3/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 46 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 47 [2/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 47 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 48 [1/7] (2.34ns)   --->   "%add_i = fadd i32 %add5_i_load, i32 %mul_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:16]   --->   Operation 48 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.38>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 49 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln15 = store i32 %add_i, i32 %add5_i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 50 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [/home/cnic/wz/workspace/multi_scoring_kernels/src/krnl_scoring_unit.cpp:15]   --->   Operation 51 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add5_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011000000000000]
add5_i            (alloca           ) [ 011111111111111]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
size_read         (read             ) [ 000000000000000]
result_load_read  (read             ) [ 000000000000000]
store_ln14        (store            ) [ 000000000000000]
store_ln0         (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000000000]
i_load            (load             ) [ 000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
icmp_ln15         (icmp             ) [ 001111110000000]
empty             (speclooptripcount) [ 000000000000000]
i_1               (add              ) [ 001000000000000]
br_ln15           (br               ) [ 000000000000000]
in1_stream_read   (read             ) [ 000100000000000]
in2_stream_read   (read             ) [ 000100000000000]
store_ln15        (store            ) [ 000000000000000]
bitcast_ln16      (bitcast          ) [ 000011100000000]
bitcast_ln16_1    (bitcast          ) [ 000011100000000]
mul_i             (fmul             ) [ 011111111111110]
add5_i_load       (load             ) [ 011111101111110]
add_i             (fadd             ) [ 000000010000001]
specloopname_ln15 (specloopname     ) [ 000000000000000]
store_ln15        (store            ) [ 000000000000000]
br_ln15           (br               ) [ 000000000000000]
add5_i_load_1     (load             ) [ 000000000000000]
write_ln0         (write            ) [ 000000000000000]
ret_ln0           (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add5_i_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add5_i_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in1_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add5_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add5_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="size_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="31" slack="0"/>
<pin id="60" dir="0" index="1" bw="31" slack="0"/>
<pin id="61" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="result_load_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_load_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="in1_stream_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_stream_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="in2_stream_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_stream_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="1"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln14_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="0"/>
<pin id="109" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln15_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="0" index="1" bw="31" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="31" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln15_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="1"/>
<pin id="124" dir="0" index="1" bw="31" slack="1"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bitcast_ln16_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="bitcast_ln16_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add5_i_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="6"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add5_i_load/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln15_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="32" slack="13"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add5_i_load_1_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="6"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add5_i_load_1/7 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="add5_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add5_i "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln15_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="1"/>
<pin id="167" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="in1_stream_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_stream_read "/>
</bind>
</comp>

<comp id="175" class="1005" name="in2_stream_read_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_stream_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="bitcast_ln16_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="185" class="1005" name="bitcast_ln16_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="mul_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="195" class="1005" name="add5_i_load_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5_i_load "/>
</bind>
</comp>

<comp id="200" class="1005" name="add_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="64" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="58" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="149"><net_src comp="50" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="156"><net_src comp="54" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="164"><net_src comp="110" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="116" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="173"><net_src comp="70" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="178"><net_src comp="76" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="183"><net_src comp="126" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="188"><net_src comp="130" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="193"><net_src comp="93" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="198"><net_src comp="134" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="203"><net_src comp="89" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add5_i_out | {7 }
	Port: in1_stream | {}
	Port: in2_stream | {}
 - Input state : 
	Port: scoring_product_Pipeline_VITIS_LOOP_15_1 : result_load | {1 }
	Port: scoring_product_Pipeline_VITIS_LOOP_15_1 : size | {1 }
	Port: scoring_product_Pipeline_VITIS_LOOP_15_1 : in1_stream | {2 }
	Port: scoring_product_Pipeline_VITIS_LOOP_15_1 : in2_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		icmp_ln15 : 2
		i_1 : 2
		br_ln15 : 3
	State 2
	State 3
		mul_i : 1
	State 4
	State 5
	State 6
	State 7
		add_i : 1
		write_ln0 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_89          |    2    |   318   |   198   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_93          |    3    |   143   |    78   |
|----------|-----------------------------|---------|---------|---------|
|    add   |          i_1_fu_116         |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln15_fu_110      |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|          |     size_read_read_fu_58    |    0    |    0    |    0    |
|   read   | result_load_read_read_fu_64 |    0    |    0    |    0    |
|          |  in1_stream_read_read_fu_70 |    0    |    0    |    0    |
|          |  in2_stream_read_read_fu_76 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_82    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   461   |   333   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add5_i_load_reg_195  |   32   |
|     add5_i_reg_153    |   32   |
|     add_i_reg_200     |   32   |
| bitcast_ln16_1_reg_185|   32   |
|  bitcast_ln16_reg_180 |   32   |
|      i_1_reg_165      |   31   |
|       i_reg_146       |   31   |
|   icmp_ln15_reg_161   |    1   |
|in1_stream_read_reg_170|   32   |
|in2_stream_read_reg_175|   32   |
|     mul_i_reg_190     |   32   |
+-----------------------+--------+
|         Total         |   319  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_89 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_93 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_93 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   192  ||  1.161  ||    27   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   461  |   333  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   780  |   360  |
+-----------+--------+--------+--------+--------+
