{"vcs1":{"timestamp_begin":1700059896.901358223, "rt":8.56, "ut":7.61, "st":0.52}}
{"vcselab":{"timestamp_begin":1700059905.535033942, "rt":1.15, "ut":0.34, "st":0.19}}
{"link":{"timestamp_begin":1700059906.750556527, "rt":0.39, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700059896.379375286}
{"VCS_COMP_START_TIME": 1700059896.379375286}
{"VCS_COMP_END_TIME": 1700059964.074433123}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 369304}}
{"stitch_vcselab": {"peak_mem": 239972}}
