module partsel_00644(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [0:24] x4;
  wire signed [26:6] x5;
  wire signed [6:27] x6;
  wire [30:0] x7;
  wire [30:5] x8;
  wire signed [28:2] x9;
  wire signed [4:31] x10;
  wire signed [2:24] x11;
  wire signed [0:31] x12;
  wire [31:1] x13;
  wire signed [31:1] x14;
  wire [27:5] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [2:29] p0 = 107592907;
  localparam [28:1] p1 = 869232166;
  localparam [24:3] p2 = 993194384;
  localparam [6:26] p3 = 507165513;
  assign x4 = {2{{{2{x0[5 + s2]}}, x0}}};
  assign x5 = ({2{p0[31 + s2 +: 3]}} & (p0[26 + s2 +: 7] | (p1[17 +: 1] - x0)));
  assign x6 = ((!ctrl[0] && !ctrl[0] && ctrl[3] ? (((p2[28 + s1 -: 8] ^ p1[0 + s1 -: 8]) & x2[9 + s1]) ^ p1[18 + s1]) : (x3[20] - ((p3 ^ x0) + ((((p2[9 + s2] | p1[17 -: 4]) | p2[13 + s0]) ^ x5) | x2[17 + s3])))) - (ctrl[1] && ctrl[2] || !ctrl[1] ? (x1 & ((p3[27 + s3 -: 8] & x2) - p1[5 + s3])) : p2[17 + s0]));
  assign x7 = p3;
  assign x8 = p2[9 +: 3];
  assign x9 = (p3[10] ^ (x1[14 +: 1] & (ctrl[2] && !ctrl[0] && !ctrl[2] ? {2{(p2[19 -: 4] + p3)}} : x5[4 + s1])));
  assign x10 = x6[14 +: 2];
  assign x11 = p3[21 + s0 -: 7];
  assign x12 = (ctrl[2] || !ctrl[1] || !ctrl[0] ? p3 : x7);
  assign x13 = {({p2[10 +: 3], x6[8 +: 1]} ^ x9[30 + s3 -: 2]), x9[30 + s3 +: 6]};
  assign x14 = p1[15];
  assign x15 = p0[14 -: 1];
  assign y0 = {((((p2[21 -: 1] & x2[19]) ^ ((x8[13 -: 3] - p2[8 + s0]) + p1[17 +: 1])) ^ p2[14 + s1 -: 1]) - x0[8]), {2{{x4[11 + s2], x3[8 + s3 +: 2]}}}};
  assign y1 = {(p3 & p0[18 +: 3]), x10[8 +: 2]};
  assign y2 = {p3, (!ctrl[3] && ctrl[2] && !ctrl[1] ? {2{{(x10[13 -: 2] | p0[9]), (p3[17 +: 3] ^ p1[17 -: 4])}}} : {x3[12 +: 3], x13[11 + s0]})};
  assign y3 = {{2{p0[18 + s0]}}, (((!ctrl[1] && ctrl[3] && ctrl[1] ? p3[12 + s0] : x13[23]) & {p2[13 +: 4], x8[8]}) | (p0[29 + s2 +: 6] & p1[18 +: 1]))};
endmodule
