Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Tue Mar 31 17:50:13 2015
| Host             : arrow-platform running 64-bit Ubuntu 13.10
| Command          : report_power -file test_pmod_audio_power_routed.rpt -pb test_pmod_audio_power_summary_routed.pb
| Design           : test_pmod_audio
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.197  |
| Dynamic (W)              | 0.100  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.1   |
| Junction Temperature (C) | 25.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |      111 |       --- |             --- |
|   LUT as Logic |    <0.001 |       41 |     63400 |            0.06 |
|   BUFG         |    <0.001 |        1 |        32 |            3.12 |
|   Register     |    <0.001 |       56 |    126800 |            0.04 |
|   Others       |     0.000 |        5 |       --- |             --- |
| Signals        |    <0.001 |       80 |       --- |             --- |
| PLL            |     0.096 |        1 |         6 |           16.66 |
| I/O            |     0.002 |       11 |       210 |            5.23 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.197 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.011 |      0.015 |
| Vccaux    |       1.800 |     0.067 |       0.049 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                                         | Domain                                                                            | Constraint (ns) |
+-----------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| clk_i                                         | clk_i                                                                             |            10.0 |
| clk_out1_test_pmod_audio_design_clk_wiz_0_0   | test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0 |            20.0 |
| clk_out1_test_pmod_audio_design_clk_wiz_0_0_1 | test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1_test_pmod_audio_design_clk_wiz_0_0 |            20.0 |
| clkfbout_test_pmod_audio_design_clk_wiz_0_0   | test_pmod_audio_design_i/clk_wiz_0/U0/clkfbout_test_pmod_audio_design_clk_wiz_0_0 |            10.0 |
| clkfbout_test_pmod_audio_design_clk_wiz_0_0_1 | test_pmod_audio_design_i/clk_wiz_0/U0/clkfbout_test_pmod_audio_design_clk_wiz_0_0 |            10.0 |
| sys_clk_i                                     | clk_i                                                                             |            10.0 |
+-----------------------------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| test_pmod_audio            |     0.099 |
|   test_pmod_audio_design_i |     0.097 |
|     clk_wiz_0              |     0.096 |
|       U0                   |     0.096 |
|     not_gate_0             |     0.000 |
|     pMOD_Audio_in_0        |    <0.001 |
|       U0                   |    <0.001 |
|     pMOD_Audio_out_0       |    <0.001 |
|       U0                   |    <0.001 |
|     upsizer_msb_0          |     0.000 |
+----------------------------+-----------+


