##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SCSI_CLK
		4.3::Critical Path Report for SD_Data_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. SCSI_CLK:R)
		5.2::Critical Path Report for (SD_Data_Clk:R vs. SD_Data_Clk:R)
		5.3::Critical Path Report for (SCSI_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (SCSI_CLK:R vs. SCSI_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                    | Frequency: 61.88 MHz  | Target: 40.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 40.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 40.00 MHz  | 
Clock: SCSI_CLK                     | Frequency: 58.04 MHz  | Target: 20.00 MHz  | 
Clock: SD_Data_Clk                  | Frequency: 69.04 MHz  | Target: 40.00 MHz  | 
Clock: SOUND_CLK                    | N/A                   | Target: 0.01 MHz   | 
Clock: SOUND_CLK(routed)            | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 1.00 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     SCSI_CLK       25000            8839        N/A              N/A         N/A              N/A         N/A              N/A         
SCSI_CLK      CyBUS_CLK      25000            15240       N/A              N/A         N/A              N/A         N/A              N/A         
SCSI_CLK      SCSI_CLK       50000            32770       N/A              N/A         N/A              N/A         N/A              N/A         
SD_Data_Clk   SD_Data_Clk    25000            10515       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase  
--------------  ------------  ----------------  
SD_MISO(0)_PAD  13730         SD_Data_Clk:R     


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
SCSI_Out(0)_PAD      52147         CyBUS_CLK:R       
SCSI_Out(0)_PAD      47413         SCSI_CLK:R        
SCSI_Out(5)_PAD      23865         CyBUS_CLK:R       
SCSI_Out(7)_PAD      24701         CyBUS_CLK:R       
SCSI_Out(8)_PAD      25592         SCSI_CLK:R        
SCSI_Out(9)_PAD      24367         CyBUS_CLK:R       
SCSI_Out_DBx(0)_PAD  37152         CyBUS_CLK:R       
SCSI_Out_DBx(0)_PAD  32115         SCSI_CLK:R        
SCSI_Out_DBx(1)_PAD  33234         CyBUS_CLK:R       
SCSI_Out_DBx(1)_PAD  31873         SCSI_CLK:R        
SCSI_Out_DBx(2)_PAD  37974         CyBUS_CLK:R       
SCSI_Out_DBx(2)_PAD  30177         SCSI_CLK:R        
SCSI_Out_DBx(3)_PAD  36808         CyBUS_CLK:R       
SCSI_Out_DBx(3)_PAD  30760         SCSI_CLK:R        
SCSI_Out_DBx(4)_PAD  35647         CyBUS_CLK:R       
SCSI_Out_DBx(4)_PAD  30913         SCSI_CLK:R        
SCSI_Out_DBx(5)_PAD  34287         SCSI_CLK:R        
SCSI_Out_DBx(5)_PAD  32885         CyBUS_CLK:R       
SCSI_Out_DBx(6)_PAD  33560         CyBUS_CLK:R       
SCSI_Out_DBx(6)_PAD  28829         SCSI_CLK:R        
SCSI_Out_DBx(7)_PAD  33194         CyBUS_CLK:R       
SCSI_Out_DBx(7)_PAD  30316         SCSI_CLK:R        
SD_MOSI(0)_PAD       31275         SD_Data_Clk:R     
SD_SCK(0)_PAD        23404         SD_Data_Clk:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.88 MHz | Target: 40.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:genParity_2\/main_0
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 8839p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13704
-------------------------------------   ----- 
End-of-path arrival time (ps)           13704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:genParity_2\/main_0            macrocell81    7619  13704   8839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SCSI_CLK
**************************************
Clock: SCSI_CLK
Frequency: 58.04 MHz | Target: 20.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_4/q
Path End       : \scsiTarget:genParity_2\/main_0
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 32770p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14773
-------------------------------------   ----- 
End-of-path arrival time (ps)           14773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_4/q                   macrocell58    875    875  32770  RISE       1
Net_1724/main_1                  macrocell2    3934   4809  32770  RISE       1
Net_1724/q                       macrocell2    2345   7154  32770  RISE       1
\scsiTarget:genParity_2\/main_0  macrocell81   7619  14773  32770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SD_Data_Clk
*****************************************
Clock: SD_Data_Clk
Frequency: 69.04 MHz | Target: 40.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10515p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2000
----------------------------------------------------   ----- 
End-of-path required time (ps)                         23000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12485
-------------------------------------   ----- 
End-of-path arrival time (ps)           12485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2   count7cell      1360   1360  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/main_2  macrocell3      4817   6177  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/q       macrocell3      2345   8522  10515  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3963  12485  10515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. SCSI_CLK:R)
**********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:genParity_2\/main_0
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 8839p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13704
-------------------------------------   ----- 
End-of-path arrival time (ps)           13704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:genParity_2\/main_0            macrocell81    7619  13704   8839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1


5.2::Critical Path Report for (SD_Data_Clk:R vs. SD_Data_Clk:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10515p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2000
----------------------------------------------------   ----- 
End-of-path required time (ps)                         23000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12485
-------------------------------------   ----- 
End-of-path arrival time (ps)           12485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2   count7cell      1360   1360  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/main_2  macrocell3      4817   6177  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/q       macrocell3      2345   8522  10515  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3963  12485  10515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (SCSI_CLK:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 15240p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SCSI_CLK:R#1 vs. CyBUS_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q  macrocell54    875    875  15240  RISE       1
cydff_1/main_0  macrocell28   6428   7303  15240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell28         0      0  RISE       1


5.4::Critical Path Report for (SCSI_CLK:R vs. SCSI_CLK:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_4/q
Path End       : \scsiTarget:genParity_2\/main_0
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 32770p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14773
-------------------------------------   ----- 
End-of-path arrival time (ps)           14773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_4/q                   macrocell58    875    875  32770  RISE       1
Net_1724/main_1                  macrocell2    3934   4809  32770  RISE       1
Net_1724/q                       macrocell2    2345   7154  32770  RISE       1
\scsiTarget:genParity_2\/main_0  macrocell81   7619  14773  32770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:genParity_2\/main_0
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 8839p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13704
-------------------------------------   ----- 
End-of-path arrival time (ps)           13704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:genParity_2\/main_0            macrocell81    7619  13704   8839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:genParity_0\/main_0
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 9582p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12961
-------------------------------------   ----- 
End-of-path arrival time (ps)           12961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:genParity_0\/main_0            macrocell83    6876  12961   9582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10515p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2000
----------------------------------------------------   ----- 
End-of-path required time (ps)                         23000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12485
-------------------------------------   ----- 
End-of-path arrival time (ps)           12485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2   count7cell      1360   1360  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/main_2  macrocell3      4817   6177  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/q       macrocell3      2345   8522  10515  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3963  12485  10515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_7\/main_0
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 10782p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11761
-------------------------------------   ----- 
End-of-path arrival time (ps)           11761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_7\/main_0                   macrocell68    5676  11761  10782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_5\/main_0
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 10782p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11761
-------------------------------------   ----- 
End-of-path arrival time (ps)           11761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_5\/main_0                   macrocell70    5676  11761  10782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SDCard:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10869p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   3750   3750  10869  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split\/main_3  macrocell18     3333   7083  10869  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split\/q       macrocell18     2345   9428  10869  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/main_0        macrocell34     2245  11674  10869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SDCard:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 11106p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11437
-------------------------------------   ----- 
End-of-path arrival time (ps)           11437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   3750   3750  10869  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell17     3097   6847  11106  RISE       1
\SDCard:BSPIM:mosi_pre_reg_split_1\/q       macrocell17     2345   9192  11106  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/main_1          macrocell34     2245  11437  11106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_pre_reg\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:state_2\/main_0
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 11539p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:state_2\/main_0                macrocell77    4918  11004  11539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:fifoStore\/main_0
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 11539p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11004
-------------------------------------   ----- 
End-of-path arrival time (ps)           11004
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:fifoStore\/main_0              macrocell80    4918  11004  11539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_4\/main_0
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 11574p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10969
-------------------------------------   ----- 
End-of-path arrival time (ps)           10969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_4\/main_0                   macrocell71    4884  10969  11574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:state_1\/main_0
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 11574p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10969
-------------------------------------   ----- 
End-of-path arrival time (ps)           10969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:state_1\/main_0                macrocell78    4884  10969  11574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : Net_1691/main_0
Capture Clock  : Net_1691/clock_0
Path slack     : 11587p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
Net_1691/main_0                            macrocell59    4871  10956  11587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_1\/main_0
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 11587p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_1\/main_0                   macrocell74    4871  10956  11587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_6\/main_0
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 11697p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_6\/main_0                   macrocell69    4761  10846  11697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_2\/main_0
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 11697p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_2\/main_0                   macrocell73    4761  10846  11697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_0\/main_0
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 11697p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_0\/main_0                   macrocell75    4761  10846  11697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:pi_3\/main_0
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 12440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10103
-------------------------------------   ----- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:pi_3\/main_0                   macrocell72    4018  10103  12440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:state_0\/main_0
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 12440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10103
-------------------------------------   ----- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:state_0\/main_0                macrocell79    4018  10103  12440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0
Path End       : \scsiTarget:genParity_1\/main_0
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 12442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_Glitch_Ctl:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   8839  RISE       1
Net_1724/main_0                            macrocell2     2305   3740   8839  RISE       1
Net_1724/q                                 macrocell2     2345   6085   8839  RISE       1
\scsiTarget:genParity_1\/main_0            macrocell82    4016  10101  12442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:TxStsReg\/status_0
Capture Clock  : \SDCard:BSPIM:TxStsReg\/clock
Path slack     : 12639p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12011
-------------------------------------   ----- 
End-of-path arrival time (ps)           12011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q           macrocell31     875    875  12561  RISE       1
\SDCard:BSPIM:tx_status_0\/main_2  macrocell5     3281   4156  12639  RISE       1
\SDCard:BSPIM:tx_status_0\/q       macrocell5     2345   6501  12639  RISE       1
\SDCard:BSPIM:TxStsReg\/status_0   statusicell1   5510  12011  12639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:TxStsReg\/status_3
Capture Clock  : \SDCard:BSPIM:TxStsReg\/clock
Path slack     : 12897p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2   count7cell     1360   1360  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/main_2  macrocell3     4817   6177  10515  RISE       1
\SDCard:BSPIM:load_rx_data\/q       macrocell3     2345   8522  10515  RISE       1
\SDCard:BSPIM:TxStsReg\/status_3    statusicell1   3231  11753  12897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13421p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9122
-------------------------------------   ---- 
End-of-path arrival time (ps)           9122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   3750   3750  10869  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_3  macrocell33     5372   9122  13421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SDCard:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SDCard:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 13421p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9122
-------------------------------------   ---- 
End-of-path arrival time (ps)           9122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   3750   3750  10869  RISE       1
\SDCard:BSPIM:mosi_from_dp_reg\/main_0  macrocell36     5372   9122  13421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f1_blk_stat_comb
Path End       : \scsiTarget:state_1\/main_5
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 13532p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f1_blk_stat_comb  datapathcell2   2810   2810  13532  RISE       1
\scsiTarget:state_1\/main_5             macrocell78     6201   9011  13532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SDCard:BSPIM:RxStsReg\/status_6
Capture Clock  : \SDCard:BSPIM:RxStsReg\/clock
Path slack     : 13719p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         24650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10931
-------------------------------------   ----- 
End-of-path arrival time (ps)           10931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   2510   2510  13719  RISE       1
\SDCard:BSPIM:rx_status_6\/main_5          macrocell7      3764   6274  13719  RISE       1
\SDCard:BSPIM:rx_status_6\/q               macrocell7      2345   8619  13719  RISE       1
\SDCard:BSPIM:RxStsReg\/status_6           statusicell2    2312  10931  13719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : \scsiTarget:state_2\/main_5
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 14420p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  14420  RISE       1
\scsiTarget:state_2\/main_5               macrocell77    6688   8123  14420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(6)_SYNC/out
Path End       : \scsiTarget:pi_6\/main_6
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 14490p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(6)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(6)_SYNC/out   synccell       710    710  14490  RISE       1
\scsiTarget:pi_6\/main_6  macrocell69   7343   8053  14490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f0_blk_stat_comb
Path End       : \scsiTarget:state_0\/main_2
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 14634p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f0_blk_stat_comb  datapathcell2   2810   2810  14634  RISE       1
\scsiTarget:state_0\/main_2             macrocell79     5099   7909  14634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(2)_SYNC/out
Path End       : \scsiTarget:pi_2\/main_6
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 14838p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(2)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(2)_SYNC/out   synccell       710    710  14838  RISE       1
\scsiTarget:pi_2\/main_6  macrocell73   6995   7705  14838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : \scsiTarget:state_0\/main_7
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 14875p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  14420  RISE       1
\scsiTarget:state_0\/main_7               macrocell79    6233   7668  14875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : \scsiTarget:state_1\/main_6
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 14881p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  14420  RISE       1
\scsiTarget:state_1\/main_6               macrocell78    6227   7662  14881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(7)_SYNC/out
Path End       : \scsiTarget:genParity_0\/main_8
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 14956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(7)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(7)_SYNC/out          synccell       710    710  14956  RISE       1
\scsiTarget:genParity_0\/main_8  macrocell83   6877   7587  14956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(0)_SYNC/out
Path End       : \scsiTarget:pi_0\/main_6
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 14964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(0)_SYNC/out   synccell       710    710  14964  RISE       1
\scsiTarget:pi_0\/main_6  macrocell75   6869   7579  14964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(1)_SYNC/out
Path End       : \scsiTarget:pi_1\/main_6
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 15228p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(1)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(1)_SYNC/out   synccell       710    710  15228  RISE       1
\scsiTarget:pi_1\/main_6  macrocell74   6605   7315  15228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(0)_SYNC/out
Path End       : filteredIn_0/main_4
Capture Clock  : filteredIn_0/clock_0
Path slack     : 15235p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(0)_SYNC/out  synccell       710    710  15235  RISE       1
filteredIn_0/main_4     macrocell42   6598   7308  15235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell42         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 15240p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SCSI_CLK:R#1 vs. CyBUS_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q  macrocell54    875    875  15240  RISE       1
cydff_1/main_0  macrocell28   6428   7303  15240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell28         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f1_blk_stat_comb
Path End       : Net_1691/main_6
Capture Clock  : Net_1691/clock_0
Path slack     : 15313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f1_blk_stat_comb  datapathcell2   2810   2810  13532  RISE       1
Net_1691/main_6                         macrocell59     4420   7230  15313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/f1_blk_stat_comb
Path End       : \scsiTarget:state_0\/main_6
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 15323p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/busclk                                datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/f1_blk_stat_comb  datapathcell2   2810   2810  13532  RISE       1
\scsiTarget:state_0\/main_6             macrocell79     4410   7220  15323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15417p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -4210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q            macrocell31      875    875  12561  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4498   5373  15417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15573p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -4210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q            macrocell29      875    875  12714  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4342   5217  15573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:BSPIM:state_1\/main_8
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 15957p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  15957  RISE       1
\SDCard:BSPIM:state_1\/main_8              macrocell30     4076   6586  15957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SDCard:BSPIM:sR8:Dp:u0\/clock
Path slack     : 16091p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -4210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         20790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q            macrocell30      875    875  13135  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3824   4699  16091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2
Path End       : Net_1500/main_4
Capture Clock  : Net_1500/clock_0
Path slack     : 16167p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SCSI_CTL_PHASE:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SCSI_CTL_PHASE:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  14420  RISE       1
Net_1500/main_4                           macrocell76    4941   6376  16167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:load_cond\/main_5
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 16366p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360  10515  RISE       1
\SDCard:BSPIM:load_cond\/main_5    macrocell35   4817   6177  16366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:load_cond\/main_3
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 16391p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360  10540  RISE       1
\SDCard:BSPIM:load_cond\/main_3    macrocell35   4792   6152  16391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:load_cond\/main_7
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 16496p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360  10645  RISE       1
\SDCard:BSPIM:load_cond\/main_7    macrocell35   4687   6047  16496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:load_cond\/main_4
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 16678p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5865
-------------------------------------   ---- 
End-of-path arrival time (ps)           5865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360  10827  RISE       1
\SDCard:BSPIM:load_cond\/main_4    macrocell35   4505   5865  16678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : Net_1606/main_0
Capture Clock  : Net_1606/clock_0
Path slack     : 16713p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q  macrocell29    875    875  12714  RISE       1
Net_1606/main_0           macrocell32   4955   5830  16713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : Net_1606/main_2
Capture Clock  : Net_1606/clock_0
Path slack     : 16833p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q  macrocell31    875    875  12561  RISE       1
Net_1606/main_2           macrocell32   4835   5710  16833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:state_2\/main_9
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 16901p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q      macrocell37    875    875  12501  RISE       1
\SDCard:BSPIM:state_2\/main_9  macrocell29   4767   5642  16901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:state_0\/main_9
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 16901p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q      macrocell37    875    875  12501  RISE       1
\SDCard:BSPIM:state_0\/main_9  macrocell31   4767   5642  16901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_8
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 16901p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q       macrocell37    875    875  12501  RISE       1
\SDCard:BSPIM:ld_ident\/main_8  macrocell37   4767   5642  16901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:BSPIM:state_2\/main_8
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 16911p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  15957  RISE       1
\SDCard:BSPIM:state_2\/main_8              macrocell29     3122   5632  16911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SDCard:BSPIM:state_0\/main_8
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 16911p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SDCard:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  15957  RISE       1
\SDCard:BSPIM:state_0\/main_8              macrocell31     3122   5632  16911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(4)_SYNC/out
Path End       : \scsiTarget:genParity_1\/main_7
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 16968p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(4)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(4)_SYNC/out          synccell       710    710  16968  RISE       1
\scsiTarget:genParity_1\/main_7  macrocell82   4865   5575  16968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:load_cond\/main_6
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 16973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360  11122  RISE       1
\SDCard:BSPIM:load_cond\/main_6    macrocell35   4210   5570  16973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(2)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[2]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[2]:samples_0\/clock_0
Path slack     : 17121p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(2)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(2)_SYNC/out                        synccell       710    710  17121  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/main_0  macrocell49   4712   5422  17121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/clock_0              macrocell49         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : Net_1606/main_1
Capture Clock  : Net_1606/clock_0
Path slack     : 17216p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q  macrocell30    875    875  13135  RISE       1
Net_1606/main_1           macrocell32   4452   5327  17216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:state_1\/main_5
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 17281p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360  10515  RISE       1
\SDCard:BSPIM:state_1\/main_5      macrocell30   3902   5262  17281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:state_1\/main_3
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 17307p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360  10540  RISE       1
\SDCard:BSPIM:state_1\/main_3      macrocell30   3876   5236  17307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(7)_SYNC/out
Path End       : \scsiTarget:pi_7\/main_6
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 17382p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(7)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(7)_SYNC/out   synccell       710    710  14956  RISE       1
\scsiTarget:pi_7\/main_6  macrocell68   4451   5161  17382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(0)_SYNC/out
Path End       : \scsiTarget:genParity_2\/main_6
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 17405p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(0)_SYNC/out          synccell       710    710  14964  RISE       1
\scsiTarget:genParity_2\/main_6  macrocell81   4428   5138  17405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:state_1\/main_7
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 17412p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360  10645  RISE       1
\SDCard:BSPIM:state_1\/main_7      macrocell30   3771   5131  17412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:state_2\/main_7
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 17432p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360  10645  RISE       1
\SDCard:BSPIM:state_2\/main_7      macrocell29   3751   5111  17432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:state_0\/main_7
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 17432p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360  10645  RISE       1
\SDCard:BSPIM:state_0\/main_7      macrocell31   3751   5111  17432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_0
Path End       : \SDCard:BSPIM:ld_ident\/main_7
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 17432p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_0  count7cell    1360   1360  10645  RISE       1
\SDCard:BSPIM:ld_ident\/main_7     macrocell37   3751   5111  17432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:state_2\/main_3
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 17438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360  10540  RISE       1
\SDCard:BSPIM:state_2\/main_3      macrocell29   3745   5105  17438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:state_0\/main_3
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 17438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360  10540  RISE       1
\SDCard:BSPIM:state_0\/main_3      macrocell31   3745   5105  17438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_4
Path End       : \SDCard:BSPIM:ld_ident\/main_3
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 17438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_4  count7cell    1360   1360  10540  RISE       1
\SDCard:BSPIM:ld_ident\/main_3     macrocell37   3745   5105  17438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:state_2\/main_5
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 17442p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360  10515  RISE       1
\SDCard:BSPIM:state_2\/main_5      macrocell29   3741   5101  17442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:state_0\/main_5
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 17442p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360  10515  RISE       1
\SDCard:BSPIM:state_0\/main_5      macrocell31   3741   5101  17442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_2
Path End       : \SDCard:BSPIM:ld_ident\/main_5
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 17442p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_2  count7cell    1360   1360  10515  RISE       1
\SDCard:BSPIM:ld_ident\/main_5     macrocell37   3741   5101  17442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:state_1\/main_4
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 17592p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360  10827  RISE       1
\SDCard:BSPIM:state_1\/main_4      macrocell30   3591   4951  17592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:state_2\/main_4
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 17605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360  10827  RISE       1
\SDCard:BSPIM:state_2\/main_4      macrocell29   3578   4938  17605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:state_0\/main_4
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 17605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360  10827  RISE       1
\SDCard:BSPIM:state_0\/main_4      macrocell31   3578   4938  17605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_3
Path End       : \SDCard:BSPIM:ld_ident\/main_4
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 17605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_3  count7cell    1360   1360  10827  RISE       1
\SDCard:BSPIM:ld_ident\/main_4     macrocell37   3578   4938  17605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:load_cond\/main_0
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 17628p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q         macrocell29    875    875  12714  RISE       1
\SDCard:BSPIM:load_cond\/main_0  macrocell35   4040   4915  17628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : Net_682/main_1
Capture Clock  : Net_682/clock_0
Path slack     : 17645p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q  macrocell29    875    875  12714  RISE       1
Net_682/main_1            macrocell27   4023   4898  17645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 17645p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q           macrocell29    875    875  12714  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_0  macrocell33   4023   4898  17645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(4)_SYNC/out
Path End       : \scsiTarget:pi_4\/main_6
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 17669p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(4)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(4)_SYNC/out   synccell       710    710  16968  RISE       1
\scsiTarget:pi_4\/main_6  macrocell71   4164   4874  17669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_2/q
Path End       : Net_1699/main_0
Capture Clock  : Net_1699/clock_0
Path slack     : 17740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SCSI_CLK:R#1 vs. CyBUS_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
filteredIn_2/q   macrocell50    875    875  17740  RISE       1
Net_1699/main_0  macrocell26   3928   4803  17740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1699/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:load_cond\/main_2
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 17747p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q         macrocell31    875    875  12561  RISE       1
\SDCard:BSPIM:load_cond\/main_2  macrocell35   3921   4796  17747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(0)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[0]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_0\/clock_0
Path slack     : 17757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(0)_SYNC/out                        synccell       710    710  15235  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/main_0  macrocell41   4076   4786  17757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell41         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : Net_682/main_3
Capture Clock  : Net_682/clock_0
Path slack     : 17793p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q  macrocell31    875    875  12561  RISE       1
Net_682/main_3            macrocell27   3875   4750  17793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 17793p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q           macrocell31    875    875  12561  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_2  macrocell33   3875   4750  17793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:load_cond\/main_1
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 17802p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q         macrocell30    875    875  13135  RISE       1
\SDCard:BSPIM:load_cond\/main_1  macrocell35   3866   4741  17802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : Net_682/main_2
Capture Clock  : Net_682/clock_0
Path slack     : 17817p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q  macrocell30    875    875  13135  RISE       1
Net_682/main_2            macrocell27   3851   4726  17817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 17817p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q           macrocell30    875    875  13135  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_1  macrocell33   3851   4726  17817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(3)_SYNC/out
Path End       : \scsiTarget:genParity_1\/main_6
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 17846p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(3)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(3)_SYNC/out          synccell       710    710  17846  RISE       1
\scsiTarget:genParity_1\/main_6  macrocell82   3987   4697  17846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:state_1\/main_6
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 17889p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360  11122  RISE       1
\SDCard:BSPIM:state_1\/main_6      macrocell30   3294   4654  17889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:state_2\/main_6
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 17902p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360  11122  RISE       1
\SDCard:BSPIM:state_2\/main_6      macrocell29   3281   4641  17902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:state_0\/main_6
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 17902p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360  11122  RISE       1
\SDCard:BSPIM:state_0\/main_6      macrocell31   3281   4641  17902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:BitCounter\/count_1
Path End       : \SDCard:BSPIM:ld_ident\/main_6
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 17902p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:BitCounter\/count_1  count7cell    1360   1360  11122  RISE       1
\SDCard:BSPIM:ld_ident\/main_6     macrocell37   3281   4641  17902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:cnt_enable\/q
Path End       : \SDCard:BSPIM:BitCounter\/enable
Capture Clock  : \SDCard:BSPIM:BitCounter\/clock
Path slack     : 17947p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2840
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:cnt_enable\/q       macrocell38    875    875  17947  RISE       1
\SDCard:BSPIM:BitCounter\/enable  count7cell    3338   4213  17947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(2)_SYNC/out
Path End       : \scsiTarget:genParity_2\/main_8
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 17987p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(2)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(2)_SYNC/out          synccell       710    710  14838  RISE       1
\scsiTarget:genParity_2\/main_8  macrocell81   3846   4556  17987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(1)_SYNC/out
Path End       : \scsiTarget:genParity_2\/main_7
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 18012p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(1)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(1)_SYNC/out          synccell       710    710  15228  RISE       1
\scsiTarget:genParity_2\/main_7  macrocell81   3821   4531  18012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In(0)_SYNC/out
Path End       : \scsiTarget:genParity_0\/main_6
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 18154p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In(0)_SYNC/out              synccell       710    710  18154  RISE       1
\scsiTarget:genParity_0\/main_6  macrocell83   3679   4389  18154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_682/q
Path End       : Net_682/main_0
Capture Clock  : Net_682/clock_0
Path slack     : 18191p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_682/q       macrocell27    875    875  18191  RISE       1
Net_682/main_0  macrocell27   3477   4352  18191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:state_1\/main_2
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 18387p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q       macrocell31    875    875  12561  RISE       1
\SDCard:BSPIM:state_1\/main_2  macrocell30   3281   4156  18387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_2
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 18387p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q          macrocell31    875    875  12561  RISE       1
\SDCard:BSPIM:cnt_enable\/main_2  macrocell38   3281   4156  18387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:state_2\/main_2
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 18387p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q       macrocell31    875    875  12561  RISE       1
\SDCard:BSPIM:state_2\/main_2  macrocell29   3281   4156  18387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:state_0\/main_2
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 18387p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q       macrocell31    875    875  12561  RISE       1
\SDCard:BSPIM:state_0\/main_2  macrocell31   3281   4156  18387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_0\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_2
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 18387p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_0\/q        macrocell31    875    875  12561  RISE       1
\SDCard:BSPIM:ld_ident\/main_2  macrocell37   3281   4156  18387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:ld_ident\/q
Path End       : \SDCard:BSPIM:state_1\/main_9
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 18410p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:ld_ident\/q      macrocell37    875    875  12501  RISE       1
\SDCard:BSPIM:state_1\/main_9  macrocell30   3258   4133  18410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(6)_SYNC/out
Path End       : \scsiTarget:genParity_0\/main_7
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 18425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(6)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(6)_SYNC/out          synccell       710    710  14490  RISE       1
\scsiTarget:genParity_0\/main_7  macrocell83   3408   4118  18425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(5)_SYNC/out
Path End       : \scsiTarget:genParity_1\/main_8
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 18457p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(5)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(5)_SYNC/out          synccell       710    710  18457  RISE       1
\scsiTarget:genParity_1\/main_8  macrocell82   3376   4086  18457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:state_1\/main_0
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 18535p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q       macrocell29    875    875  12714  RISE       1
\SDCard:BSPIM:state_1\/main_0  macrocell30   3133   4008  18535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_0
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 18535p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q          macrocell29    875    875  12714  RISE       1
\SDCard:BSPIM:cnt_enable\/main_0  macrocell38   3133   4008  18535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:state_2\/main_0
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 18542p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q       macrocell29    875    875  12714  RISE       1
\SDCard:BSPIM:state_2\/main_0  macrocell29   3126   4001  18542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:state_0\/main_0
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 18542p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q       macrocell29    875    875  12714  RISE       1
\SDCard:BSPIM:state_0\/main_0  macrocell31   3126   4001  18542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_2\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_0
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 18542p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_2\/q        macrocell29    875    875  12714  RISE       1
\SDCard:BSPIM:ld_ident\/main_0  macrocell37   3126   4001  18542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(2)_SYNC/out
Path End       : filteredIn_2/main_4
Capture Clock  : filteredIn_2/clock_0
Path slack     : 18607p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(2)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(2)_SYNC/out  synccell       710    710  17121  RISE       1
filteredIn_2/main_4     macrocell50   3226   3936  18607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell50         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:state_2\/main_1
Capture Clock  : \SDCard:BSPIM:state_2\/clock_0
Path slack     : 18874p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q       macrocell30    875    875  13135  RISE       1
\SDCard:BSPIM:state_2\/main_1  macrocell29   2794   3669  18874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_2\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:state_0\/main_1
Capture Clock  : \SDCard:BSPIM:state_0\/clock_0
Path slack     : 18874p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q       macrocell30    875    875  13135  RISE       1
\SDCard:BSPIM:state_0\/main_1  macrocell31   2794   3669  18874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_0\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:ld_ident\/main_1
Capture Clock  : \SDCard:BSPIM:ld_ident\/clock_0
Path slack     : 18874p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q        macrocell30    875    875  13135  RISE       1
\SDCard:BSPIM:ld_ident\/main_1  macrocell37   2794   3669  18874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:ld_ident\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:state_1\/main_1
Capture Clock  : \SDCard:BSPIM:state_1\/clock_0
Path slack     : 18883p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3660
-------------------------------------   ---- 
End-of-path arrival time (ps)           3660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q       macrocell30    875    875  13135  RISE       1
\SDCard:BSPIM:state_1\/main_1  macrocell30   2785   3660  18883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:state_1\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_1
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 18883p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3660
-------------------------------------   ---- 
End-of-path arrival time (ps)           3660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:state_1\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:state_1\/q          macrocell30    875    875  13135  RISE       1
\SDCard:BSPIM:cnt_enable\/main_1  macrocell38   2785   3660  18883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(1)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[1]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[1]:samples_0\/clock_0
Path slack     : 18891p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(1)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(1)_SYNC/out                        synccell       710    710  18891  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/main_0  macrocell45   2942   3652  18891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/clock_0              macrocell45         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(1)_SYNC/out
Path End       : filteredIn_1/main_4
Capture Clock  : filteredIn_1/clock_0
Path slack     : 18891p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(1)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(1)_SYNC/out  synccell       710    710  18891  RISE       1
filteredIn_1/main_4     macrocell46   2942   3652  18891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell46         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:cnt_enable\/q
Path End       : \SDCard:BSPIM:cnt_enable\/main_3
Capture Clock  : \SDCard:BSPIM:cnt_enable\/clock_0
Path slack     : 19049p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:cnt_enable\/q       macrocell38    875    875  17947  RISE       1
\SDCard:BSPIM:cnt_enable\/main_3  macrocell38   2619   3494  19049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:cnt_enable\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:mosi_hs_reg\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 19049p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:mosi_hs_reg\/q       macrocell33    875    875  19049  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_4  macrocell33   2619   3494  19049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(5)_SYNC/out
Path End       : \scsiTarget:pi_5\/main_6
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 19212p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3331
-------------------------------------   ---- 
End-of-path arrival time (ps)           3331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(5)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(5)_SYNC/out   synccell       710    710  18457  RISE       1
\scsiTarget:pi_5\/main_6  macrocell70   2621   3331  19212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[4]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[4]:samples_0\/clock_0
Path slack     : 19215p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3328
-------------------------------------   ---- 
End-of-path arrival time (ps)           3328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out                        synccell       710    710   9257  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/main_0  macrocell57   2618   3328  19215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/clock_0              macrocell57         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(4)_SYNC/out
Path End       : filteredIn_4/main_4
Capture Clock  : filteredIn_4/clock_0
Path slack     : 19215p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3328
-------------------------------------   ---- 
End-of-path arrival time (ps)           3328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(4)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(4)_SYNC/out  synccell       710    710   9257  RISE       1
filteredIn_4/main_4     macrocell58   2618   3328  19215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1606/q
Path End       : Net_1606/main_3
Capture Clock  : Net_1606/clock_0
Path slack     : 19352p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           3191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1606/q       macrocell32    875    875  19352  RISE       1
Net_1606/main_3  macrocell32   2316   3191  19352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1606/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:mosi_from_dp_reg\/q
Path End       : \SDCard:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SDCard:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 19369p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:mosi_from_dp_reg\/q  macrocell36    875    875  19369  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/main_5  macrocell33   2299   3174  19369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:mosi_hs_reg\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDCard:BSPIM:load_cond\/q
Path End       : \SDCard:BSPIM:load_cond\/main_8
Capture Clock  : \SDCard:BSPIM:load_cond\/clock_0
Path slack     : 19379p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (SD_Data_Clk:R#1 vs. SD_Data_Clk:R#2)   25000
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3164
-------------------------------------   ---- 
End-of-path arrival time (ps)           3164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SDCard:BSPIM:load_cond\/q       macrocell35    875    875  19379  RISE       1
\SDCard:BSPIM:load_cond\/main_8  macrocell35   2289   3164  19379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDCard:BSPIM:load_cond\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_In_DBx(3)_SYNC/out
Path End       : \scsiTarget:pi_3\/main_6
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 19505p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3038
-------------------------------------   ---- 
End-of-path arrival time (ps)           3038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_In_DBx(3)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
SCSI_In_DBx(3)_SYNC/out   synccell       710    710  17846  RISE       1
\scsiTarget:pi_3\/main_6  macrocell72   2328   3038  19505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(3)_SYNC/out
Path End       : \GlitchFilter_1:genblk1[3]:samples_0\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[3]:samples_0\/clock_0
Path slack     : 19528p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3015
-------------------------------------   ---- 
End-of-path arrival time (ps)           3015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(3)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(3)_SYNC/out                        synccell       710    710  19528  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/main_0  macrocell53   2305   3015  19528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/clock_0              macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCSI_Noise(3)_SYNC/out
Path End       : filteredIn_3/main_4
Capture Clock  : filteredIn_3/clock_0
Path slack     : 19528p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCSI_CLK:R#2)   25000
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    22543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3015
-------------------------------------   ---- 
End-of-path arrival time (ps)           3015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCSI_Noise(3)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SCSI_Noise(3)_SYNC/out  synccell       710    710  19528  RISE       1
filteredIn_3/main_4     macrocell54   2305   3015  19528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:datapath\/cs_addr_0
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 33774p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   42380

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell79      875    875  33774  RISE       1
\scsiTarget:datapath\/cs_addr_0  datapathcell2   7731   8606  33774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:datapath\/cs_addr_1
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 35118p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   42380

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell78      875    875  35118  RISE       1
\scsiTarget:datapath\/cs_addr_1  datapathcell2   6387   7262  35118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:genParity_0\/main_3
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 36490p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell78    875    875  35118  RISE       1
\scsiTarget:genParity_0\/main_3  macrocell83  10178  11053  36490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:datapath\/cs_addr_2
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 36613p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -7620
----------------------------------------------   ----- 
End-of-path required time (ps)                   42380

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell77      875    875  36613  RISE       1
\scsiTarget:datapath\/cs_addr_2  datapathcell2   4892   5767  36613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_5\/q
Path End       : \scsiTarget:datapath\/p_in_5
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 36804p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8116
-------------------------------------   ---- 
End-of-path arrival time (ps)           8116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_5\/q           macrocell70      875    875  36804  RISE       1
\scsiTarget:datapath\/p_in_5  datapathcell2   7241   8116  36804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_6/main_1
Capture Clock  : Net_1706_6/clock_0
Path slack     : 36895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_6/main_1       macrocell61   9773  10648  36895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_6/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:genParity_0\/main_2
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 36906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10637
-------------------------------------   ----- 
End-of-path arrival time (ps)           10637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell77    875    875  36613  RISE       1
\scsiTarget:genParity_0\/main_2  macrocell83   9762  10637  36906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_7\/q
Path End       : \scsiTarget:datapath\/p_in_7
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 36969p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7951
-------------------------------------   ---- 
End-of-path arrival time (ps)           7951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_7\/q           macrocell68      875    875  36969  RISE       1
\scsiTarget:datapath\/p_in_7  datapathcell2   7076   7951  36969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_6/main_2
Capture Clock  : Net_1706_6/clock_0
Path slack     : 37043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_6/main_2       macrocell61   9625  10500  37043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_6/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_7\/main_3
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 37045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_7\/main_3  macrocell68   9623  10498  37045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_5\/main_3
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 37045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_5\/main_3  macrocell70   9623  10498  37045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:genParity_0\/main_1
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 37463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10080
-------------------------------------   ----- 
End-of-path arrival time (ps)           10080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                   macrocell54    875    875  37463  RISE       1
\scsiTarget:genParity_0\/main_1  macrocell83   9205  10080  37463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_7\/main_4
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 37652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9891
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_7\/main_4  macrocell68   9016   9891  37652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_5\/main_4
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 37652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9891
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_5\/main_4  macrocell70   9016   9891  37652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_6/main_3
Capture Clock  : Net_1706_6/clock_0
Path slack     : 37768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9775
-------------------------------------   ---- 
End-of-path arrival time (ps)           9775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_6/main_3       macrocell61   8900   9775  37768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_6/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:genParity_0\/main_4
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 37776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9767
-------------------------------------   ---- 
End-of-path arrival time (ps)           9767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell79    875    875  33774  RISE       1
\scsiTarget:genParity_0\/main_4  macrocell83   8892   9767  37776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_7/main_3
Capture Clock  : Net_1706_7/clock_0
Path slack     : 37873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9670
-------------------------------------   ---- 
End-of-path arrival time (ps)           9670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_7/main_3       macrocell60   8795   9670  37873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_7/clock_0                                         macrocell60         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_1/main_3
Capture Clock  : Net_1706_1/clock_0
Path slack     : 37873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9670
-------------------------------------   ---- 
End-of-path arrival time (ps)           9670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_1/main_3       macrocell66   8795   9670  37873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_1/clock_0                                         macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_6\/main_3
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 37962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_6\/main_3  macrocell69   8706   9581  37962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_2\/main_3
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 37962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_2\/main_3  macrocell73   8706   9581  37962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_0\/main_3
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 37962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_0\/main_3  macrocell75   8706   9581  37962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:genParity_1\/main_2
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 37971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell77    875    875  36613  RISE       1
\scsiTarget:genParity_1\/main_2  macrocell82   8697   9572  37971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:genParity_2\/main_2
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 37995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9548
-------------------------------------   ---- 
End-of-path arrival time (ps)           9548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q           macrocell77    875    875  36613  RISE       1
\scsiTarget:genParity_2\/main_2  macrocell81   8673   9548  37995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_7/main_2
Capture Clock  : Net_1706_7/clock_0
Path slack     : 38071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_7/main_2       macrocell60   8597   9472  38071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_7/clock_0                                         macrocell60         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_1/main_2
Capture Clock  : Net_1706_1/clock_0
Path slack     : 38071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_1/main_2       macrocell66   8597   9472  38071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_1/clock_0                                         macrocell66         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_4/main_3
Capture Clock  : Net_1706_4/clock_0
Path slack     : 38201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_4/main_3       macrocell63   8467   9342  38201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_4/clock_0                                         macrocell63         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_0/main_3
Capture Clock  : Net_1706_0/clock_0
Path slack     : 38201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_0/main_3       macrocell67   8467   9342  38201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_0/clock_0                                         macrocell67         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_3/main_3
Capture Clock  : Net_1706_3/clock_0
Path slack     : 38214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9329
-------------------------------------   ---- 
End-of-path arrival time (ps)           9329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_3/main_3       macrocell64   8454   9329  38214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_3/clock_0                                         macrocell64         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_2/main_3
Capture Clock  : Net_1706_2/clock_0
Path slack     : 38214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9329
-------------------------------------   ---- 
End-of-path arrival time (ps)           9329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_2/main_3       macrocell65   8454   9329  38214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_2/clock_0                                         macrocell65         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:state_2\/main_4
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 38343p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q       macrocell79    875    875  33774  RISE       1
\scsiTarget:state_2\/main_4  macrocell77   8325   9200  38343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:fifoStore\/main_4
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 38343p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q         macrocell79    875    875  33774  RISE       1
\scsiTarget:fifoStore\/main_4  macrocell80   8325   9200  38343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:genParity_2\/main_1
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 38369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                   macrocell54    875    875  37463  RISE       1
\scsiTarget:genParity_2\/main_1  macrocell81   8299   9174  38369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_6\/main_4
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 38574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_6\/main_4  macrocell69   8094   8969  38574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_2\/main_4
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 38574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_2\/main_4  macrocell73   8094   8969  38574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_0\/main_4
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 38574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8969
-------------------------------------   ---- 
End-of-path arrival time (ps)           8969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_0\/main_4  macrocell75   8094   8969  38574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:genParity_1\/main_3
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 38580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8963
-------------------------------------   ---- 
End-of-path arrival time (ps)           8963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell78    875    875  35118  RISE       1
\scsiTarget:genParity_1\/main_3  macrocell82   8088   8963  38580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:genParity_2\/main_4
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 38711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8832
-------------------------------------   ---- 
End-of-path arrival time (ps)           8832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell79    875    875  33774  RISE       1
\scsiTarget:genParity_2\/main_4  macrocell81   7957   8832  38711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:genParity_2\/main_3
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 38916p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q           macrocell78    875    875  35118  RISE       1
\scsiTarget:genParity_2\/main_3  macrocell81   7752   8627  38916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_7/main_1
Capture Clock  : Net_1706_7/clock_0
Path slack     : 38919p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8624
-------------------------------------   ---- 
End-of-path arrival time (ps)           8624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_7/main_1       macrocell60   7749   8624  38919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_7/clock_0                                         macrocell60         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_1/main_1
Capture Clock  : Net_1706_1/clock_0
Path slack     : 38919p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8624
-------------------------------------   ---- 
End-of-path arrival time (ps)           8624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_1/main_1       macrocell66   7749   8624  38919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_1/clock_0                                         macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_3\/main_3
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 39014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_3\/main_3  macrocell72   7654   8529  39014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:state_0\/main_3
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 39014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q       macrocell77    875    875  36613  RISE       1
\scsiTarget:state_0\/main_3  macrocell79   7654   8529  39014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_5/main_1
Capture Clock  : Net_1706_5/clock_0
Path slack     : 39062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_5/main_1       macrocell62   7606   8481  39062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_5/clock_0                                         macrocell62         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_6\/q
Path End       : \scsiTarget:datapath\/p_in_6
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 39136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_6\/q           macrocell69      875    875  39136  RISE       1
\scsiTarget:datapath\/p_in_6  datapathcell2   4909   5784  39136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_2\/q
Path End       : \scsiTarget:datapath\/p_in_2
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 39319p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_2\/q           macrocell73      875    875  39319  RISE       1
\scsiTarget:datapath\/p_in_2  datapathcell2   4726   5601  39319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_0\/q
Path End       : \scsiTarget:datapath\/p_in_0
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 39325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_0\/q           macrocell75      875    875  39325  RISE       1
\scsiTarget:datapath\/p_in_0  datapathcell2   4720   5595  39325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_7\/main_5
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 39343p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8200
-------------------------------------   ---- 
End-of-path arrival time (ps)           8200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_7\/main_5  macrocell68   7325   8200  39343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_5\/main_5
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 39343p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8200
-------------------------------------   ---- 
End-of-path arrival time (ps)           8200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_5\/main_5  macrocell70   7325   8200  39343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_6
Path End       : Net_1706_6/main_4
Capture Clock  : Net_1706_6/clock_0
Path slack     : 39482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_6  datapathcell2    500    500  39482  RISE       1
Net_1706_6/main_4              macrocell61     7561   8061  39482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_6/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_0\/q
Path End       : Net_1500/main_7
Capture Clock  : Net_1500/clock_0
Path slack     : 39523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_0\/q  macrocell83    875    875  39523  RISE       1
Net_1500/main_7             macrocell76   7145   8020  39523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1500/main_1
Capture Clock  : Net_1500/clock_0
Path slack     : 39579p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7964
-------------------------------------   ---- 
End-of-path arrival time (ps)           7964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1500/main_1         macrocell76   7089   7964  39579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_1\/clock_0
Path slack     : 39809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q       macrocell41    875    875  39809  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/main_0  macrocell40   6859   7734  39809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell40         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : filteredIn_0/main_3
Capture Clock  : filteredIn_0/clock_0
Path slack     : 39809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q  macrocell41    875    875  39809  RISE       1
filteredIn_0/main_3                      macrocell42   6859   7734  39809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell42         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_3\/main_1
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 39927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_3\/main_1  macrocell72   6741   7616  39927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:state_0\/main_1
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 39927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q               macrocell54    875    875  37463  RISE       1
\scsiTarget:state_0\/main_1  macrocell79   6741   7616  39927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : Net_1691/main_1
Capture Clock  : Net_1691/clock_0
Path slack     : 39929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q   macrocell54    875    875  37463  RISE       1
Net_1691/main_1  macrocell59   6739   7614  39929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_1\/main_1
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 39929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_1\/main_1  macrocell74   6739   7614  39929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1691/main_3
Capture Clock  : Net_1691/clock_0
Path slack     : 39987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1691/main_3         macrocell59   6681   7556  39987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_1\/main_3
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 39987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_1\/main_3  macrocell74   6681   7556  39987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:pi_4\/main_3
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 40018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q    macrocell77    875    875  36613  RISE       1
\scsiTarget:pi_4\/main_3  macrocell71   6650   7525  40018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:state_1\/main_2
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 40018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q       macrocell77    875    875  36613  RISE       1
\scsiTarget:state_1\/main_2  macrocell78   6650   7525  40018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_2\/q
Path End       : Net_1500/main_5
Capture Clock  : Net_1500/clock_0
Path slack     : 40210p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_2\/q  macrocell81    875    875  40210  RISE       1
Net_1500/main_5             macrocell76   6458   7333  40210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:state_2\/main_1
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 40253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q               macrocell54    875    875  37463  RISE       1
\scsiTarget:state_2\/main_1  macrocell77   6415   7290  40253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:fifoStore\/main_1
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 40253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                 macrocell54    875    875  37463  RISE       1
\scsiTarget:fifoStore\/main_1  macrocell80   6415   7290  40253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_6\/main_5
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 40258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_6\/main_5  macrocell69   6410   7285  40258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_2\/main_5
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 40258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_2\/main_5  macrocell73   6410   7285  40258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_0\/main_5
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 40258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_0\/main_5  macrocell75   6410   7285  40258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:genParity_1\/main_4
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 40271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q           macrocell79    875    875  33774  RISE       1
\scsiTarget:genParity_1\/main_4  macrocell82   6397   7272  40271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_3/main_2
Capture Clock  : Net_1706_3/clock_0
Path slack     : 40287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_3/main_2       macrocell64   6381   7256  40287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_3/clock_0                                         macrocell64         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_2/main_2
Capture Clock  : Net_1706_2/clock_0
Path slack     : 40287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_2/main_2       macrocell65   6381   7256  40287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_2/clock_0                                         macrocell65         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_4/main_2
Capture Clock  : Net_1706_4/clock_0
Path slack     : 40315p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_4/main_2       macrocell63   6353   7228  40315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_4/clock_0                                         macrocell63         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_0/main_2
Capture Clock  : Net_1706_0/clock_0
Path slack     : 40315p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_0/main_2       macrocell67   6353   7228  40315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_0/clock_0                                         macrocell67         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:state_2\/main_3
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 40317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q       macrocell78    875    875  35118  RISE       1
\scsiTarget:state_2\/main_3  macrocell77   6351   7226  40317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:fifoStore\/main_3
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 40317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q         macrocell78    875    875  35118  RISE       1
\scsiTarget:fifoStore\/main_3  macrocell80   6351   7226  40317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1706_5/main_2
Capture Clock  : Net_1706_5/clock_0
Path slack     : 40355p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1706_5/main_2       macrocell62   6313   7188  40355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_5/clock_0                                         macrocell62         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_4\/main_1
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 40502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_4\/main_1  macrocell71   6166   7041  40502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:state_1\/main_1
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 40502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q               macrocell54    875    875  37463  RISE       1
\scsiTarget:state_1\/main_1  macrocell78   6166   7041  40502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_1\/q
Path End       : \scsiTarget:datapath\/p_in_1
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 40629p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_1\/q           macrocell74      875    875  40629  RISE       1
\scsiTarget:datapath\/p_in_1  datapathcell2   3416   4291  40629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_1
Path End       : Net_1706_1/main_4
Capture Clock  : Net_1706_1/clock_0
Path slack     : 40763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_1  datapathcell2    500    500  40763  RISE       1
Net_1706_1/main_4              macrocell66     6280   6780  40763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_1/clock_0                                         macrocell66         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_3\/q
Path End       : \scsiTarget:datapath\/p_in_3
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 40813p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_3\/q           macrocell72      875    875  40813  RISE       1
\scsiTarget:datapath\/p_in_3  datapathcell2   3232   4107  40813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_4\/q
Path End       : \scsiTarget:datapath\/p_in_4
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 40819p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -5080
----------------------------------------------   ----- 
End-of-path required time (ps)                   44920

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:pi_4\/q           macrocell71      875    875  40819  RISE       1
\scsiTarget:datapath\/p_in_4  datapathcell2   3226   4101  40819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[4]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[4]:samples_2\/clock_0
Path slack     : 40840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/clock_0              macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_1\/q       macrocell56    875    875  40840  RISE       1
\GlitchFilter_1:genblk1[4]:samples_2\/main_0  macrocell55   5828   6703  40840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_2\/clock_0              macrocell55         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_1\/q
Path End       : filteredIn_4/main_2
Capture Clock  : filteredIn_4/clock_0
Path slack     : 40840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/clock_0              macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_1\/q  macrocell56    875    875  40840  RISE       1
filteredIn_4/main_2                      macrocell58   5828   6703  40840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_7
Path End       : Net_1706_7/main_4
Capture Clock  : Net_1706_7/clock_0
Path slack     : 40920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_7  datapathcell2    500    500  40920  RISE       1
Net_1706_7/main_4              macrocell60     6123   6623  40920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_7/clock_0                                         macrocell60         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[2]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[2]:samples_1\/clock_0
Path slack     : 41540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_0\/q       macrocell49    875    875  41540  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/main_0  macrocell48   5128   6003  41540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/clock_0              macrocell48         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_0\/q
Path End       : filteredIn_2/main_3
Capture Clock  : filteredIn_2/clock_0
Path slack     : 41540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_0\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_0\/q  macrocell49    875    875  41540  RISE       1
filteredIn_2/main_3                      macrocell50   5128   6003  41540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell50         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1706_5/main_3
Capture Clock  : Net_1706_5/clock_0
Path slack     : 41552p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1706_5/main_3       macrocell62   5116   5991  41552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_5/clock_0                                         macrocell62         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1500/main_2
Capture Clock  : Net_1500/clock_0
Path slack     : 41787p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1500/main_2         macrocell76   4881   5756  41787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_4/main_1
Capture Clock  : Net_1706_4/clock_0
Path slack     : 41809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_4/main_1       macrocell63   4859   5734  41809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_4/clock_0                                         macrocell63         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_0/main_1
Capture Clock  : Net_1706_0/clock_0
Path slack     : 41809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_0/main_1       macrocell67   4859   5734  41809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_0/clock_0                                         macrocell67         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:state_2\/main_2
Capture Clock  : \scsiTarget:state_2\/clock_0
Path slack     : 41809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q       macrocell77    875    875  36613  RISE       1
\scsiTarget:state_2\/main_2  macrocell77   4859   5734  41809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : \scsiTarget:fifoStore\/main_2
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 41809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q         macrocell77    875    875  36613  RISE       1
\scsiTarget:fifoStore\/main_2  macrocell80   4859   5734  41809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[4]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[4]:samples_1\/clock_0
Path slack     : 41990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/clock_0              macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_0\/q       macrocell57    875    875  41990  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/main_0  macrocell56   4678   5553  41990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_1\/clock_0              macrocell56         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_4\/main_5
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 42070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_4\/main_5  macrocell71   4598   5473  42070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:state_1\/main_4
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 42070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q       macrocell79    875    875  33774  RISE       1
\scsiTarget:state_1\/main_4  macrocell78   4598   5473  42070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_4\/main_4
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 42291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_4\/main_4  macrocell71   4377   5252  42291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:state_1\/main_3
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 42291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q       macrocell78    875    875  35118  RISE       1
\scsiTarget:state_1\/main_3  macrocell78   4377   5252  42291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : Net_1691/main_4
Capture Clock  : Net_1691/clock_0
Path slack     : 42297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q  macrocell78    875    875  35118  RISE       1
Net_1691/main_4         macrocell59   4371   5246  42297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_1\/main_4
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 42297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_1\/main_4  macrocell74   4371   5246  42297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_7\/main_1
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 42399p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_7\/main_1  macrocell68   4269   5144  42399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_5\/main_1
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 42399p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_5\/main_1  macrocell70   4269   5144  42399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:pi_3\/main_4
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 42419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q    macrocell78    875    875  35118  RISE       1
\scsiTarget:pi_3\/main_4  macrocell72   4249   5124  42419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_1\/q
Path End       : \scsiTarget:state_0\/main_4
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 42419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_1\/q       macrocell78    875    875  35118  RISE       1
\scsiTarget:state_0\/main_4  macrocell79   4249   5124  42419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_3\/main_5
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 42470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_3\/main_5  macrocell72   4198   5073  42470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:state_0\/main_5
Capture Clock  : \scsiTarget:state_0\/clock_0
Path slack     : 42470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q       macrocell79    875    875  33774  RISE       1
\scsiTarget:state_0\/main_5  macrocell79   4198   5073  42470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1500/main_3
Capture Clock  : Net_1500/clock_0
Path slack     : 42476p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1500/main_3         macrocell76   4192   5067  42476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_1\/q
Path End       : Net_1500/main_6
Capture Clock  : Net_1500/clock_0
Path slack     : 42514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_1\/q  macrocell82    875    875  42514  RISE       1
Net_1500/main_6             macrocell76   4154   5029  42514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[3]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[3]:samples_1\/clock_0
Path slack     : 42527p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_0\/q       macrocell53    875    875  42527  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/main_0  macrocell52   4141   5016  42527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/clock_0              macrocell52         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_0/q
Path End       : Net_1706_0/main_0
Capture Clock  : Net_1706_0/clock_0
Path slack     : 42554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_0/clock_0                                         macrocell67         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_0/q       macrocell67    875    875  42554  RISE       1
Net_1706_0/main_0  macrocell67   4114   4989  42554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_0/clock_0                                         macrocell67         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : Net_1691/main_5
Capture Clock  : Net_1691/clock_0
Path slack     : 42598p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q  macrocell79    875    875  33774  RISE       1
Net_1691/main_5         macrocell59   4070   4945  42598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_0\/q
Path End       : \scsiTarget:pi_1\/main_5
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 42598p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_0\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_0\/q    macrocell79    875    875  33774  RISE       1
\scsiTarget:pi_1\/main_5  macrocell74   4070   4945  42598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_0/q
Path End       : filteredIn_0/main_0
Capture Clock  : filteredIn_0/clock_0
Path slack     : 42754p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell42         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_0/q       macrocell42    875    875  42754  RISE       1
filteredIn_0/main_0  macrocell42   3914   4789  42754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell42         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_3/main_1
Capture Clock  : Net_1706_3/clock_0
Path slack     : 42799p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_3/main_1       macrocell64   3869   4744  42799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_3/clock_0                                         macrocell64         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:state_2\/q
Path End       : Net_1706_2/main_1
Capture Clock  : Net_1706_2/clock_0
Path slack     : 42799p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_2\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:state_2\/q  macrocell77    875    875  36613  RISE       1
Net_1706_2/main_1       macrocell65   3869   4744  42799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_2/clock_0                                         macrocell65         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/z0_comb
Path End       : Net_1691/main_7
Capture Clock  : Net_1691/clock_0
Path slack     : 42846p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/z0_comb  datapathcell2   1600   1600  42846  RISE       1
Net_1691/main_7                macrocell59     3097   4697  42846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/z0_comb
Path End       : \scsiTarget:state_1\/main_7
Capture Clock  : \scsiTarget:state_1\/clock_0
Path slack     : 42850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/z0_comb  datapathcell2   1600   1600  42846  RISE       1
\scsiTarget:state_1\/main_7    macrocell78     3093   4693  42850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:state_1\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_2/q
Path End       : Net_1706_2/main_0
Capture Clock  : Net_1706_2/clock_0
Path slack     : 42853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_2/clock_0                                         macrocell65         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_2/q       macrocell65    875    875  42853  RISE       1
Net_1706_2/main_0  macrocell65   3815   4690  42853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_2/clock_0                                         macrocell65         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:fifoStore\/q
Path End       : \scsiTarget:datapath\/f1_load
Capture Clock  : \scsiTarget:datapath\/clock
Path slack     : 42941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2000
----------------------------------------------   ----- 
End-of-path required time (ps)                   48000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:fifoStore\/q       macrocell80      875    875  42941  RISE       1
\scsiTarget:datapath\/f1_load  datapathcell2   4184   5059  42941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[3]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[3]:samples_2\/clock_0
Path slack     : 42996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_1\/q       macrocell52    875    875  42996  RISE       1
\GlitchFilter_1:genblk1[3]:samples_2\/main_0  macrocell51   3672   4547  42996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_2\/clock_0              macrocell51         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_1\/q
Path End       : filteredIn_3/main_2
Capture Clock  : filteredIn_3/clock_0
Path slack     : 42996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_1\/q  macrocell52    875    875  42996  RISE       1
filteredIn_3/main_2                      macrocell54   3672   4547  42996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:fifoStore\/q
Path End       : \scsiTarget:fifoStore\/main_5
Capture Clock  : \scsiTarget:fifoStore\/clock_0
Path slack     : 43056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:fifoStore\/q       macrocell80    875    875  42941  RISE       1
\scsiTarget:fifoStore\/main_5  macrocell80   3612   4487  43056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:fifoStore\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_6\/main_1
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 43088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_6\/main_1  macrocell69   3580   4455  43088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_2\/main_1
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 43088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_2\/main_1  macrocell73   3580   4455  43088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:pi_0\/main_1
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 43088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q            macrocell54    875    875  37463  RISE       1
\scsiTarget:pi_0\/main_1  macrocell75   3580   4455  43088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : \scsiTarget:genParity_1\/main_1
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 43102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q                   macrocell54    875    875  37463  RISE       1
\scsiTarget:genParity_1\/main_1  macrocell82   3566   4441  43102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_2\/q
Path End       : \scsiTarget:genParity_2\/main_5
Capture Clock  : \scsiTarget:genParity_2\/clock_0
Path slack     : 43180p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_2\/q       macrocell81    875    875  40210  RISE       1
\scsiTarget:genParity_2\/main_5  macrocell81   3488   4363  43180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_2\/clock_0                           macrocell81         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_4/q
Path End       : filteredIn_4/main_0
Capture Clock  : filteredIn_4/clock_0
Path slack     : 43238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_4/q       macrocell58    875    875  32770  RISE       1
filteredIn_4/main_0  macrocell58   3430   4305  43238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_1/q
Path End       : Net_1706_1/main_0
Capture Clock  : Net_1706_1/clock_0
Path slack     : 43257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_1/clock_0                                         macrocell66         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_1/q       macrocell66    875    875  43257  RISE       1
Net_1706_1/main_0  macrocell66   3411   4286  43257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_1/clock_0                                         macrocell66         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_5
Path End       : Net_1706_5/main_4
Capture Clock  : Net_1706_5/clock_0
Path slack     : 43356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_5  datapathcell2    500    500  43356  RISE       1
Net_1706_5/main_4              macrocell62     3687   4187  43356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_5/clock_0                                         macrocell62         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_0\/q
Path End       : \scsiTarget:genParity_0\/main_5
Capture Clock  : \scsiTarget:genParity_0\/clock_0
Path slack     : 43425p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_0\/q       macrocell83    875    875  39523  RISE       1
\scsiTarget:genParity_0\/main_5  macrocell83   3243   4118  43425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_7\/q
Path End       : \scsiTarget:pi_7\/main_2
Capture Clock  : \scsiTarget:pi_7\/clock_0
Path slack     : 43449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_7\/q       macrocell68    875    875  36969  RISE       1
\scsiTarget:pi_7\/main_2  macrocell68   3219   4094  43449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_7\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_4/q
Path End       : Net_1706_4/main_0
Capture Clock  : Net_1706_4/clock_0
Path slack     : 43484p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_4/clock_0                                         macrocell63         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_4/q       macrocell63    875    875  43484  RISE       1
Net_1706_4/main_0  macrocell63   3184   4059  43484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_4/clock_0                                         macrocell63         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_5\/q
Path End       : \scsiTarget:pi_5\/main_2
Capture Clock  : \scsiTarget:pi_5\/clock_0
Path slack     : 43555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_5\/q       macrocell70    875    875  36804  RISE       1
\scsiTarget:pi_5\/main_2  macrocell70   3113   3988  43555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_5\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_1/q
Path End       : filteredIn_1/main_0
Capture Clock  : filteredIn_1/clock_0
Path slack     : 43877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell46         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_1/q       macrocell46    875    875  43877  RISE       1
filteredIn_1/main_0  macrocell46   2791   3666  43877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell46         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:genParity_1\/q
Path End       : \scsiTarget:genParity_1\/main_5
Capture Clock  : \scsiTarget:genParity_1\/clock_0
Path slack     : 44016p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:genParity_1\/q       macrocell82    875    875  42514  RISE       1
\scsiTarget:genParity_1\/main_5  macrocell82   2652   3527  44016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:genParity_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_6\/q
Path End       : \scsiTarget:pi_6\/main_2
Capture Clock  : \scsiTarget:pi_6\/clock_0
Path slack     : 44029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_6\/q       macrocell69    875    875  39136  RISE       1
\scsiTarget:pi_6\/main_2  macrocell69   2639   3514  44029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_6\/clock_0                                  macrocell69         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_0\/q
Path End       : filteredIn_3/main_3
Capture Clock  : filteredIn_3/clock_0
Path slack     : 44037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_0\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_0\/q  macrocell53    875    875  42527  RISE       1
filteredIn_3/main_3                      macrocell54   2631   3506  44037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_1\/q
Path End       : \scsiTarget:pi_1\/main_2
Capture Clock  : \scsiTarget:pi_1\/clock_0
Path slack     : 44040p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_1\/q       macrocell74    875    875  40629  RISE       1
\scsiTarget:pi_1\/main_2  macrocell74   2628   3503  44040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_1\/clock_0                                  macrocell74         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_3/q
Path End       : filteredIn_3/main_0
Capture Clock  : filteredIn_3/clock_0
Path slack     : 44056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_3/q       macrocell54    875    875  37463  RISE       1
filteredIn_3/main_0  macrocell54   2612   3487  44056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : filteredIn_2/q
Path End       : filteredIn_2/main_0
Capture Clock  : filteredIn_2/clock_0
Path slack     : 44122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell50         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
filteredIn_2/q       macrocell50    875    875  44122  RISE       1
filteredIn_2/main_0  macrocell50   2546   3421  44122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell50         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_5/q
Path End       : Net_1706_5/main_0
Capture Clock  : Net_1706_5/clock_0
Path slack     : 44350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_5/clock_0                                         macrocell62         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_5/q       macrocell62    875    875  44350  RISE       1
Net_1706_5/main_0  macrocell62   2318   3193  44350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_5/clock_0                                         macrocell62         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_2\/q
Path End       : filteredIn_4/main_1
Capture Clock  : filteredIn_4/clock_0
Path slack     : 44356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_2\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_2\/q  macrocell55    875    875  44356  RISE       1
filteredIn_4/main_1                      macrocell58   2312   3187  44356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1691/q
Path End       : Net_1691/main_2
Capture Clock  : Net_1691/clock_0
Path slack     : 44357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1691/q       macrocell59    875    875  44357  RISE       1
Net_1691/main_2  macrocell59   2311   3186  44357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1691/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_7/q
Path End       : Net_1706_7/main_0
Capture Clock  : Net_1706_7/clock_0
Path slack     : 44362p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_7/clock_0                                         macrocell60         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_7/q       macrocell60    875    875  44362  RISE       1
Net_1706_7/main_0  macrocell60   2306   3181  44362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_7/clock_0                                         macrocell60         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_2\/q
Path End       : filteredIn_1/main_1
Capture Clock  : filteredIn_1/clock_0
Path slack     : 44364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_2\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_2\/q  macrocell43    875    875  44364  RISE       1
filteredIn_1/main_1                      macrocell46   2304   3179  44364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell46         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_2\/q
Path End       : \scsiTarget:pi_2\/main_2
Capture Clock  : \scsiTarget:pi_2\/clock_0
Path slack     : 44365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_2\/q       macrocell73    875    875  39319  RISE       1
\scsiTarget:pi_2\/main_2  macrocell73   2303   3178  44365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_2\/clock_0                                  macrocell73         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_3\/q
Path End       : \scsiTarget:pi_3\/main_2
Capture Clock  : \scsiTarget:pi_3\/clock_0
Path slack     : 44365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_3\/q       macrocell72    875    875  40813  RISE       1
\scsiTarget:pi_3\/main_2  macrocell72   2303   3178  44365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_2\/q
Path End       : filteredIn_0/main_1
Capture Clock  : filteredIn_0/clock_0
Path slack     : 44366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_2\/q  macrocell39    875    875  44366  RISE       1
filteredIn_0/main_1                      macrocell42   2302   3177  44366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell42         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_0\/q
Path End       : \scsiTarget:pi_0\/main_2
Capture Clock  : \scsiTarget:pi_0\/clock_0
Path slack     : 44367p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_0\/q       macrocell75    875    875  39325  RISE       1
\scsiTarget:pi_0\/main_2  macrocell75   2301   3176  44367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_0\/clock_0                                  macrocell75         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[1]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[1]:samples_2\/clock_0
Path slack     : 44368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_1\/q       macrocell44    875    875  44368  RISE       1
\GlitchFilter_1:genblk1[1]:samples_2\/main_0  macrocell43   2300   3175  44368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_2\/clock_0              macrocell43         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_1\/q
Path End       : filteredIn_1/main_2
Capture Clock  : filteredIn_1/clock_0
Path slack     : 44368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_1\/q  macrocell44    875    875  44368  RISE       1
filteredIn_1/main_2                      macrocell46   2300   3175  44368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell46         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_2\/clock_0
Path slack     : 44369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q       macrocell40    875    875  44369  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/main_0  macrocell39   2299   3174  44369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell39         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : filteredIn_0/main_2
Capture Clock  : filteredIn_0/clock_0
Path slack     : 44369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q  macrocell40    875    875  44369  RISE       1
filteredIn_0/main_2                      macrocell42   2299   3174  44369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_0/clock_0                                       macrocell42         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_6/q
Path End       : Net_1706_6/main_0
Capture Clock  : Net_1706_6/clock_0
Path slack     : 44369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_6/clock_0                                         macrocell61         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_6/q       macrocell61    875    875  44369  RISE       1
Net_1706_6/main_0  macrocell61   2299   3174  44369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_6/clock_0                                         macrocell61         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[4]:samples_0\/q
Path End       : filteredIn_4/main_3
Capture Clock  : filteredIn_4/clock_0
Path slack     : 44373p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[4]:samples_0\/clock_0              macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[4]:samples_0\/q  macrocell57    875    875  41990  RISE       1
filteredIn_4/main_3                      macrocell58   2295   3170  44373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_4/clock_0                                       macrocell58         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1500/q
Path End       : Net_1500/main_0
Capture Clock  : Net_1500/clock_0
Path slack     : 44373p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1500/q       macrocell76    875    875  44373  RISE       1
Net_1500/main_0  macrocell76   2295   3170  44373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:pi_4\/q
Path End       : \scsiTarget:pi_4\/main_2
Capture Clock  : \scsiTarget:pi_4\/clock_0
Path slack     : 44375p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\scsiTarget:pi_4\/q       macrocell71    875    875  40819  RISE       1
\scsiTarget:pi_4\/main_2  macrocell71   2293   3168  44375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:pi_4\/clock_0                                  macrocell71         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1706_3/q
Path End       : Net_1706_3/main_0
Capture Clock  : Net_1706_3/clock_0
Path slack     : 44377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_3/clock_0                                         macrocell64         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1706_3/q       macrocell64    875    875  44377  RISE       1
Net_1706_3/main_0  macrocell64   2291   3166  44377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_3/clock_0                                         macrocell64         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[1]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[1]:samples_1\/clock_0
Path slack     : 44379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3164
-------------------------------------   ---- 
End-of-path arrival time (ps)           3164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_0\/q       macrocell45    875    875  44379  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/main_0  macrocell44   2289   3164  44379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_1\/clock_0              macrocell44         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[1]:samples_0\/q
Path End       : filteredIn_1/main_3
Capture Clock  : filteredIn_1/clock_0
Path slack     : 44379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3164
-------------------------------------   ---- 
End-of-path arrival time (ps)           3164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[1]:samples_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[1]:samples_0\/q  macrocell45    875    875  44379  RISE       1
filteredIn_1/main_3                      macrocell46   2289   3164  44379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_1/clock_0                                       macrocell46         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[3]:samples_2\/q
Path End       : filteredIn_3/main_1
Capture Clock  : filteredIn_3/clock_0
Path slack     : 44382p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[3]:samples_2\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[3]:samples_2\/q  macrocell51    875    875  44382  RISE       1
filteredIn_3/main_1                      macrocell54   2286   3161  44382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_3/clock_0                                       macrocell54         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_2\/q
Path End       : filteredIn_2/main_1
Capture Clock  : filteredIn_2/clock_0
Path slack     : 44419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3124
-------------------------------------   ---- 
End-of-path arrival time (ps)           3124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_2\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_2\/q  macrocell47    875    875  44419  RISE       1
filteredIn_2/main_1                      macrocell50   2249   3124  44419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell50         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[2]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[2]:samples_2\/clock_0
Path slack     : 44430p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_1\/q       macrocell48    875    875  44430  RISE       1
\GlitchFilter_1:genblk1[2]:samples_2\/main_0  macrocell47   2238   3113  44430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_2\/clock_0              macrocell47         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[2]:samples_1\/q
Path End       : filteredIn_2/main_2
Capture Clock  : filteredIn_2/clock_0
Path slack     : 44430p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[2]:samples_1\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[2]:samples_1\/q  macrocell48    875    875  44430  RISE       1
filteredIn_2/main_2                      macrocell50   2238   3113  44430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
filteredIn_2/clock_0                                       macrocell50         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_0
Path End       : Net_1706_0/main_4
Capture Clock  : Net_1706_0/clock_0
Path slack     : 44709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2834
-------------------------------------   ---- 
End-of-path arrival time (ps)           2834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_0  datapathcell2    500    500  44709  RISE       1
Net_1706_0/main_4              macrocell67     2334   2834  44709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_0/clock_0                                         macrocell67         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_4
Path End       : Net_1706_4/main_4
Capture Clock  : Net_1706_4/clock_0
Path slack     : 44724p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2819
-------------------------------------   ---- 
End-of-path arrival time (ps)           2819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_4  datapathcell2    500    500  44724  RISE       1
Net_1706_4/main_4              macrocell63     2319   2819  44724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_4/clock_0                                         macrocell63         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_2
Path End       : Net_1706_2/main_4
Capture Clock  : Net_1706_2/clock_0
Path slack     : 44736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2807
-------------------------------------   ---- 
End-of-path arrival time (ps)           2807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_2  datapathcell2    500    500  44736  RISE       1
Net_1706_2/main_4              macrocell65     2307   2807  44736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_2/clock_0                                         macrocell65         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \scsiTarget:datapath\/p_out_3
Path End       : Net_1706_3/main_4
Capture Clock  : Net_1706_3/clock_0
Path slack     : 44738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   47543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\scsiTarget:datapath\/clock                                datapathcell2       0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\scsiTarget:datapath\/p_out_3  datapathcell2    500    500  44738  RISE       1
Net_1706_3/main_4              macrocell64     2305   2805  44738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1706_3/clock_0                                         macrocell64         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1500/q
Path End       : \SCSI_Parity_Error:sts:sts_reg\/status_0
Capture Clock  : \SCSI_Parity_Error:sts:sts_reg\/clock
Path slack     : 46463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (SCSI_CLK:R#1 vs. SCSI_CLK:R#2)   50000
- Setup time                                      -350
----------------------------------------------   ----- 
End-of-path required time (ps)                   49650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1500/clock_0                                           macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1500/q                                macrocell76    875    875  44373  RISE       1
\SCSI_Parity_Error:sts:sts_reg\/status_0  statuscell2   2312   3187  46463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SCSI_Parity_Error:sts:sts_reg\/clock                      statuscell2         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

