#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr  5 13:51:12 2022
# Process ID: 11508
# Current directory: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3296 D:\Documents\xladis00\digital-eletronics-1\labs\08-lights\trafic_lights\trafic_lights.xpr
# Log file: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/vivado.log
# Journal file: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
set_property top tb_tlc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xelab -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.tlc [tlc_default]
Compiling architecture testbench of entity xil_defaultlib.tb_tlc
Built simulation snapshot tb_tlc_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim/xsim.dir/tb_tlc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim/xsim.dir/tb_tlc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr  5 13:52:28 2022. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 13:52:28 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tlc_behav -key {Behavioral:sim_1:Functional:tb_tlc} -tclbatch {tb_tlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_tlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.512 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xelab -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tlc_behav -key {Behavioral:sim_1:Functional:tb_tlc} -tclbatch {tb_tlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_tlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
ERROR: [VRFC 10-4982] syntax error near 'p_traffic_fsm' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:96]
ERROR: [VRFC 10-4982] syntax error near 'then' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:98]
ERROR: [VRFC 10-4982] syntax error near 'then' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:99]
ERROR: [VRFC 10-4982] syntax error near 'elsif' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:103]
ERROR: [VRFC 10-4982] syntax error near 'then' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:113]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:115]
ERROR: [VRFC 10-4982] syntax error near 'if' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:120]
ERROR: [VRFC 10-4982] syntax error near 'then' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:124]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:126]
ERROR: [VRFC 10-4982] syntax error near 'if' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:131]
ERROR: [VRFC 10-4982] syntax error near 'then' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:135]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:137]
ERROR: [VRFC 10-4982] syntax error near 'if' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:142]
ERROR: [VRFC 10-4982] syntax error near 'then' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:145]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:147]
ERROR: [VRFC 10-4982] syntax error near 'if' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:152]
ERROR: [VRFC 10-4982] syntax error near 'then' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:155]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:157]
ERROR: [VRFC 10-4982] syntax error near 'if' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:162]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xelab -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.tlc [tlc_default]
Compiling architecture testbench of entity xil_defaultlib.tb_tlc
Built simulation snapshot tb_tlc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tlc_behav -key {Behavioral:sim_1:Functional:tb_tlc} -tclbatch {tb_tlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_tlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.512 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_tlc/uut_tlc/s_state}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_tlc/uut_tlc/s_en}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xelab -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.512 ; gain = 0.000
save_wave_config {D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/tb_tlc_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/tb_tlc_behav.wcfg
set_property xsim.view D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/tb_tlc_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
"xelab -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8ea7dcf5c0a4aabadcf2a0b0a1acf7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tlc_behav -key {Behavioral:sim_1:Functional:tb_tlc} -tclbatch {tb_tlc.tcl} -view {D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/tb_tlc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/tb_tlc_behav.wcfg
source tb_tlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/top.vhd w ]
add_files D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1
file mkdir D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1/new
close [ open D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1/new/nexys-a7-50t.xdc w ]
add_files -fileset constrs_1 D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1/new/nexys-a7-50t.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  5 14:25:26 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/synth_1/runme.log
[Tue Apr  5 14:25:26 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1793.641 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2141.223 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2141.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2260.680 ; gain = 621.867
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  5 14:30:49 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/synth_1/runme.log
[Tue Apr  5 14:30:49 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Apr  5 14:32:02 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2870.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2870.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2870.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2870.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'tlc' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:40]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'tlc' (2#1) [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.012 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2870.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2870.012 ; gain = 0.000
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2870.012 ; gain = 0.000
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  5 14:34:06 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2870.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2870.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2870.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Apr  5 14:38:02 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  5 14:38:58 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'tlc' [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:40]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/xladis00/digital-eletronics-1/labs/07-driver_display/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'tlc' (2#1) [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/tlc.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2912.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2912.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2912.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2912.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.875 ; gain = 0.000
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.875 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2912.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2912.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2912.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  5 14:44:34 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/synth_1/runme.log
[Tue Apr  5 14:44:34 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2912.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2912.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2912.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.875 ; gain = 0.000
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2E09A
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  5 14:51:30 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/synth_1/runme.log
[Tue Apr  5 14:51:30 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4041.660 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2E09A
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xladis00/digital-eletronics-1/labs/08-lights/trafic_lights/trafic_lights.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 14:54:54 2022...
