Active-HDL 11.1.262.7351 2020-11-30 12:16:14

Elaboration top modules:
Architecture                  IF_ID_reg_tb(IF_ID_reg_tb)


----------------------------------------------------------------------------------------------------
Entity       | Architecture | Library        | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------
IF_ID_reg_tb | IF_ID_reg_tb | id_ex_register |      | 11.1.262.7351 (Windows) | -dbg -2018
ID_EX_Reg    | ID_EX_Reg    | id_ex_register |      | 11.1.262.7351 (Windows) | -dbg -2018
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
VHDL Package                | Library        | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------
standard                    | std            |      |                         | <unavailable>
TEXTIO                      | std            |      |                         | <unavailable>
std_logic_1164              | ieee           |      |                         | <unavailable>
NUMERIC_STD                 | ieee           |      |                         | <unavailable>
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Library                     | Comment
----------------------------------------------------------------------------------------------------
id_ex_register              | None
ieee                        | Standard IEEE packages library
std                         | Standard VHDL library
----------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+IF_ID_reg_tb IF_ID_reg_tb IF_ID_reg_tb


The performance of simulation is reduced. Version Student Edition
