Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
r_start_wire == reset_wire
r_start_wire == M_AXI_WVALID
r_start_wire == M_AXI_BVALID
r_start_wire == M_AXI_RLAST
r_start_wire == M_AXI_RVALID
r_start_wire == i_config
r_start_wire == reg01_config
r_start_wire == M_AXI_WVALID_wire
r_start_wire == M_AXI_BRESP_wire
r_start_wire == M_AXI_BVALID_wire
r_start_wire == B_STATE
r_start_wire == AW_EN_RST
r_start_wire == AR_EN_RST
M_AXI_AWVALID == M_AXI_WDATA
M_AXI_AWVALID == M_AXI_WSTRB
M_AXI_AWVALID == M_AXI_WLAST
M_AXI_AWVALID == M_AXI_ARID
M_AXI_AWVALID == M_AXI_ARVALID
M_AXI_AWVALID == M_AXI_WDATA_wire
M_AXI_AWVALID == M_AXI_WLAST_wire
M_AXI_AWVALID == M_AXI_RRESP_wire
M_AXI_AWVALID == M_AXI_RLAST_wire
M_AXI_AWVALID == M_AXI_RVALID_wire
M_AXI_AWVALID == AW_STATE
M_AXI_AWVALID == AR_STATE
M_AXI_AWVALID == R_STATE
M_AXI_AWVALID == AW_ILLEGAL_REQ
M_AXI_AWVALID == AR_ILLEGAL_REQ
M_AXI_AWVALID == W_DATA_TO_SERVE
M_AXI_AWVALID == W_B_TO_SERVE
M_AXI_AWVALID == W_CH_EN
M_AXI_AWVALID == reg0_config
M_AXI_ARBURST == AR_ADDR_VALID
M_AXI_ARBURST == AR_ADDR_VALID_FLAG
M_AXI_RREADY == aw_en
M_AXI_RREADY == M_AXI_RREADY_wire
M_AXI_AWVALID_wire == AW_CH_DIS
M_AXI_AWREADY_wire == AW_CH_EN
M_AXI_AWREADY_wire == AW_ADDR_VALID
M_AXI_AWREADY_wire == AW_ADDR_VALID_FLAG
M_AXI_ARVALID_wire == AR_CH_DIS
M_AXI_ARREADY_wire == AR_CH_EN
AW_ILL_TRANS_FIL_PTR == AW_ILL_DATA_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR == AW_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_M_AXI_AWADDR_INT == shadow_M_AXI_AWADDR_wire
shadow_M_AXI_AWVALID_wire == shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWVALID_wire == shadow_AW_STATE
shadow_M_AXI_AWVALID_wire == shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWVALID_wire == shadow_W_B_TO_SERVE
shadow_M_AXI_AWVALID_wire == shadow_W_CH_EN
shadow_M_AXI_AWVALID_wire == shadow_AW_CH_EN
shadow_M_AXI_AWVALID_wire == shadow_AW_CH_DIS
shadow_M_AXI_AWVALID_wire == shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_WLAST_wire == shadow_M_AXI_BVALID_wire
shadow_M_AXI_WLAST_wire == shadow_B_STATE
ARESETN == 3
S_AXI_CTRL_AWADDR one of { 0, 4 }
S_AXI_CTRL_WSTRB one of { 0, 15 }
r_start_wire == 0
w_start_wire one of { 0, 1 }
w_done_wire one of { 0, 1 }
r_done_wire one of { 0, 1 }
M_AXI_AWADDR one of { -1, 0, 2366902412L }
M_AXI_AWLEN one of { -1, 0, 8 }
M_AXI_AWSIZE one of { -1, 0, 2 }
M_AXI_AWBURST one of { -1, 0, 1 }
M_AXI_AWCACHE one of { -1, 0, 3 }
M_AXI_AWVALID one of { -1, 0 }
M_AXI_BREADY == 1
M_AXI_ARADDR one of { -1, 0, 608376541 }
M_AXI_ARLEN one of { -1, 0, 8 }
M_AXI_ARSIZE one of { -1, 0, 2 }
M_AXI_ARBURST one of { -1, 0, 1 }
M_AXI_ARCACHE one of { -1, 0, 3 }
M_AXI_RDATA one of { 0, 3 }
M_AXI_RREADY one of { -1, 1 }
o_data one of { -1, 4294901760L }
axi_awaddr one of { -1, 0, 4 }
reg00_config one of { -1, 4294967295L }
reg02_r_anomaly one of { -1, 0, 1032973886 }
reg03_r_anomaly one of { -1, 0, 12582920 }
reg04_w_anomaly one of { -1, 0, 1032973850 }
reg05_w_anomaly one of { -1, 0, 12582920 }
reg06_r_config one of { -1, 1073750016 }
reg10_r_config one of { -1, 2684383232L }
reg22_w_config one of { -1, 2952790016L }
reg25_w_config one of { -1, 4026580992L }
reg_data_out one of { 0, 4294967295L }
byte_index one of { -1, 4 }
M_AXI_AWVALID_wire one of { -1, 0, 1 }
M_AXI_AWREADY_wire one of { -1, 0, 1 }
M_AXI_ARLEN_wire == 8
M_AXI_ARVALID_wire one of { -1, 0, 1 }
M_AXI_ARREADY_wire one of { -1, 0, 1 }
internal_data one of { -1, 65535 }
shadow_AW_ADDR_VALID one of { 0, 65535 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AW_ILL_TRANS_FIL_PTR one of { 0, 15 }
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 }
shadow_M_AXI_AWLEN_INT one of { 0, 8, 255 }
shadow_M_AXI_AWADDR_INT >= 0
shadow_reg_data_out one of { 0, 4294967295L }
shadow_reg05_w_anomaly one of { 0, 12582920, 4292870399L }
shadow_AW_HIGH_ADDR >= 0
shadow_reg02_r_anomaly one of { 0, 4294967294L, 4294967295L }
shadow_M_AXI_AWVALID_wire one of { 0, 1 }
shadow_M_AXI_WLAST_wire one of { 0, 1 }
DERIVED_taint_reg_count >= 0
DERIVED_taint_reg_delta one of { 0, 1 }
S_AXI_CTRL_AWADDR % AR_ILL_TRANS_FIL_PTR == 0
S_AXI_CTRL_WDATA % M_AXI_RREADY == 0
r_base_addr_wire % M_AXI_RREADY == 0
w_base_addr_wire % M_AXI_RREADY == 0
w_done_wire % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWADDR % M_AXI_RREADY == 0
M_AXI_AWADDR % byte_index == 0
M_AXI_AWADDR % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWLEN % M_AXI_RREADY == 0
M_AXI_AWLEN % byte_index == 0
M_AXI_AWLEN % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWSIZE % M_AXI_RREADY == 0
M_AXI_AWSIZE % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWBURST % M_AXI_RREADY == 0
M_AXI_AWBURST % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWCACHE % M_AXI_RREADY == 0
M_AXI_AWCACHE % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWVALID % M_AXI_ARADDR_wire == 0
M_AXI_AWVALID % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWVALID % AW_HIGH_ADDR == 0
M_AXI_AWVALID % AR_HIGH_ADDR == 0
M_AXI_ARADDR % M_AXI_RREADY == 0
M_AXI_ARADDR % M_AXI_ARADDR_wire == 0
M_AXI_ARLEN % M_AXI_RREADY == 0
M_AXI_ARLEN % byte_index == 0
M_AXI_ARLEN % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_ARSIZE % M_AXI_RREADY == 0
M_AXI_ARBURST % M_AXI_RREADY == 0
M_AXI_ARCACHE % M_AXI_RREADY == 0
axi_awaddr % M_AXI_RREADY == 0
reg02_r_anomaly % M_AXI_RREADY == 0
reg03_r_anomaly % M_AXI_RREADY == 0
reg04_w_anomaly % M_AXI_RREADY == 0
reg05_w_anomaly % M_AXI_RREADY == 0
M_AXI_AWADDR_wire % M_AXI_RREADY == 0
M_AXI_AWVALID_wire % M_AXI_RREADY == 0
M_AXI_AWREADY_wire % M_AXI_RREADY == 0
M_AXI_ARADDR_wire % M_AXI_RREADY == 0
M_AXI_ARVALID_wire % M_AXI_RREADY == 0
M_AXI_ARREADY_wire % M_AXI_RREADY == 0
AW_ILL_TRANS_FIL_PTR % M_AXI_RREADY == 0
AR_ILL_TRANS_FIL_PTR % M_AXI_RREADY == 0
AW_HIGH_ADDR % M_AXI_RREADY == 0
AR_HIGH_ADDR % M_AXI_RREADY == 0
o_data % AR_ILL_TRANS_FIL_PTR == 0
axi_awaddr % byte_index == 0
axi_awaddr % AR_ILL_TRANS_FIL_PTR == 0
reg02_r_anomaly % AR_ILL_TRANS_FIL_PTR == 0
reg03_r_anomaly % byte_index == 0
reg03_r_anomaly % AR_ILL_TRANS_FIL_PTR == 0
reg04_w_anomaly % AR_ILL_TRANS_FIL_PTR == 0
reg05_w_anomaly % byte_index == 0
reg05_w_anomaly % AR_ILL_TRANS_FIL_PTR == 0
reg06_r_config % AR_ILL_TRANS_FIL_PTR == 0
reg10_r_config % AR_ILL_TRANS_FIL_PTR == 0
reg22_w_config % AR_ILL_TRANS_FIL_PTR == 0
reg25_w_config % AR_ILL_TRANS_FIL_PTR == 0
byte_index % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_AWADDR_wire % AR_ILL_TRANS_FIL_PTR == 0
M_AXI_ARVALID_wire % AR_ILL_TRANS_FIL_PTR == 0
AW_HIGH_ADDR % AR_ILL_TRANS_FIL_PTR == 0
===========================================================================
..tick():::EXIT
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_WDATA == orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WSTRB == orig(S_AXI_CTRL_WSTRB)
r_start_wire == M_AXI_AWADDR
r_start_wire == M_AXI_AWLEN
r_start_wire == M_AXI_AWSIZE
r_start_wire == M_AXI_AWBURST
r_start_wire == M_AXI_AWCACHE
r_start_wire == M_AXI_AWVALID
r_start_wire == M_AXI_WDATA
r_start_wire == M_AXI_WSTRB
r_start_wire == M_AXI_WLAST
r_start_wire == M_AXI_WVALID
r_start_wire == M_AXI_BVALID
r_start_wire == M_AXI_ARID
r_start_wire == M_AXI_ARVALID
r_start_wire == M_AXI_RLAST
r_start_wire == M_AXI_RVALID
r_start_wire == i_config
r_start_wire == reg01_config
r_start_wire == reg02_r_anomaly
r_start_wire == reg04_w_anomaly
r_start_wire == reg05_w_anomaly
r_start_wire == M_AXI_WDATA_wire
r_start_wire == M_AXI_WLAST_wire
r_start_wire == M_AXI_WVALID_wire
r_start_wire == M_AXI_BRESP_wire
r_start_wire == M_AXI_BVALID_wire
r_start_wire == M_AXI_RRESP_wire
r_start_wire == M_AXI_RLAST_wire
r_start_wire == M_AXI_RVALID_wire
r_start_wire == AW_ILL_TRANS_FIL_PTR
r_start_wire == AW_ILL_DATA_TRANS_SRV_PTR
r_start_wire == AW_ILL_TRANS_SRV_PTR
r_start_wire == AW_STATE
r_start_wire == AR_STATE
r_start_wire == B_STATE
r_start_wire == R_STATE
r_start_wire == AW_ILLEGAL_REQ
r_start_wire == AR_ILLEGAL_REQ
r_start_wire == W_DATA_TO_SERVE
r_start_wire == W_B_TO_SERVE
r_start_wire == W_CH_EN
r_start_wire == AW_CH_DIS
r_start_wire == AW_EN_RST
r_start_wire == AR_EN_RST
r_start_wire == reg0_config
r_start_wire == orig(r_start_wire)
r_start_wire == orig(reset_wire)
r_start_wire == orig(M_AXI_WVALID)
r_start_wire == orig(M_AXI_BVALID)
r_start_wire == orig(M_AXI_RLAST)
r_start_wire == orig(M_AXI_RVALID)
r_start_wire == orig(i_config)
r_start_wire == orig(reg01_config)
r_start_wire == orig(M_AXI_WVALID_wire)
r_start_wire == orig(M_AXI_BRESP_wire)
r_start_wire == orig(M_AXI_BVALID_wire)
r_start_wire == orig(B_STATE)
r_start_wire == orig(AW_EN_RST)
r_start_wire == orig(AR_EN_RST)
w_start_wire == M_AXI_AWVALID_wire
w_start_wire == orig(w_start_wire)
r_base_addr_wire == orig(r_base_addr_wire)
w_base_addr_wire == M_AXI_AWADDR_wire
w_base_addr_wire == orig(w_base_addr_wire)
w_done_wire == orig(w_done_wire)
r_done_wire == M_AXI_ARBURST
r_done_wire == AR_ADDR_VALID
r_done_wire == AR_ADDR_VALID_FLAG
r_done_wire == orig(r_done_wire)
M_AXI_BREADY == M_AXI_RREADY
M_AXI_BREADY == aw_en
M_AXI_BREADY == M_AXI_AWREADY_wire
M_AXI_BREADY == M_AXI_RREADY_wire
M_AXI_BREADY == AW_CH_EN
M_AXI_BREADY == orig(M_AXI_BREADY)
M_AXI_ARCACHE == M_AXI_RDATA
M_AXI_ARCACHE == orig(M_AXI_RDATA)
reg00_config == reg_data_out
byte_index == orig(byte_index)
M_AXI_ARVALID_wire == AR_CH_DIS
M_AXI_ARREADY_wire == AR_CH_EN
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
AW_ADDR_VALID == AW_ADDR_VALID_FLAG
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_FIL_PTR == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_AWQOS_INT == orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWPROT_INT == orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWCACHE_INT == orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWSIZE_INT == orig(shadow_M_AXI_AWSIZE_INT)
shadow_M_AXI_AWLEN_INT == shadow_M_AXI_AWADDR_INT
shadow_M_AXI_AWLEN_INT == shadow_reg_data_out
shadow_M_AXI_AWLEN_INT == shadow_reg05_w_anomaly
shadow_M_AXI_AWLEN_INT == shadow_reg02_r_anomaly
shadow_M_AXI_AWLEN_INT == shadow_M_AXI_WLAST_wire
shadow_M_AXI_AWLEN_INT == shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWLEN_INT == shadow_M_AXI_BVALID_wire
shadow_M_AXI_AWLEN_INT == shadow_AW_STATE
shadow_M_AXI_AWLEN_INT == shadow_B_STATE
shadow_M_AXI_AWLEN_INT == shadow_AW_CH_EN
shadow_M_AXI_AWLEN_INT == shadow_AW_CH_DIS
shadow_M_AXI_AWVALID_wire == shadow_AW_ADDR_VALID_FLAG
shadow_W_DATA_TO_SERVE == shadow_W_B_TO_SERVE
shadow_W_DATA_TO_SERVE == shadow_W_CH_EN
shadow_W_DATA_TO_SERVE == orig(shadow_M_AXI_AWVALID_wire)
shadow_W_DATA_TO_SERVE == orig(shadow_M_AXI_WVALID_wire)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_STATE)
shadow_W_DATA_TO_SERVE == orig(shadow_W_DATA_TO_SERVE)
shadow_W_DATA_TO_SERVE == orig(shadow_W_B_TO_SERVE)
shadow_W_DATA_TO_SERVE == orig(shadow_W_CH_EN)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_CH_EN)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_CH_DIS)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_ADDR_VALID_FLAG)
ARESETN one of { 0, 3 }
S_AXI_CTRL_AWADDR one of { 0, 4 }
S_AXI_CTRL_WSTRB one of { 0, 15 }
r_start_wire == 0
w_start_wire one of { 0, 1 }
reset_wire one of { 0, 1 }
w_done_wire one of { 0, 1 }
r_done_wire one of { 0, 1 }
M_AXI_BREADY == 1
M_AXI_ARADDR one of { 0, 608376541 }
M_AXI_ARLEN one of { 0, 8 }
M_AXI_ARSIZE one of { 0, 2 }
M_AXI_ARCACHE one of { 0, 3 }
o_data == 4294901760L
axi_awaddr one of { 0, 4 }
reg00_config one of { 0, 4294967295L }
reg03_r_anomaly one of { 0, 12582920 }
reg06_r_config one of { 0, 1073750016 }
reg10_r_config one of { 0, 2684383232L }
reg22_w_config one of { 0, 2952790016L }
reg25_w_config one of { 0, 4026580992L }
byte_index one of { -1, 4 }
M_AXI_ARLEN_wire one of { 0, 8 }
M_AXI_ARVALID_wire one of { 0, 1 }
M_AXI_ARREADY_wire one of { 0, 1 }
AR_ILL_TRANS_FIL_PTR one of { 0, 1, 4 }
AW_ADDR_VALID one of { 0, 1 }
internal_data == 65535
shadow_AW_ADDR_VALID one of { 0, 65535 }
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AW_ILL_TRANS_FIL_PTR one of { 0, 15 }
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 0, 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 0, 2, 7 }
shadow_M_AXI_AWLEN_INT == 0
shadow_M_AXI_AWVALID_wire one of { 0, 1 }
shadow_W_DATA_TO_SERVE one of { 0, 1 }
DERIVED_taint_reg_count one of { 5, 8, 10 }
DERIVED_taint_reg_delta one of { -14, -13, 5 }
S_AXI_CTRL_AWADDR % orig(AR_ILL_TRANS_FIL_PTR) == 0
S_AXI_CTRL_WDATA % orig(M_AXI_RREADY) == 0
r_base_addr_wire % orig(M_AXI_RREADY) == 0
w_base_addr_wire % orig(M_AXI_RREADY) == 0
w_done_wire % orig(AR_ILL_TRANS_FIL_PTR) == 0
M_AXI_ARADDR % orig(M_AXI_ARADDR_wire) == 0
M_AXI_ARLEN % orig(AR_ILL_TRANS_FIL_PTR) == 0
axi_awaddr % orig(AR_ILL_TRANS_FIL_PTR) == 0
reg03_r_anomaly % orig(AR_ILL_TRANS_FIL_PTR) == 0
reg06_r_config % orig(AR_ILL_TRANS_FIL_PTR) == 0
reg10_r_config % orig(AR_ILL_TRANS_FIL_PTR) == 0
reg22_w_config % orig(AR_ILL_TRANS_FIL_PTR) == 0
reg25_w_config % orig(AR_ILL_TRANS_FIL_PTR) == 0
reg25_w_config % orig(AW_HIGH_ADDR) == 0
orig(M_AXI_AWADDR) % byte_index == 0
orig(M_AXI_AWLEN) % byte_index == 0
orig(M_AXI_ARLEN) % byte_index == 0
orig(axi_awaddr) % byte_index == 0
orig(reg03_r_anomaly) % byte_index == 0
orig(reg05_w_anomaly) % byte_index == 0
byte_index % orig(AR_ILL_TRANS_FIL_PTR) == 0
M_AXI_ARADDR_wire % orig(M_AXI_RREADY) == 0
M_AXI_ARLEN_wire % orig(AR_ILL_TRANS_FIL_PTR) == 0
M_AXI_ARVALID_wire % orig(AR_ILL_TRANS_FIL_PTR) == 0
AR_ILL_TRANS_FIL_PTR % orig(M_AXI_RREADY) == 0
AR_ILL_TRANS_FIL_PTR % orig(AR_ILL_TRANS_FIL_PTR) == 0
AW_HIGH_ADDR % orig(M_AXI_RREADY) == 0
AR_HIGH_ADDR % orig(M_AXI_RREADY) == 0
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
1431655765 * ARESETN - S_AXI_CTRL_WDATA + 4.294967294E9 * M_AXI_ARREADY_wire - 4.294967294E9 == 0
S_AXI_CTRL_WDATA - 4.294967295E9 * w_start_wire - 4.294967294E9 * M_AXI_ARREADY_wire + 4.294967294E9 == 0
2 * S_AXI_CTRL_WDATA + 8.58993459E9 * reset_wire + 2147483647 * axi_awaddr - 8.58993459E9 == 0
6291460 * S_AXI_CTRL_WDATA + 2.70216149378007E16 * reset_wire + 2147483647 * reg03_r_anomaly - 2.70216149378007E16 == 0
S_AXI_CTRL_WDATA + 4.294967295E9 * reset_wire + 4.294967294E9 * M_AXI_ARVALID_wire - 4.294967295E9 == 0
3 * S_AXI_CTRL_WDATA - 4.294967291E9 * reset_wire - 4.294967294E9 * AR_ILL_TRANS_FIL_PTR + 4.294967291E9 == 0
357916672 * S_AXI_CTRL_WDATA - 1431655765 * reg06_r_config - 1.53724040021732557E18 * M_AXI_ARREADY_wire + 1.53724040021732557E18 == 0
8 * S_AXI_CTRL_WDATA - 4.294967295E9 * M_AXI_ARLEN_wire - 3.4359738352E10 * M_AXI_ARREADY_wire + 3.4359738352E10 == 0
4 * S_AXI_CTRL_WDATA - 4.294967291E9 * M_AXI_ARREADY_wire - 4.294967295E9 * AR_ILL_TRANS_FIL_PTR + 4.294967291E9 == 0
858954139 * shadow_AW_ADDR_VALID + 13107 * shadow_AW_HIGH_ADDR + 858967245 * orig(shadow_AW_HIGH_ADDR) - 5.6292418401075E13 == 0
shadow_M_AXI_AWADDR_wire + 2.81469648703975E14 * shadow_M_AXI_AWVALID_wire + 4.294967295E9 * orig(shadow_AW_HIGH_ADDR) - 2.81470681677825E14 == 0
shadow_AW_HIGH_ADDR + 2.81470681612295E14 * shadow_M_AXI_AWVALID_wire + 65535 * orig(shadow_M_AXI_AWADDR_INT) - 2.81470681677825E14 == 0
shadow_AW_HIGH_ADDR + 4.294770695E9 * shadow_M_AXI_AWVALID_wire + 65535 * orig(shadow_AW_HIGH_ADDR) - 4.294836225E9 == 0
Exiting Daikon.
