# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -i -t ps source_work.tb_fir_filter 
# Start time: 18:49:28 on Feb 27,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: source/counter.sv(13): (vopt-2685) [TFMPC] - Too few port connections for 'wrap'.  Expected 7, found 6.
# ** Warning: source/counter.sv(13): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# Loading sv_std.std
# Loading work.tb_fir_filter(fast)
