// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "03/25/2021 12:23:36"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module em_project (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg CLOCK_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	logic [9:0] LEDR ;
output 	reg VGA_BLANK_N ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_CLK ;
output 	logic [7:0] VGA_G ;
output 	reg VGA_HS ;
output 	logic [7:0] VGA_R ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \SW[0]~input_o ;
wire \ext_reset_n~combout ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \VGA_VTC|Add1~25_sumout ;
wire \RESET|q0~feeder_combout ;
wire \RESET|q0~q ;
wire \RESET|q1~q ;
wire \RESET|rst_n~q ;
wire \VGA_VTC|Add1~2 ;
wire \VGA_VTC|Add1~13_sumout ;
wire \VGA_VTC|Selector8~0_combout ;
wire \VGA_VTC|Add1~14 ;
wire \VGA_VTC|Add1~33_sumout ;
wire \VGA_VTC|Selector7~0_combout ;
wire \VGA_VTC|Equal0~1_combout ;
wire \VGA_VTC|Add1~22 ;
wire \VGA_VTC|Add1~17_sumout ;
wire \VGA_VTC|p_ctr~1_combout ;
wire \VGA_VTC|Equal0~0_combout ;
wire \VGA_VTC|Equal0~2_combout ;
wire \VGA_VTC|p_ctr~2_combout ;
wire \VGA_VTC|Add1~26 ;
wire \VGA_VTC|Add1~1_sumout ;
wire \VGA_VTC|Selector9~0_combout ;
wire \VGA_VTC|p_ctr[1]~DUPLICATE_q ;
wire \VGA_VTC|Equal1~0_combout ;
wire \VGA_VTC|Equal1~1_combout ;
wire \VGA_VTC|Add1~34 ;
wire \VGA_VTC|Add1~37_sumout ;
wire \VGA_VTC|Selector6~0_combout ;
wire \VGA_VTC|Add1~38 ;
wire \VGA_VTC|Add1~45_sumout ;
wire \VGA_VTC|Selector5~0_combout ;
wire \VGA_VTC|Add1~46 ;
wire \VGA_VTC|Add1~41_sumout ;
wire \VGA_VTC|Selector4~0_combout ;
wire \VGA_VTC|Add1~42 ;
wire \VGA_VTC|Add1~29_sumout ;
wire \VGA_VTC|Selector3~0_combout ;
wire \VGA_VTC|Add1~30 ;
wire \VGA_VTC|Add1~6 ;
wire \VGA_VTC|Add1~9_sumout ;
wire \VGA_VTC|p_ctr~0_combout ;
wire \VGA_VTC|Add1~10 ;
wire \VGA_VTC|Add1~21_sumout ;
wire \VGA_VTC|Selector1~0_combout ;
wire \VGA_VTC|Equal3~0_combout ;
wire \VGA_VTC|Equal3~1_combout ;
wire \VGA_VTC|Equal3~2_combout ;
wire \VGA_VTC|Add1~5_sumout ;
wire \VGA_VTC|Selector2~0_combout ;
wire \VGA_VTC|Equal2~0_combout ;
wire \VGA_VTC|Equal2~1_combout ;
wire \VGA_VTC|Selector0~0_combout ;
wire \VGA_VTC|video_on_h~q ;
wire \VGA_VTC|Add0~5_sumout ;
wire \VGA_VTC|Add0~6 ;
wire \VGA_VTC|Add0~45_sumout ;
wire \VGA_VTC|Add0~2 ;
wire \VGA_VTC|Add0~21_sumout ;
wire \VGA_VTC|l_ctr[6]~DUPLICATE_q ;
wire \VGA_VTC|Add0~22 ;
wire \VGA_VTC|Add0~17_sumout ;
wire \VGA_VTC|Add0~18 ;
wire \VGA_VTC|Add0~9_sumout ;
wire \VGA_VTC|Add0~10 ;
wire \VGA_VTC|Add0~13_sumout ;
wire \VGA_VTC|Add0~14 ;
wire \VGA_VTC|Add0~29_sumout ;
wire \VGA_VTC|Add0~30 ;
wire \VGA_VTC|Add0~25_sumout ;
wire \VGA_VTC|Equal4~0_combout ;
wire \VGA_VTC|Equal4~1_combout ;
wire \VGA_VTC|l_ctr[9]~0_combout ;
wire \VGA_VTC|Add0~46 ;
wire \VGA_VTC|Add0~41_sumout ;
wire \VGA_VTC|Add0~42 ;
wire \VGA_VTC|Add0~37_sumout ;
wire \VGA_VTC|l_ctr[3]~DUPLICATE_q ;
wire \VGA_VTC|Add0~38 ;
wire \VGA_VTC|Add0~33_sumout ;
wire \VGA_VTC|Add0~34 ;
wire \VGA_VTC|Add0~1_sumout ;
wire \VGA_VTC|Equal7~0_combout ;
wire \VGA_VTC|Equal7~1_combout ;
wire \VGA_VTC|Equal6~1_combout ;
wire \VGA_VTC|Equal5~0_combout ;
wire \VGA_VTC|Equal4~2_combout ;
wire \VGA_VTC|Equal6~0_combout ;
wire \VGA_VTC|Selector11~0_combout ;
wire \VGA_VTC|video_on_v~q ;
wire \PIXEL_GEN|Add1~14 ;
wire \PIXEL_GEN|Add1~15 ;
wire \PIXEL_GEN|Add1~18 ;
wire \PIXEL_GEN|Add1~19 ;
wire \PIXEL_GEN|Add1~22 ;
wire \PIXEL_GEN|Add1~23 ;
wire \PIXEL_GEN|Add1~26 ;
wire \PIXEL_GEN|Add1~27 ;
wire \PIXEL_GEN|Add1~30 ;
wire \PIXEL_GEN|Add1~31 ;
wire \PIXEL_GEN|Add1~34 ;
wire \PIXEL_GEN|Add1~35 ;
wire \PIXEL_GEN|Add1~38 ;
wire \PIXEL_GEN|Add1~39 ;
wire \PIXEL_GEN|Add1~6 ;
wire \PIXEL_GEN|Add1~7 ;
wire \PIXEL_GEN|Add1~10 ;
wire \PIXEL_GEN|Add1~11 ;
wire \PIXEL_GEN|Add1~1_sumout ;
wire \PIXEL_GEN|Add1~9_sumout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \PIXEL_GEN|Add1~5_sumout ;
wire \PIXEL_GEN|Add1~13_sumout ;
wire \PIXEL_GEN|Add1~17_sumout ;
wire \PIXEL_GEN|Add1~21_sumout ;
wire \PIXEL_GEN|Add1~25_sumout ;
wire \PIXEL_GEN|Add1~29_sumout ;
wire \PIXEL_GEN|Add1~33_sumout ;
wire \PIXEL_GEN|Add1~37_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \PIXEL_GEN|color_hex~1_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ;
wire \PIXEL_GEN|color_hex~0_combout ;
wire \PIXEL_GEN|color_hex~2_combout ;
wire \PIXEL_GEN|always0~1_combout ;
wire \PIXEL_GEN|always0~0_combout ;
wire \PIXEL_GEN|always0~2_combout ;
wire \PIXEL_GEN|always0~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \PIXEL_GEN|color_hex~3_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \PIXEL_GEN|color_hex~4_combout ;
wire \PIXEL_GEN|color_hex~5_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \PIXEL_GEN|color_hex~6_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \PIXEL_GEN|color_hex~7_combout ;
wire \PIXEL_GEN|color_hex~8_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \PIXEL_GEN|color_hex~9_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \PIXEL_GEN|color_hex~10_combout ;
wire \PIXEL_GEN|color_hex~11_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \PIXEL_GEN|color_hex~12_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \PIXEL_GEN|color_hex~13_combout ;
wire \PIXEL_GEN|color_hex~14_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \PIXEL_GEN|color_hex~15_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \PIXEL_GEN|color_hex~16_combout ;
wire \PIXEL_GEN|color_hex~17_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \PIXEL_GEN|color_hex~18_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \PIXEL_GEN|color_hex~19_combout ;
wire \PIXEL_GEN|color_hex~20_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \PIXEL_GEN|color_hex~21_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \PIXEL_GEN|color_hex~22_combout ;
wire \PIXEL_GEN|color_hex~23_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \PIXEL_GEN|color_hex~25_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \PIXEL_GEN|color_hex~24_combout ;
wire \PIXEL_GEN|color_hex~26_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \PIXEL_GEN|color_hex~28_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ;
wire \PIXEL_GEN|color_hex~27_combout ;
wire \PIXEL_GEN|color_hex~29_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ;
wire \PIXEL_GEN|color_hex~30_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \PIXEL_GEN|color_hex~31_combout ;
wire \PIXEL_GEN|color_hex~32_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \PIXEL_GEN|color_hex~33_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \PIXEL_GEN|color_hex~34_combout ;
wire \PIXEL_GEN|color_hex~35_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ;
wire \PIXEL_GEN|color_hex~36_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \PIXEL_GEN|color_hex~37_combout ;
wire \PIXEL_GEN|color_hex~38_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \PIXEL_GEN|color_hex~39_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \PIXEL_GEN|color_hex~40_combout ;
wire \PIXEL_GEN|color_hex~41_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \PIXEL_GEN|color_hex~43_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ;
wire \PIXEL_GEN|color_hex~42_combout ;
wire \PIXEL_GEN|color_hex~44_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ;
wire \PIXEL_GEN|color_hex~45_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \PIXEL_GEN|color_hex~46_combout ;
wire \PIXEL_GEN|color_hex~47_combout ;
wire \VGA_VTC|Selector10~0_combout ;
wire \VGA_VTC|h_pulse~q ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \PIXEL_GEN|color_hex~48_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \PIXEL_GEN|color_hex~49_combout ;
wire \PIXEL_GEN|color_hex~50_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \PIXEL_GEN|color_hex~52_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ;
wire \PIXEL_GEN|color_hex~51_combout ;
wire \PIXEL_GEN|color_hex~53_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \PIXEL_GEN|color_hex~55_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ;
wire \PIXEL_GEN|color_hex~54_combout ;
wire \PIXEL_GEN|color_hex~56_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \PIXEL_GEN|color_hex~57_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \PIXEL_GEN|color_hex~58_combout ;
wire \PIXEL_GEN|color_hex~59_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \PIXEL_GEN|color_hex~61_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ;
wire \PIXEL_GEN|color_hex~60_combout ;
wire \PIXEL_GEN|color_hex~62_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \PIXEL_GEN|color_hex~64_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \PIXEL_GEN|color_hex~63_combout ;
wire \PIXEL_GEN|color_hex~65_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ;
wire \PIXEL_GEN|color_hex~66_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \PIXEL_GEN|color_hex~67_combout ;
wire \PIXEL_GEN|color_hex~68_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ;
wire \PIXEL_GEN|color_hex~69_combout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \PIXEL_GEN|color_hex~70_combout ;
wire \PIXEL_GEN|color_hex~71_combout ;
wire \VGA_VTC|Selector12~0_combout ;
wire \VGA_VTC|v_pulse~q ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [15:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w ;
wire [23:0] \PIXEL_GEN|color_hex ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w ;
wire [11:0] \VGA_VTC|l_ctr ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [23:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \PIXEL_GEN|p_blue ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w ;
wire [7:0] \PIXEL_GEN|p_green ;
wire [7:0] \PIXEL_GEN|p_red ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w ;
wire [6:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [2:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [11:0] \VGA_VTC|p_ctr ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [4:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w ;
wire [3:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [0:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire ;
wire [0:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire ;

wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ;
wire [19:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [7:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [3];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [4];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [5];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [6];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [7];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [8];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [9];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [10];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [11];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [12];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [13];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [14];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [15];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [16];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [17];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [18];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [19];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [3];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [4];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [5];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [6];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [7];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [8];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [9];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [10];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [11];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [12];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [13];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [14];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [15];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [16];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [17];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [18];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [19];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [3];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [0];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [1];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [2];
assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [3];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\ext_reset_n~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\PIXEL_GEN|p_blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\PIXEL_GEN|p_blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\PIXEL_GEN|p_blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\PIXEL_GEN|p_blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\PIXEL_GEN|p_blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\PIXEL_GEN|p_blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\PIXEL_GEN|p_blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\PIXEL_GEN|p_blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\PIXEL_GEN|p_green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\PIXEL_GEN|p_green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\PIXEL_GEN|p_green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\PIXEL_GEN|p_green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\PIXEL_GEN|p_green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\PIXEL_GEN|p_green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\PIXEL_GEN|p_green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\PIXEL_GEN|p_green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA_VTC|h_pulse~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\PIXEL_GEN|p_red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\PIXEL_GEN|p_red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\PIXEL_GEN|p_red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\PIXEL_GEN|p_red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\PIXEL_GEN|p_red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\PIXEL_GEN|p_red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\PIXEL_GEN|p_red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\PIXEL_GEN|p_red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA_VTC|v_pulse~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "816.666666 mhz";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 49;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 49;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y21_N27
cyclonev_lcell_comb ext_reset_n(
// Equation(s):
// \ext_reset_n~combout  = ( \SW[0]~input_o  ) # ( !\SW[0]~input_o  & ( !\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ext_reset_n~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam ext_reset_n.extended_lut = "off";
defparam ext_reset_n.lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam ext_reset_n.shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.242424 mhz";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \VGA_VTC|Add1~25 (
// Equation(s):
// \VGA_VTC|Add1~25_sumout  = SUM(( \VGA_VTC|p_ctr [0] ) + ( VCC ) + ( !VCC ))
// \VGA_VTC|Add1~26  = CARRY(( \VGA_VTC|p_ctr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~25_sumout ),
	.cout(\VGA_VTC|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~25 .extended_lut = "off";
defparam \VGA_VTC|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_VTC|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \RESET|q0~feeder (
// Equation(s):
// \RESET|q0~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RESET|q0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RESET|q0~feeder .extended_lut = "off";
defparam \RESET|q0~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \RESET|q0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N8
dffeas \RESET|q0 (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\RESET|q0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ext_reset_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET|q0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RESET|q0 .is_wysiwyg = "true";
defparam \RESET|q0 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \RESET|q1 (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RESET|q0~q ),
	.clrn(!\ext_reset_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RESET|q1 .is_wysiwyg = "true";
defparam \RESET|q1 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \RESET|rst_n (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RESET|q1~q ),
	.clrn(!\ext_reset_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RESET|rst_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RESET|rst_n .is_wysiwyg = "true";
defparam \RESET|rst_n .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N38
dffeas \VGA_VTC|p_ctr[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[1] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \VGA_VTC|Add1~1 (
// Equation(s):
// \VGA_VTC|Add1~1_sumout  = SUM(( \VGA_VTC|p_ctr[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add1~26  ))
// \VGA_VTC|Add1~2  = CARRY(( \VGA_VTC|p_ctr[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~1_sumout ),
	.cout(\VGA_VTC|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~1 .extended_lut = "off";
defparam \VGA_VTC|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \VGA_VTC|Add1~13 (
// Equation(s):
// \VGA_VTC|Add1~13_sumout  = SUM(( \VGA_VTC|p_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add1~2  ))
// \VGA_VTC|Add1~14  = CARRY(( \VGA_VTC|p_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~13_sumout ),
	.cout(\VGA_VTC|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~13 .extended_lut = "off";
defparam \VGA_VTC|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \VGA_VTC|Selector8~0 (
// Equation(s):
// \VGA_VTC|Selector8~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( (\VGA_VTC|Equal1~1_combout ) # (\VGA_VTC|Equal2~1_combout ) ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~13_sumout )) # (\VGA_VTC|Equal1~1_combout 
// )) # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~13_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector8~0 .extended_lut = "off";
defparam \VGA_VTC|Selector8~0 .lut_mask = 64'h5DFF5DFF55FF55FF;
defparam \VGA_VTC|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N31
dffeas \VGA_VTC|p_ctr[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[2] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N9
cyclonev_lcell_comb \VGA_VTC|Add1~33 (
// Equation(s):
// \VGA_VTC|Add1~33_sumout  = SUM(( \VGA_VTC|p_ctr [3] ) + ( GND ) + ( \VGA_VTC|Add1~14  ))
// \VGA_VTC|Add1~34  = CARRY(( \VGA_VTC|p_ctr [3] ) + ( GND ) + ( \VGA_VTC|Add1~14  ))

	.dataa(!\VGA_VTC|p_ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~33_sumout ),
	.cout(\VGA_VTC|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~33 .extended_lut = "off";
defparam \VGA_VTC|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \VGA_VTC|Selector7~0 (
// Equation(s):
// \VGA_VTC|Selector7~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~33_sumout ))) # (\VGA_VTC|Equal1~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~33_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector7~0 .extended_lut = "off";
defparam \VGA_VTC|Selector7~0 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \VGA_VTC|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N41
dffeas \VGA_VTC|p_ctr[3] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[3] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \VGA_VTC|Equal0~1 (
// Equation(s):
// \VGA_VTC|Equal0~1_combout  = ( !\VGA_VTC|p_ctr [8] & ( \VGA_VTC|p_ctr [5] & ( (\VGA_VTC|p_ctr [6] & \VGA_VTC|p_ctr [4]) ) ) )

	.dataa(!\VGA_VTC|p_ctr [6]),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [4]),
	.datad(gnd),
	.datae(!\VGA_VTC|p_ctr [8]),
	.dataf(!\VGA_VTC|p_ctr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal0~1 .extended_lut = "off";
defparam \VGA_VTC|Equal0~1 .lut_mask = 64'h0000000005050000;
defparam \VGA_VTC|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \VGA_VTC|Add1~21 (
// Equation(s):
// \VGA_VTC|Add1~21_sumout  = SUM(( \VGA_VTC|p_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add1~10  ))
// \VGA_VTC|Add1~22  = CARRY(( \VGA_VTC|p_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add1~10  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~21_sumout ),
	.cout(\VGA_VTC|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~21 .extended_lut = "off";
defparam \VGA_VTC|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N33
cyclonev_lcell_comb \VGA_VTC|Add1~17 (
// Equation(s):
// \VGA_VTC|Add1~17_sumout  = SUM(( \VGA_VTC|p_ctr [11] ) + ( GND ) + ( \VGA_VTC|Add1~22  ))

	.dataa(!\VGA_VTC|p_ctr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~17 .extended_lut = "off";
defparam \VGA_VTC|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N33
cyclonev_lcell_comb \VGA_VTC|p_ctr~1 (
// Equation(s):
// \VGA_VTC|p_ctr~1_combout  = ( !\VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & (\VGA_VTC|Add1~17_sumout  & !\VGA_VTC|Equal1~1_combout ))) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~17_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|p_ctr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|p_ctr~1 .extended_lut = "off";
defparam \VGA_VTC|p_ctr~1 .lut_mask = 64'h0800080000000000;
defparam \VGA_VTC|p_ctr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N34
dffeas \VGA_VTC|p_ctr[11] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|p_ctr~1_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[11] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \VGA_VTC|Equal0~0 (
// Equation(s):
// \VGA_VTC|Equal0~0_combout  = ( !\VGA_VTC|p_ctr [9] & ( (!\VGA_VTC|p_ctr [11] & (\VGA_VTC|p_ctr [10] & (\VGA_VTC|p_ctr [2] & \VGA_VTC|p_ctr [0]))) ) )

	.dataa(!\VGA_VTC|p_ctr [11]),
	.datab(!\VGA_VTC|p_ctr [10]),
	.datac(!\VGA_VTC|p_ctr [2]),
	.datad(!\VGA_VTC|p_ctr [0]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal0~0 .extended_lut = "off";
defparam \VGA_VTC|Equal0~0 .lut_mask = 64'h0002000200000000;
defparam \VGA_VTC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \VGA_VTC|Equal0~2 (
// Equation(s):
// \VGA_VTC|Equal0~2_combout  = ( \VGA_VTC|Equal0~0_combout  & ( \VGA_VTC|p_ctr [7] & ( (\VGA_VTC|p_ctr [1] & (\VGA_VTC|p_ctr [3] & \VGA_VTC|Equal0~1_combout )) ) ) )

	.dataa(!\VGA_VTC|p_ctr [1]),
	.datab(!\VGA_VTC|p_ctr [3]),
	.datac(!\VGA_VTC|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\VGA_VTC|Equal0~0_combout ),
	.dataf(!\VGA_VTC|p_ctr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal0~2 .extended_lut = "off";
defparam \VGA_VTC|Equal0~2 .lut_mask = 64'h0000000000000101;
defparam \VGA_VTC|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N15
cyclonev_lcell_comb \VGA_VTC|p_ctr~2 (
// Equation(s):
// \VGA_VTC|p_ctr~2_combout  = ( !\VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & (!\VGA_VTC|Equal1~1_combout  & \VGA_VTC|Add1~25_sumout ))) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Equal1~1_combout ),
	.datad(!\VGA_VTC|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|p_ctr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|p_ctr~2 .extended_lut = "off";
defparam \VGA_VTC|p_ctr~2 .lut_mask = 64'h0080008000000000;
defparam \VGA_VTC|p_ctr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N16
dffeas \VGA_VTC|p_ctr[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|p_ctr~2_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[0] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \VGA_VTC|Selector9~0 (
// Equation(s):
// \VGA_VTC|Selector9~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( (\VGA_VTC|Equal1~1_combout ) # (\VGA_VTC|Equal2~1_combout ) ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~1_sumout )) # (\VGA_VTC|Equal1~1_combout )) 
// # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~1_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector9~0 .extended_lut = "off";
defparam \VGA_VTC|Selector9~0 .lut_mask = 64'h5DFF5DFF55FF55FF;
defparam \VGA_VTC|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N37
dffeas \VGA_VTC|p_ctr[1]~DUPLICATE (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \VGA_VTC|Equal1~0 (
// Equation(s):
// \VGA_VTC|Equal1~0_combout  = ( \VGA_VTC|p_ctr [6] & ( (!\VGA_VTC|p_ctr [4] & (!\VGA_VTC|p_ctr [7] & (\VGA_VTC|p_ctr [3] & \VGA_VTC|p_ctr [5]))) ) )

	.dataa(!\VGA_VTC|p_ctr [4]),
	.datab(!\VGA_VTC|p_ctr [7]),
	.datac(!\VGA_VTC|p_ctr [3]),
	.datad(!\VGA_VTC|p_ctr [5]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal1~0 .extended_lut = "off";
defparam \VGA_VTC|Equal1~0 .lut_mask = 64'h0000000000080008;
defparam \VGA_VTC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \VGA_VTC|Equal1~1 (
// Equation(s):
// \VGA_VTC|Equal1~1_combout  = ( \VGA_VTC|Equal0~0_combout  & ( (\VGA_VTC|p_ctr [8] & (!\VGA_VTC|p_ctr[1]~DUPLICATE_q  & \VGA_VTC|Equal1~0_combout )) ) )

	.dataa(!\VGA_VTC|p_ctr [8]),
	.datab(!\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\VGA_VTC|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal1~1 .extended_lut = "off";
defparam \VGA_VTC|Equal1~1 .lut_mask = 64'h0000000000440044;
defparam \VGA_VTC|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \VGA_VTC|Add1~37 (
// Equation(s):
// \VGA_VTC|Add1~37_sumout  = SUM(( \VGA_VTC|p_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add1~34  ))
// \VGA_VTC|Add1~38  = CARRY(( \VGA_VTC|p_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~37_sumout ),
	.cout(\VGA_VTC|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~37 .extended_lut = "off";
defparam \VGA_VTC|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \VGA_VTC|Selector6~0 (
// Equation(s):
// \VGA_VTC|Selector6~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal2~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal3~2_combout  & (!\VGA_VTC|Equal1~1_combout  & \VGA_VTC|Add1~37_sumout ))) # (\VGA_VTC|Equal2~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Equal1~1_combout ),
	.datad(!\VGA_VTC|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector6~0 .extended_lut = "off";
defparam \VGA_VTC|Selector6~0 .lut_mask = 64'h55D555D555555555;
defparam \VGA_VTC|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N20
dffeas \VGA_VTC|p_ctr[4] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[4] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N15
cyclonev_lcell_comb \VGA_VTC|Add1~45 (
// Equation(s):
// \VGA_VTC|Add1~45_sumout  = SUM(( \VGA_VTC|p_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add1~38  ))
// \VGA_VTC|Add1~46  = CARRY(( \VGA_VTC|p_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add1~38  ))

	.dataa(!\VGA_VTC|p_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~45_sumout ),
	.cout(\VGA_VTC|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~45 .extended_lut = "off";
defparam \VGA_VTC|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \VGA_VTC|Selector5~0 (
// Equation(s):
// \VGA_VTC|Selector5~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~45_sumout ))) # (\VGA_VTC|Equal1~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~45_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector5~0 .extended_lut = "off";
defparam \VGA_VTC|Selector5~0 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \VGA_VTC|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \VGA_VTC|p_ctr[5] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[5] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \VGA_VTC|Add1~41 (
// Equation(s):
// \VGA_VTC|Add1~41_sumout  = SUM(( \VGA_VTC|p_ctr [6] ) + ( GND ) + ( \VGA_VTC|Add1~46  ))
// \VGA_VTC|Add1~42  = CARRY(( \VGA_VTC|p_ctr [6] ) + ( GND ) + ( \VGA_VTC|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~41_sumout ),
	.cout(\VGA_VTC|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~41 .extended_lut = "off";
defparam \VGA_VTC|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N21
cyclonev_lcell_comb \VGA_VTC|Selector4~0 (
// Equation(s):
// \VGA_VTC|Selector4~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~41_sumout ))) # (\VGA_VTC|Equal1~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~41_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector4~0 .extended_lut = "off";
defparam \VGA_VTC|Selector4~0 .lut_mask = 64'h08FF08FF00FF00FF;
defparam \VGA_VTC|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N22
dffeas \VGA_VTC|p_ctr[6] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[6] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N21
cyclonev_lcell_comb \VGA_VTC|Add1~29 (
// Equation(s):
// \VGA_VTC|Add1~29_sumout  = SUM(( \VGA_VTC|p_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add1~42  ))
// \VGA_VTC|Add1~30  = CARRY(( \VGA_VTC|p_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~29_sumout ),
	.cout(\VGA_VTC|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~29 .extended_lut = "off";
defparam \VGA_VTC|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \VGA_VTC|Selector3~0 (
// Equation(s):
// \VGA_VTC|Selector3~0_combout  = ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal2~1_combout  ) ) # ( !\VGA_VTC|Equal0~2_combout  & ( ((!\VGA_VTC|Equal3~2_combout  & (\VGA_VTC|Add1~29_sumout  & !\VGA_VTC|Equal1~1_combout ))) # (\VGA_VTC|Equal2~1_combout ) ) 
// )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~29_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector3~0 .extended_lut = "off";
defparam \VGA_VTC|Selector3~0 .lut_mask = 64'h5D555D5555555555;
defparam \VGA_VTC|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N8
dffeas \VGA_VTC|p_ctr[7] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[7] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \VGA_VTC|Add1~5 (
// Equation(s):
// \VGA_VTC|Add1~5_sumout  = SUM(( \VGA_VTC|p_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add1~30  ))
// \VGA_VTC|Add1~6  = CARRY(( \VGA_VTC|p_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~5_sumout ),
	.cout(\VGA_VTC|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~5 .extended_lut = "off";
defparam \VGA_VTC|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N27
cyclonev_lcell_comb \VGA_VTC|Add1~9 (
// Equation(s):
// \VGA_VTC|Add1~9_sumout  = SUM(( \VGA_VTC|p_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add1~6  ))
// \VGA_VTC|Add1~10  = CARRY(( \VGA_VTC|p_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add1~9_sumout ),
	.cout(\VGA_VTC|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add1~9 .extended_lut = "off";
defparam \VGA_VTC|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N51
cyclonev_lcell_comb \VGA_VTC|p_ctr~0 (
// Equation(s):
// \VGA_VTC|p_ctr~0_combout  = ( !\VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & (\VGA_VTC|Add1~9_sumout  & !\VGA_VTC|Equal1~1_combout ))) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~9_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|p_ctr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|p_ctr~0 .extended_lut = "off";
defparam \VGA_VTC|p_ctr~0 .lut_mask = 64'h0800080000000000;
defparam \VGA_VTC|p_ctr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N52
dffeas \VGA_VTC|p_ctr[9] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|p_ctr~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[9] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \VGA_VTC|Selector1~0 (
// Equation(s):
// \VGA_VTC|Selector1~0_combout  = ( \VGA_VTC|Equal0~2_combout  ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~21_sumout )) # (\VGA_VTC|Equal1~1_combout )) # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~21_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector1~0 .extended_lut = "off";
defparam \VGA_VTC|Selector1~0 .lut_mask = 64'h5DFF5DFFFFFFFFFF;
defparam \VGA_VTC|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N13
dffeas \VGA_VTC|p_ctr[10] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[10] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N51
cyclonev_lcell_comb \VGA_VTC|Equal3~0 (
// Equation(s):
// \VGA_VTC|Equal3~0_combout  = ( !\VGA_VTC|p_ctr [11] & ( (\VGA_VTC|p_ctr [10] & \VGA_VTC|p_ctr [0]) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [10]),
	.datac(gnd),
	.datad(!\VGA_VTC|p_ctr [0]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal3~0 .extended_lut = "off";
defparam \VGA_VTC|Equal3~0 .lut_mask = 64'h0033003300000000;
defparam \VGA_VTC|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \VGA_VTC|Equal3~1 (
// Equation(s):
// \VGA_VTC|Equal3~1_combout  = ( !\VGA_VTC|p_ctr [3] & ( (!\VGA_VTC|p_ctr [2] & (!\VGA_VTC|p_ctr [7] & (!\VGA_VTC|p_ctr [1] & \VGA_VTC|p_ctr [9]))) ) )

	.dataa(!\VGA_VTC|p_ctr [2]),
	.datab(!\VGA_VTC|p_ctr [7]),
	.datac(!\VGA_VTC|p_ctr [1]),
	.datad(!\VGA_VTC|p_ctr [9]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal3~1 .extended_lut = "off";
defparam \VGA_VTC|Equal3~1 .lut_mask = 64'h0080008000000000;
defparam \VGA_VTC|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N45
cyclonev_lcell_comb \VGA_VTC|Equal3~2 (
// Equation(s):
// \VGA_VTC|Equal3~2_combout  = ( \VGA_VTC|Equal3~1_combout  & ( (\VGA_VTC|Equal3~0_combout  & \VGA_VTC|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal3~0_combout ),
	.datad(!\VGA_VTC|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal3~2 .extended_lut = "off";
defparam \VGA_VTC|Equal3~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA_VTC|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \VGA_VTC|Selector2~0 (
// Equation(s):
// \VGA_VTC|Selector2~0_combout  = ( \VGA_VTC|Equal0~2_combout  ) # ( !\VGA_VTC|Equal0~2_combout  & ( (((!\VGA_VTC|Equal3~2_combout  & \VGA_VTC|Add1~5_sumout )) # (\VGA_VTC|Equal1~1_combout )) # (\VGA_VTC|Equal2~1_combout ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Add1~5_sumout ),
	.datad(!\VGA_VTC|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector2~0 .extended_lut = "off";
defparam \VGA_VTC|Selector2~0 .lut_mask = 64'h5DFF5DFFFFFFFFFF;
defparam \VGA_VTC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N10
dffeas \VGA_VTC|p_ctr[8] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|p_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|p_ctr[8] .is_wysiwyg = "true";
defparam \VGA_VTC|p_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N57
cyclonev_lcell_comb \VGA_VTC|Equal2~0 (
// Equation(s):
// \VGA_VTC|Equal2~0_combout  = ( !\VGA_VTC|p_ctr [6] & ( (\VGA_VTC|p_ctr [7] & (!\VGA_VTC|p_ctr [5] & \VGA_VTC|p_ctr [4])) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [7]),
	.datac(!\VGA_VTC|p_ctr [5]),
	.datad(!\VGA_VTC|p_ctr [4]),
	.datae(gnd),
	.dataf(!\VGA_VTC|p_ctr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal2~0 .extended_lut = "off";
defparam \VGA_VTC|Equal2~0 .lut_mask = 64'h0030003000000000;
defparam \VGA_VTC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \VGA_VTC|Equal2~1 (
// Equation(s):
// \VGA_VTC|Equal2~1_combout  = ( \VGA_VTC|Equal0~0_combout  & ( (\VGA_VTC|p_ctr [8] & (!\VGA_VTC|p_ctr[1]~DUPLICATE_q  & (!\VGA_VTC|p_ctr [3] & \VGA_VTC|Equal2~0_combout ))) ) )

	.dataa(!\VGA_VTC|p_ctr [8]),
	.datab(!\VGA_VTC|p_ctr[1]~DUPLICATE_q ),
	.datac(!\VGA_VTC|p_ctr [3]),
	.datad(!\VGA_VTC|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal2~1 .extended_lut = "off";
defparam \VGA_VTC|Equal2~1 .lut_mask = 64'h0000000000400040;
defparam \VGA_VTC|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \VGA_VTC|Selector0~0 (
// Equation(s):
// \VGA_VTC|Selector0~0_combout  = ( \VGA_VTC|video_on_h~q  & ( \VGA_VTC|Equal0~2_combout  & ( !\VGA_VTC|Equal3~2_combout  ) ) ) # ( !\VGA_VTC|video_on_h~q  & ( \VGA_VTC|Equal0~2_combout  & ( (!\VGA_VTC|Equal2~1_combout  & (!\VGA_VTC|Equal3~2_combout  & 
// !\VGA_VTC|Equal1~1_combout )) ) ) ) # ( \VGA_VTC|video_on_h~q  & ( !\VGA_VTC|Equal0~2_combout  & ( !\VGA_VTC|Equal3~2_combout  ) ) )

	.dataa(!\VGA_VTC|Equal2~1_combout ),
	.datab(!\VGA_VTC|Equal3~2_combout ),
	.datac(!\VGA_VTC|Equal1~1_combout ),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_h~q ),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector0~0 .extended_lut = "off";
defparam \VGA_VTC|Selector0~0 .lut_mask = 64'h0000CCCC8080CCCC;
defparam \VGA_VTC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N1
dffeas \VGA_VTC|video_on_h (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|video_on_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|video_on_h .is_wysiwyg = "true";
defparam \VGA_VTC|video_on_h .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \VGA_VTC|Add0~5 (
// Equation(s):
// \VGA_VTC|Add0~5_sumout  = SUM(( \VGA_VTC|l_ctr [0] ) + ( VCC ) + ( !VCC ))
// \VGA_VTC|Add0~6  = CARRY(( \VGA_VTC|l_ctr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~5_sumout ),
	.cout(\VGA_VTC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~5 .extended_lut = "off";
defparam \VGA_VTC|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_VTC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \VGA_VTC|Add0~45 (
// Equation(s):
// \VGA_VTC|Add0~45_sumout  = SUM(( \VGA_VTC|l_ctr [1] ) + ( GND ) + ( \VGA_VTC|Add0~6  ))
// \VGA_VTC|Add0~46  = CARRY(( \VGA_VTC|l_ctr [1] ) + ( GND ) + ( \VGA_VTC|Add0~6  ))

	.dataa(!\VGA_VTC|l_ctr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~45_sumout ),
	.cout(\VGA_VTC|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~45 .extended_lut = "off";
defparam \VGA_VTC|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \VGA_VTC|Add0~1 (
// Equation(s):
// \VGA_VTC|Add0~1_sumout  = SUM(( \VGA_VTC|l_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add0~34  ))
// \VGA_VTC|Add0~2  = CARRY(( \VGA_VTC|l_ctr [5] ) + ( GND ) + ( \VGA_VTC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~1_sumout ),
	.cout(\VGA_VTC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~1 .extended_lut = "off";
defparam \VGA_VTC|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \VGA_VTC|Add0~21 (
// Equation(s):
// \VGA_VTC|Add0~21_sumout  = SUM(( \VGA_VTC|l_ctr[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~2  ))
// \VGA_VTC|Add0~22  = CARRY(( \VGA_VTC|l_ctr[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~21_sumout ),
	.cout(\VGA_VTC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~21 .extended_lut = "off";
defparam \VGA_VTC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N20
dffeas \VGA_VTC|l_ctr[6]~DUPLICATE (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \VGA_VTC|Add0~17 (
// Equation(s):
// \VGA_VTC|Add0~17_sumout  = SUM(( \VGA_VTC|l_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add0~22  ))
// \VGA_VTC|Add0~18  = CARRY(( \VGA_VTC|l_ctr [7] ) + ( GND ) + ( \VGA_VTC|Add0~22  ))

	.dataa(!\VGA_VTC|l_ctr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~17_sumout ),
	.cout(\VGA_VTC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~17 .extended_lut = "off";
defparam \VGA_VTC|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N23
dffeas \VGA_VTC|l_ctr[7] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[7] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \VGA_VTC|Add0~9 (
// Equation(s):
// \VGA_VTC|Add0~9_sumout  = SUM(( \VGA_VTC|l_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add0~18  ))
// \VGA_VTC|Add0~10  = CARRY(( \VGA_VTC|l_ctr [8] ) + ( GND ) + ( \VGA_VTC|Add0~18  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~9_sumout ),
	.cout(\VGA_VTC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~9 .extended_lut = "off";
defparam \VGA_VTC|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N25
dffeas \VGA_VTC|l_ctr[8] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[8] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \VGA_VTC|Add0~13 (
// Equation(s):
// \VGA_VTC|Add0~13_sumout  = SUM(( \VGA_VTC|l_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add0~10  ))
// \VGA_VTC|Add0~14  = CARRY(( \VGA_VTC|l_ctr [9] ) + ( GND ) + ( \VGA_VTC|Add0~10  ))

	.dataa(!\VGA_VTC|l_ctr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~13_sumout ),
	.cout(\VGA_VTC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~13 .extended_lut = "off";
defparam \VGA_VTC|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N29
dffeas \VGA_VTC|l_ctr[9] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[9] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \VGA_VTC|Add0~29 (
// Equation(s):
// \VGA_VTC|Add0~29_sumout  = SUM(( \VGA_VTC|l_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add0~14  ))
// \VGA_VTC|Add0~30  = CARRY(( \VGA_VTC|l_ctr [10] ) + ( GND ) + ( \VGA_VTC|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~29_sumout ),
	.cout(\VGA_VTC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~29 .extended_lut = "off";
defparam \VGA_VTC|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \VGA_VTC|l_ctr[10] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[10] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \VGA_VTC|Add0~25 (
// Equation(s):
// \VGA_VTC|Add0~25_sumout  = SUM(( \VGA_VTC|l_ctr [11] ) + ( GND ) + ( \VGA_VTC|Add0~30  ))

	.dataa(!\VGA_VTC|l_ctr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~25 .extended_lut = "off";
defparam \VGA_VTC|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_VTC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N35
dffeas \VGA_VTC|l_ctr[11] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[11] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \VGA_VTC|Equal4~0 (
// Equation(s):
// \VGA_VTC|Equal4~0_combout  = ( \VGA_VTC|l_ctr [9] & ( !\VGA_VTC|l_ctr [11] & ( (\VGA_VTC|l_ctr [7] & (!\VGA_VTC|l_ctr [10] & (\VGA_VTC|l_ctr[6]~DUPLICATE_q  & !\VGA_VTC|l_ctr [8]))) ) ) )

	.dataa(!\VGA_VTC|l_ctr [7]),
	.datab(!\VGA_VTC|l_ctr [10]),
	.datac(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.datad(!\VGA_VTC|l_ctr [8]),
	.datae(!\VGA_VTC|l_ctr [9]),
	.dataf(!\VGA_VTC|l_ctr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal4~0 .extended_lut = "off";
defparam \VGA_VTC|Equal4~0 .lut_mask = 64'h0000040000000000;
defparam \VGA_VTC|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N27
cyclonev_lcell_comb \VGA_VTC|Equal4~1 (
// Equation(s):
// \VGA_VTC|Equal4~1_combout  = ( !\VGA_VTC|l_ctr [4] & ( \VGA_VTC|l_ctr [1] & ( (\VGA_VTC|l_ctr [2] & \VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [2]),
	.datac(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_VTC|l_ctr [4]),
	.dataf(!\VGA_VTC|l_ctr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal4~1 .extended_lut = "off";
defparam \VGA_VTC|Equal4~1 .lut_mask = 64'h0000000003030000;
defparam \VGA_VTC|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \VGA_VTC|l_ctr[9]~0 (
// Equation(s):
// \VGA_VTC|l_ctr[9]~0_combout  = ( \VGA_VTC|Equal4~1_combout  & ( \VGA_VTC|Equal3~0_combout  & ( (!\VGA_VTC|Equal4~0_combout  & (\VGA_VTC|Equal3~1_combout  & ((\VGA_VTC|Equal0~1_combout )))) # (\VGA_VTC|Equal4~0_combout  & (((\VGA_VTC|Equal3~1_combout  & 
// \VGA_VTC|Equal0~1_combout )) # (\VGA_VTC|Equal7~0_combout ))) ) ) ) # ( !\VGA_VTC|Equal4~1_combout  & ( \VGA_VTC|Equal3~0_combout  & ( (\VGA_VTC|Equal3~1_combout  & \VGA_VTC|Equal0~1_combout ) ) ) ) # ( \VGA_VTC|Equal4~1_combout  & ( 
// !\VGA_VTC|Equal3~0_combout  & ( (\VGA_VTC|Equal4~0_combout  & \VGA_VTC|Equal7~0_combout ) ) ) )

	.dataa(!\VGA_VTC|Equal4~0_combout ),
	.datab(!\VGA_VTC|Equal3~1_combout ),
	.datac(!\VGA_VTC|Equal7~0_combout ),
	.datad(!\VGA_VTC|Equal0~1_combout ),
	.datae(!\VGA_VTC|Equal4~1_combout ),
	.dataf(!\VGA_VTC|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|l_ctr[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|l_ctr[9]~0 .extended_lut = "off";
defparam \VGA_VTC|l_ctr[9]~0 .lut_mask = 64'h0000050500330537;
defparam \VGA_VTC|l_ctr[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N4
dffeas \VGA_VTC|l_ctr[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[1] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \VGA_VTC|Add0~41 (
// Equation(s):
// \VGA_VTC|Add0~41_sumout  = SUM(( \VGA_VTC|l_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add0~46  ))
// \VGA_VTC|Add0~42  = CARRY(( \VGA_VTC|l_ctr [2] ) + ( GND ) + ( \VGA_VTC|Add0~46  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~41_sumout ),
	.cout(\VGA_VTC|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~41 .extended_lut = "off";
defparam \VGA_VTC|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \VGA_VTC|l_ctr[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[2] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \VGA_VTC|Add0~37 (
// Equation(s):
// \VGA_VTC|Add0~37_sumout  = SUM(( \VGA_VTC|l_ctr[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~42  ))
// \VGA_VTC|Add0~38  = CARRY(( \VGA_VTC|l_ctr[3]~DUPLICATE_q  ) + ( GND ) + ( \VGA_VTC|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~37_sumout ),
	.cout(\VGA_VTC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~37 .extended_lut = "off";
defparam \VGA_VTC|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_VTC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N11
dffeas \VGA_VTC|l_ctr[3]~DUPLICATE (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \VGA_VTC|Add0~33 (
// Equation(s):
// \VGA_VTC|Add0~33_sumout  = SUM(( \VGA_VTC|l_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add0~38  ))
// \VGA_VTC|Add0~34  = CARRY(( \VGA_VTC|l_ctr [4] ) + ( GND ) + ( \VGA_VTC|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_VTC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_VTC|Add0~33_sumout ),
	.cout(\VGA_VTC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Add0~33 .extended_lut = "off";
defparam \VGA_VTC|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_VTC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N13
dffeas \VGA_VTC|l_ctr[4] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[4] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N17
dffeas \VGA_VTC|l_ctr[5] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[5] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \VGA_VTC|Equal7~0 (
// Equation(s):
// \VGA_VTC|Equal7~0_combout  = ( !\VGA_VTC|l_ctr [0] & ( \VGA_VTC|l_ctr [5] ) )

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal7~0 .extended_lut = "off";
defparam \VGA_VTC|Equal7~0 .lut_mask = 64'h5555555500000000;
defparam \VGA_VTC|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \VGA_VTC|Equal7~1 (
// Equation(s):
// \VGA_VTC|Equal7~1_combout  = ( \VGA_VTC|Equal4~0_combout  & ( (\VGA_VTC|Equal7~0_combout  & \VGA_VTC|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal7~0_combout ),
	.datad(!\VGA_VTC|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal7~1 .extended_lut = "off";
defparam \VGA_VTC|Equal7~1 .lut_mask = 64'h00000000000F000F;
defparam \VGA_VTC|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N1
dffeas \VGA_VTC|l_ctr[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[0] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N10
dffeas \VGA_VTC|l_ctr[3] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[3] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \VGA_VTC|Equal6~1 (
// Equation(s):
// \VGA_VTC|Equal6~1_combout  = ( !\VGA_VTC|l_ctr [2] & ( (\VGA_VTC|l_ctr [0] & \VGA_VTC|l_ctr [3]) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [0]),
	.datac(!\VGA_VTC|l_ctr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal6~1 .extended_lut = "off";
defparam \VGA_VTC|Equal6~1 .lut_mask = 64'h0303030300000000;
defparam \VGA_VTC|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \VGA_VTC|Equal5~0 (
// Equation(s):
// \VGA_VTC|Equal5~0_combout  = ( !\VGA_VTC|l_ctr [0] & ( (\VGA_VTC|l_ctr [2] & !\VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [2]),
	.datac(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal5~0 .extended_lut = "off";
defparam \VGA_VTC|Equal5~0 .lut_mask = 64'h3030303000000000;
defparam \VGA_VTC|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \VGA_VTC|Equal4~2 (
// Equation(s):
// \VGA_VTC|Equal4~2_combout  = ( \VGA_VTC|Equal4~0_combout  & ( (\VGA_VTC|Equal4~1_combout  & (\VGA_VTC|l_ctr [0] & !\VGA_VTC|l_ctr [5])) ) )

	.dataa(!\VGA_VTC|Equal4~1_combout ),
	.datab(!\VGA_VTC|l_ctr [0]),
	.datac(gnd),
	.datad(!\VGA_VTC|l_ctr [5]),
	.datae(gnd),
	.dataf(!\VGA_VTC|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal4~2 .extended_lut = "off";
defparam \VGA_VTC|Equal4~2 .lut_mask = 64'h0000000011001100;
defparam \VGA_VTC|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \VGA_VTC|Equal6~0 (
// Equation(s):
// \VGA_VTC|Equal6~0_combout  = ( !\VGA_VTC|l_ctr [1] & ( (!\VGA_VTC|l_ctr [5] & (\VGA_VTC|Equal4~0_combout  & \VGA_VTC|l_ctr [4])) ) )

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal4~0_combout ),
	.datad(!\VGA_VTC|l_ctr [4]),
	.datae(gnd),
	.dataf(!\VGA_VTC|l_ctr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Equal6~0 .extended_lut = "off";
defparam \VGA_VTC|Equal6~0 .lut_mask = 64'h000A000A00000000;
defparam \VGA_VTC|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \VGA_VTC|Selector11~0 (
// Equation(s):
// \VGA_VTC|Selector11~0_combout  = ( \VGA_VTC|video_on_v~q  & ( !\VGA_VTC|Equal7~1_combout  ) ) # ( !\VGA_VTC|video_on_v~q  & ( !\VGA_VTC|Equal7~1_combout  & ( (\VGA_VTC|Equal4~2_combout  & ((!\VGA_VTC|Equal6~0_combout ) # ((!\VGA_VTC|Equal6~1_combout  & 
// !\VGA_VTC|Equal5~0_combout )))) ) ) )

	.dataa(!\VGA_VTC|Equal6~1_combout ),
	.datab(!\VGA_VTC|Equal5~0_combout ),
	.datac(!\VGA_VTC|Equal4~2_combout ),
	.datad(!\VGA_VTC|Equal6~0_combout ),
	.datae(!\VGA_VTC|video_on_v~q ),
	.dataf(!\VGA_VTC|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector11~0 .extended_lut = "off";
defparam \VGA_VTC|Selector11~0 .lut_mask = 64'h0F08FFFF00000000;
defparam \VGA_VTC|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N1
dffeas \VGA_VTC|video_on_v (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|video_on_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|video_on_v .is_wysiwyg = "true";
defparam \VGA_VTC|video_on_v .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N19
dffeas \VGA_VTC|l_ctr[6] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\VGA_VTC|Equal7~1_combout ),
	.sload(gnd),
	.ena(\VGA_VTC|l_ctr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|l_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|l_ctr[6] .is_wysiwyg = "true";
defparam \VGA_VTC|l_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \PIXEL_GEN|Add1~13 (
// Equation(s):
// \PIXEL_GEN|Add1~13_sumout  = SUM(( !\VGA_VTC|p_ctr [8] $ (!\VGA_VTC|l_ctr [2]) ) + ( !VCC ) + ( !VCC ))
// \PIXEL_GEN|Add1~14  = CARRY(( !\VGA_VTC|p_ctr [8] $ (!\VGA_VTC|l_ctr [2]) ) + ( !VCC ) + ( !VCC ))
// \PIXEL_GEN|Add1~15  = SHARE((\VGA_VTC|p_ctr [8] & \VGA_VTC|l_ctr [2]))

	.dataa(gnd),
	.datab(!\VGA_VTC|p_ctr [8]),
	.datac(gnd),
	.datad(!\VGA_VTC|l_ctr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~13_sumout ),
	.cout(\PIXEL_GEN|Add1~14 ),
	.shareout(\PIXEL_GEN|Add1~15 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~13 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~13 .lut_mask = 64'h00000033000033CC;
defparam \PIXEL_GEN|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N3
cyclonev_lcell_comb \PIXEL_GEN|Add1~17 (
// Equation(s):
// \PIXEL_GEN|Add1~17_sumout  = SUM(( !\VGA_VTC|p_ctr [9] $ (!\VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) + ( \PIXEL_GEN|Add1~15  ) + ( \PIXEL_GEN|Add1~14  ))
// \PIXEL_GEN|Add1~18  = CARRY(( !\VGA_VTC|p_ctr [9] $ (!\VGA_VTC|l_ctr[3]~DUPLICATE_q ) ) + ( \PIXEL_GEN|Add1~15  ) + ( \PIXEL_GEN|Add1~14  ))
// \PIXEL_GEN|Add1~19  = SHARE((\VGA_VTC|p_ctr [9] & \VGA_VTC|l_ctr[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [9]),
	.datad(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~14 ),
	.sharein(\PIXEL_GEN|Add1~15 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~17_sumout ),
	.cout(\PIXEL_GEN|Add1~18 ),
	.shareout(\PIXEL_GEN|Add1~19 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~17 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \PIXEL_GEN|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \PIXEL_GEN|Add1~21 (
// Equation(s):
// \PIXEL_GEN|Add1~21_sumout  = SUM(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|p_ctr [10] $ (\VGA_VTC|l_ctr [2])) ) + ( \PIXEL_GEN|Add1~19  ) + ( \PIXEL_GEN|Add1~18  ))
// \PIXEL_GEN|Add1~22  = CARRY(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|p_ctr [10] $ (\VGA_VTC|l_ctr [2])) ) + ( \PIXEL_GEN|Add1~19  ) + ( \PIXEL_GEN|Add1~18  ))
// \PIXEL_GEN|Add1~23  = SHARE((!\VGA_VTC|l_ctr [4] & (\VGA_VTC|p_ctr [10] & \VGA_VTC|l_ctr [2])) # (\VGA_VTC|l_ctr [4] & ((\VGA_VTC|l_ctr [2]) # (\VGA_VTC|p_ctr [10]))))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [4]),
	.datac(!\VGA_VTC|p_ctr [10]),
	.datad(!\VGA_VTC|l_ctr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~18 ),
	.sharein(\PIXEL_GEN|Add1~19 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~21_sumout ),
	.cout(\PIXEL_GEN|Add1~22 ),
	.shareout(\PIXEL_GEN|Add1~23 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~21 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~21 .lut_mask = 64'h0000033F00003CC3;
defparam \PIXEL_GEN|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \PIXEL_GEN|Add1~25 (
// Equation(s):
// \PIXEL_GEN|Add1~25_sumout  = SUM(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|p_ctr [11] $ (\VGA_VTC|l_ctr[3]~DUPLICATE_q )) ) + ( \PIXEL_GEN|Add1~23  ) + ( \PIXEL_GEN|Add1~22  ))
// \PIXEL_GEN|Add1~26  = CARRY(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|p_ctr [11] $ (\VGA_VTC|l_ctr[3]~DUPLICATE_q )) ) + ( \PIXEL_GEN|Add1~23  ) + ( \PIXEL_GEN|Add1~22  ))
// \PIXEL_GEN|Add1~27  = SHARE((!\VGA_VTC|l_ctr [5] & (\VGA_VTC|p_ctr [11] & \VGA_VTC|l_ctr[3]~DUPLICATE_q )) # (\VGA_VTC|l_ctr [5] & ((\VGA_VTC|l_ctr[3]~DUPLICATE_q ) # (\VGA_VTC|p_ctr [11]))))

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(!\VGA_VTC|p_ctr [11]),
	.datad(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~22 ),
	.sharein(\PIXEL_GEN|Add1~23 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~25_sumout ),
	.cout(\PIXEL_GEN|Add1~26 ),
	.shareout(\PIXEL_GEN|Add1~27 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~25 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \PIXEL_GEN|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \PIXEL_GEN|Add1~29 (
// Equation(s):
// \PIXEL_GEN|Add1~29_sumout  = SUM(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|l_ctr [6]) ) + ( \PIXEL_GEN|Add1~27  ) + ( \PIXEL_GEN|Add1~26  ))
// \PIXEL_GEN|Add1~30  = CARRY(( !\VGA_VTC|l_ctr [4] $ (!\VGA_VTC|l_ctr [6]) ) + ( \PIXEL_GEN|Add1~27  ) + ( \PIXEL_GEN|Add1~26  ))
// \PIXEL_GEN|Add1~31  = SHARE((\VGA_VTC|l_ctr [4] & \VGA_VTC|l_ctr [6]))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr [4]),
	.datac(!\VGA_VTC|l_ctr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~26 ),
	.sharein(\PIXEL_GEN|Add1~27 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~29_sumout ),
	.cout(\PIXEL_GEN|Add1~30 ),
	.shareout(\PIXEL_GEN|Add1~31 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~29 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~29 .lut_mask = 64'h0000030300003C3C;
defparam \PIXEL_GEN|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N15
cyclonev_lcell_comb \PIXEL_GEN|Add1~33 (
// Equation(s):
// \PIXEL_GEN|Add1~33_sumout  = SUM(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~31  ) + ( \PIXEL_GEN|Add1~30  ))
// \PIXEL_GEN|Add1~34  = CARRY(( !\VGA_VTC|l_ctr [5] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~31  ) + ( \PIXEL_GEN|Add1~30  ))
// \PIXEL_GEN|Add1~35  = SHARE((\VGA_VTC|l_ctr [5] & \VGA_VTC|l_ctr [7]))

	.dataa(!\VGA_VTC|l_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_VTC|l_ctr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~30 ),
	.sharein(\PIXEL_GEN|Add1~31 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~33_sumout ),
	.cout(\PIXEL_GEN|Add1~34 ),
	.shareout(\PIXEL_GEN|Add1~35 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~33 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~33 .lut_mask = 64'h00000055000055AA;
defparam \PIXEL_GEN|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \PIXEL_GEN|Add1~37 (
// Equation(s):
// \PIXEL_GEN|Add1~37_sumout  = SUM(( !\VGA_VTC|l_ctr[6]~DUPLICATE_q  $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~35  ) + ( \PIXEL_GEN|Add1~34  ))
// \PIXEL_GEN|Add1~38  = CARRY(( !\VGA_VTC|l_ctr[6]~DUPLICATE_q  $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~35  ) + ( \PIXEL_GEN|Add1~34  ))
// \PIXEL_GEN|Add1~39  = SHARE((\VGA_VTC|l_ctr[6]~DUPLICATE_q  & \VGA_VTC|l_ctr [8]))

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.datac(!\VGA_VTC|l_ctr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~34 ),
	.sharein(\PIXEL_GEN|Add1~35 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~37_sumout ),
	.cout(\PIXEL_GEN|Add1~38 ),
	.shareout(\PIXEL_GEN|Add1~39 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~37 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \PIXEL_GEN|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N21
cyclonev_lcell_comb \PIXEL_GEN|Add1~5 (
// Equation(s):
// \PIXEL_GEN|Add1~5_sumout  = SUM(( !\VGA_VTC|l_ctr [9] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~39  ) + ( \PIXEL_GEN|Add1~38  ))
// \PIXEL_GEN|Add1~6  = CARRY(( !\VGA_VTC|l_ctr [9] $ (!\VGA_VTC|l_ctr [7]) ) + ( \PIXEL_GEN|Add1~39  ) + ( \PIXEL_GEN|Add1~38  ))
// \PIXEL_GEN|Add1~7  = SHARE((\VGA_VTC|l_ctr [9] & \VGA_VTC|l_ctr [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [9]),
	.datad(!\VGA_VTC|l_ctr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~38 ),
	.sharein(\PIXEL_GEN|Add1~39 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~5_sumout ),
	.cout(\PIXEL_GEN|Add1~6 ),
	.shareout(\PIXEL_GEN|Add1~7 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~5 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~5 .lut_mask = 64'h0000000F00000FF0;
defparam \PIXEL_GEN|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \PIXEL_GEN|Add1~9 (
// Equation(s):
// \PIXEL_GEN|Add1~9_sumout  = SUM(( !\VGA_VTC|l_ctr [10] $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~7  ) + ( \PIXEL_GEN|Add1~6  ))
// \PIXEL_GEN|Add1~10  = CARRY(( !\VGA_VTC|l_ctr [10] $ (!\VGA_VTC|l_ctr [8]) ) + ( \PIXEL_GEN|Add1~7  ) + ( \PIXEL_GEN|Add1~6  ))
// \PIXEL_GEN|Add1~11  = SHARE((\VGA_VTC|l_ctr [10] & \VGA_VTC|l_ctr [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [10]),
	.datad(!\VGA_VTC|l_ctr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~6 ),
	.sharein(\PIXEL_GEN|Add1~7 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~9_sumout ),
	.cout(\PIXEL_GEN|Add1~10 ),
	.shareout(\PIXEL_GEN|Add1~11 ));
// synopsys translate_off
defparam \PIXEL_GEN|Add1~9 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \PIXEL_GEN|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N27
cyclonev_lcell_comb \PIXEL_GEN|Add1~1 (
// Equation(s):
// \PIXEL_GEN|Add1~1_sumout  = SUM(( !\VGA_VTC|l_ctr [11] $ (!\VGA_VTC|l_ctr [9]) ) + ( \PIXEL_GEN|Add1~11  ) + ( \PIXEL_GEN|Add1~10  ))

	.dataa(!\VGA_VTC|l_ctr [11]),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|Add1~10 ),
	.sharein(\PIXEL_GEN|Add1~11 ),
	.combout(),
	.sumout(\PIXEL_GEN|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|Add1~1 .extended_lut = "off";
defparam \PIXEL_GEN|Add1~1 .lut_mask = 64'h0000000000005A5A;
defparam \PIXEL_GEN|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y9_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PIXEL_GEN|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N37
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PIXEL_GEN|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0000000055FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h0F0F0F0F5A5A5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFFFF0000FFFFC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFF3F3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1111333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h3030303030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hFFFF000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h00005555FFFF5555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0020000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h00000000030F030F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF00808FDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0002CCCE0000CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000000001313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h01010101EFEFEFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0010000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h000E000E11FF11FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h444444440C000C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000220022;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .lut_mask = 64'h0000000002220222;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .lut_mask = 64'h00110011FFEEFFCE;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .lut_mask = 64'h5555555555565554;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 64'h11EE11EE11EE11CE;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 64'h55AA55AA55AA558A;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N11
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 64'h0000FFFF0001FFCE;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0101010100000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000011110000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .lut_mask = 64'h3737FFFF3333FFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N1
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N4
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N7
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N10
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N13
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N15
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N40
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N37
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N34
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N31
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N28
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N22
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N19
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N16
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000002020202;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N4
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h0404040707070407;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h3535353535353535;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N29
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h330F330F330F330F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h505050505F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000FF00FF00;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h000000000000F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h3333331B33333311;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h1100110000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h54545454505C505C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0001000110111011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h5F5F5F5F5F5FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h5555333355553333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N13
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h70007000F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N45
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N47
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0000000002020202;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14])) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .lut_mask = 64'h2020000020200000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3] = ( !\PIXEL_GEN|Add1~9_sumout  & ( (!\PIXEL_GEN|Add1~5_sumout  & !\PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .lut_mask = 64'hA0A0A0A000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .lut_mask = 64'h8888888800000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "D3F96C682D008D83FCF0A070667BFF33B0C37BC148310000FFFF3B93919F348248000112B45CF3898FAADD792D00D2804CCEC9B5477BFF557AFF55671A130000FFFF3A86D7A3246AC800418F0E0A40C238DC613A7B011B44C7B7D449375BFF0131C2B5D6DEB30000FFFF6A84700EBE0010000189CA5E5B46AE31433A7B017248CD01BFCC77BBFFE1829F2A2753430000FFFFEA5A677B9F0A002C012978B4560D6F2F983AC200AE71039E2D8E04ABFFFF26924FEB33470000FFFFED67A9502A2000434125D97E2AE15BF4803AC200B28B30F00E319AABFFFF7EB65BF03F470000FFFFD626E340C68910C0C19577F51F00A3877F3AC200F8DC5C3B22811B8BFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "323CD5B4E0770000FFFFC5626A0C10231100070C2547DE41F0B5B73AC200984E7C3DEC81EC93FFFF73D830EF62770000FFFFA7B2C6982E40B1D2000DCBD90C8F56104B34BD00E5283EFE71186AE2FF00EB8881240FF70000FFFF8A682EE01E2100C0470E167E7FFEF21B8E34B283FF536FBE2EDACEFBF880C30AF508419F0000FFFF742098F628106A1138340201875591247E86CA5C4F77EFFFFF1EFC4166E544DCB6EA4E580000FFFF42BCE4DC66202778D10506018655B6080184CA9A835EFFFFFF0887E0478F22CA70DE708C0000FFFF425E7C05759810A4940E2940C443BFCFF484EE77308EFEFFFF59E137B3D399504F17308C0000FFFF729901B654E5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "AAB503311D83E3F11BA30044E342B0E3FFFFFFE28C1FF24ECC15522AF9CC0000FFFFF1C1F820050064C402308E019010A72F9736D15B60C57FFFFF31CBA4D1DF4EDB4EF409CD0000FFFFF1CD3186565075C1ED248940882FAA9C6CB6FFB6E0F53FFFFFFD891687824CDB63A80DC90000FFFFC174E30D94CB320238690B4CC4C8F4C059749C24C0F18FFFFFA79EE18E5791EE48FB10D90000FFFFC16338E44164812A6599020864D549006C94A74501A6C3FFFF981B2B412F5D03BEFAFCFB0000FFFF4380C17B1C0007387EA01F0268B1D02445B04142008C7CFFFFDFB48D4DE504B10283ADFB0000FFFF0291543B2011F9FEBDF209C12C03B76D421EDFCD009D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "9CFFFF65169D1D864670443CD9BA0000FFFF083E506A69E39FEBAC8304C91F26962101C5D24D0033A70FFCF5034480F013C2F761F8AA0000FFFF29F8A12AB61D8487DF8223489FA3AE6C002D35C600B2B70FFCD2976870A7C5354D6679AA8000FFFF26F202CF59A09541A4868668408A240C4E86D8470F417B0FFCEE4F1E7C14813750F798A88000FFFF25B1A0077EC7155DCEC101E580440F80CFF34B800F493B0FFC828B3F78B802E0A99B18A88000FFFF07BA4A70DA446AF6BD9825E18D0E3281CBA88E033F42F50FFCFE18CF079A640D3743D0A88000FFFF1F9F5F1E03B081B08E84C4E14F87A6C94A9373AB3F72150FFC26906D0FFC410C987836A88000";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .lut_mask = 64'h0000000004040404;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout  = ( \PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & !\PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 .lut_mask = 64'h0000000050505050;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "60C8C18DC60F8BD943373E0F48EB7B29E158B3F0000539F1C5A9A8E2A0F12980371141B914B644FFE80041FFB9CE92EA122C8FFF0C147E19AC16F3F00061B580DF8FA57AE2B4F2E8561811F6938C357C13661EB355DD093D445492FF0E1EA6B7945F0000C33A8D0478B67838FA42F814D40B39FA3BA6CD5FA5F5325AF30228876ADD0EFCF180C4F2E8E08000C3AE70ACF97A04DD0F5D738E4009014B115DBC7AA0F67B06472415BD80B59FFC706135ABD3F4F000C3D60622BDF74454FDBD3C831041860023A1F0DC07979B1CE37E024022AE87F0327E65EE95CC9BE1C08C91E447EACFAA1A1A80321484209032EF601024C601785571955699486C3FCCF84DEE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "F40744F285C731D38739C8A3B025B4D87068B715C7CFE5B6429F2E3B5DCD318B24643B7FFF16E1BD9E97056AD190BFFEF07DD7FD842FDC30E54C136C1917FE135D523068A8978C29C5E2ACC45E76153A44ACB1F0D2152DA2BCE6F8B57808FC1E4AA954D595E969D76DBAFC7ACA6F0C623AF6F24397A4E8F85353BEB0A9FE1EC5B77591613307ED7F820873418A21E307BBC19BFA85419096B852D6A6F96BB993C960904329D4CC8DF37CD872F9E30780F64152B2FB4EDE023FE6BC6A387081141843EF59ED8D34CFD0B48E23F418230659A61885BB7468D7635652032684FF837CD2D650CCE01C7A09FBC36B4F0ADEE8E3FEB0400B91C3ADEA0BB61538FC8722";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "D58E22A7C091FFC4DFF1A3C9C1EA194D379813059A251D9D72A704A292145FFC774FA55347FDA3B1169415738DF9D798A21BEC2CD8138E140936B86EF6864285D061B650FCE52A6D4DBB8141CFFFBC2F900DBC5D12261DFAD3F5700B433DBA571D54E76200CCBB52AAF1BC800FFC616225C247C73FFFB61C549B9F03DEB21740EFFBF017A0B985E13B614FE2B7F7F0FE8C88C2E35677DB104C3BD87BFF5F60A1BAF42848F5A89BAEC1C507670BE4BE27DE7A0070FE27FDE9A01F9AE0121B9D78354A5B8CF80FBA8346FC482AFCE6319F6C7C0087F1F18061A720F03A1EB0180C000A5038719CB5CF0349DC0667E7F6F5B93048879EAA94A33AFF0F235911B64A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "25E5B905E1015002000024283760686017B520067FFFF8BD6C20CA4E2E19A21F9CED6C1FED3978985837FDC0EE3581F01CC80ECF30FF19D72774519FE3381F6AD6EE32AE62B1F7942DC513E0D3FF4A125940A7BD6F814900E846E671DCFF871C0818C003523DE73570D872AF8588AF419AE05B013A5C8CC1CE2059BDD7A3F881160251F5E3064C97813DDB4500842C82D29D063FAB608B06FA5624E0CF862C110C2A78413043C40C0E84ABFA63125D3C51B28037EB6846136BFBEF77E78FEFE1B7F34DDFE36EF1300951303C7FCDB01600C6ED9E578371BB11938027EFDA5910D2187E631AEFFD942B530AC3FE26C84E9A56FE5D78037500816295FED7C38570";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .lut_mask = 64'h0404040400000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout  = ( !\PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & !\PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 .lut_mask = 64'h5500550000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "F055BBBF69EA6001D1FD3511011CFDD100C329853948A36EAC80B14A51D6F2637A627B0FE0FFD8EFFC2475913008E1613955EF54D8187796C0BDC632146C310FE00F668531357336B7A5DCFF95B4EC81F4FF5A1C867038822CCB68494F886E1A40E0F0176FC6556F60A1836157B77AD577ED249904C5767DEE95F1121DF9B83A01FC4C7E9F7C00014C18B9117AA1E3955FD247BEF978B9CF35E3CB7C241558E3F1FCCB385E0E987701A4174234C90001003CEB16D8A4683F598AE3BD41C278DE9846AA082585F3DBFFFE7AFCDE012B87050CD874ED2300018A081E6E38654DC75A9FC3E2FE553D9914F1D00015C88E7CFFFF808CECC0179E1F28B058839D0001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "449304A436F8A1BD6FC9799BEDC4F66710B36000144AB36CFFFFCC5A25AC1AC81EEA6A2FCF91000029547D99DF3EC8724FDA73E364E94C0D17317800565C55FCFFFF5E7BF58114F0B2E3F96DED9500000E72A8295F514CC2F3D150B1EA688FB19DDAB1C013894FFFFFFE7F72B914033C53D055AFC1FE00000120480BB746262183DA8379FB77DF710F7180C00AEA1644FFFF40FF6A61AF4F5C47FC6041F10000A2C4424A3FC3FE19C195C05FF1B55E5AC2F1B08007761C977FFF9FA1A46F12637036B6318626000193FA92BB5AC318049326FDE373178AFA5572C080157340FAFEFF6CD096285466F41EACC94CFB0001B091A236D80BC68AE0AB76C9658116B4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "3CB444C01F7F5F62FFFF9712D1172F57FD8F664F38CC00000BE1A079791773C287FA0897F604E09F5E1D0400107F32D0FFFFBFA72207037DD06F9A265B570000F582401E0C196590E2867E4D4CD42937D55836031BFB63A8FFFFC83E62B5EC3D0AACB720119F0000B102005B4F66E3C9061ADA57A1074859EE7E5C075380B913FFFFABBB1949AAF991938D671CA800002D7000EC4FE164384504B741BC240A834619590F77E1D9D7FFFF3C05DECD350F418D3220E6FD8001141040CB0175254E4637166D00ADBD1A560CE00BA133FDBDFFFF616CCDDEB58D3751AA17D03D9821C3C07112F1CB68F4043EE4EAE554C73EB2F47C0FDE83B7F677FD575AAB240AC6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "C7F1D21BE33F21E642A041D97DBCDF8004A0C0A4A82F88B143CFC2A5361B7FFD164F38B867660007FFFFF06D55AD396D6100007D6D9717C6C435AA86E0D9BBB992C7A1F3D56B7EDF0F56920068F50000FFFFF126B6D1C0EB0080110CFD4BFF96E2C214C0ECCDA22ADD20F1E3555B7FBA86ADEBD8B6F40000FFFF2FA81F46D182E1443196A9027F7DD7DC8CB76C009EA581194DC29D497F82209255D08FF40000FFFF2E95039B8CB2400201C639CAFF1DC88163386C7076C3D207DC8219F0FFC9A56FD37246040000FFFFAE8BD53C002A888100FAAE46FF46CB3053316C8E9C998A0C9DA763C2FFE355FFBE594A400000FFFFAD498B2A009C46000082F271FC61";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout  = ( !\PIXEL_GEN|Add1~1_sumout  & ( \PIXEL_GEN|Add1~9_sumout  & ( !\PIXEL_GEN|Add1~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|Add1~1_sumout ),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "D389E9FF07770C09EFD9FCCFAA4FB5B8D70FC8FE45514D39E6200E9F99E3E4C2F0A3BF0710C3086ACE7535CCAFB5968644FDF8497E7FFB70C9FB35A4BD19E83F45C73733987BA40AF0C2D70CE283E9689F7561061E0B8AC2D129CEAD0F62A7DB66C50D93D1F72662A406EC6C87C6EC5DBE63C3FD5D92EB046EE28FC97E188B455F93E1DA4725AF787EA710967485F3164A70FFFF27B28698185C23365F861A240272583C4694380DFEE3AFC5874F17E720A2DAFA9342A6D4919F1A806FC3088244FC6072B179475CA4F578BC498A1E14CEB7AAD341619FE630627DC77BAA789CCEA905375014168148EA81AB524307819FA83D53CC22200A988BEFC02C55EC39";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "7F85D7CC30852003644181DAB38121AAC663649419AD52C72332A091584426871D38F508F2D0F812C8634E00B25BC3B874DB02D0500E153A36C2F181D983160658065F6EFC8C264C0E340157EBAE961D945A68E0E16AF3FD22C4CAA2E0A0010842BF55C8BABA8112C6AEDED7A072C7A4B9AD1C339F70F068E0BE685C514EC3FF546A6BB13C399DD132862FAB8534B799F2BE00C1C07D8B9B790B8B3A67CE6BD6BA26FE1802D9C359445B8B4008571908CE668323F25A03826F7F439BF2798342EDA133086AD9738F14A03DDCC1CB3F789472601397D3F73056770CC72A08CB7037444A8E032C933D676159E639B041962411671A8339FFE7EFB4B9EA5C0244D3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "322A3C5B4630A719488936C4BE94A6A5B6D8477122D424ACDABCE7B8A14171FEA68A85A7850641F2F966E61BF21B1CEFF7FAFE98B5F806B6922131C9B2EF6BA1FBCE1B4D9CD881B915E64489E620841589EA7E238FD56DDB61C6050129FAD28AEF9E13F0B288B97277BF7E095B79EE3E2431929CFABFAA93DACEB5238E8BB5978BF8DB257B474F1561AE70623A6E612450E7FFDC8C297D032789D8CD9DC9A14140E89D1EBDB0C956B0C5EF1FA79F833702D90C2C2B1E8524B303EC2AF08D5AC4A7F8E84A030C0CDECE067D33B065DA7D527D804E17CE645683736CBC118AEB785035A11C965FC97AFF70BF7DF82750441D77F6A4D72103BD26A3192B999B7872";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "D091C19E1068ADAC343FE395788B86359BDA9B15D6EFC03DC6636E67A9F5F3371B522FA3CFBF80C63E255D8214A3ECFB00DDD7A476D63727E26BDD87D1B0F6567E1CE3BFBB1CE470078D01DA2BFE6C40A82C901D1636BE3D348F5A4CF1147297BDCA626F9926810CAB93E2EFC1853C9C80F57F5F51D5ECFA0C27D05009CE9C79EF25B16F46187CD660C104116E57D62CA91F7DCC6C61A17880DF6C9BD448CBCCFAF76688094884F4123BA77B59A34512BB350F968F18B45263F2312BAB74CB27808FA7588E21AC8DA8AFF9F86AA97B8A3FD9E8460E2AA5EA8F9A06C14BF7290E6922634DDFFBCDCD0011655FA0C3C02FD7C368084A1495251A5B766A814581E0";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h404370734C4F7C7F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000000100000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .lut_mask = 64'h0000000C0000000C;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  = ( !\PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & \PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .lut_mask = 64'h0505050500000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "7C51D79826D06D1F7651CAB90CC8EC1AFD5970198000033A86E200003FC0436B01A45CD1D2416B27F2600EBCE7DF7EFFD1B1F911110B4C8851C14D8B180037370E50000000003F277B3AF0527BEA8237D0B1375F6C8D050627F2487D75415250545708C700008C576DA7000000002A51206D6ED7607661AECA4501105A110452906A9F66AB36441611F2808F0000DD0CF5AE000003C007964EE881E915DF437DF7FDC3C35C8564B5BCD747E99CBB6743E1DAC000000083B75B35000002E0847509910BCA2345DE7F3E750E043E4F2BC1262F8CFCE8CC9DBD60FB8C000000530F67F9F000F1791547C971D783B7CC2962F9F2D5D5859EB86785E8A7A61F3A79F9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "C07474004002C043442D700090181B14893F4AA46CF0B2B773E359F22934FF7F9CE02BFD48AA15ED210E8C00C0C39D138D82F00060062D01B7E708F19E4F4AB297F1663226D3A52B7878038ED67CE9AF4148E9F8C1C3007723EEA800000059660DF5C697D91D8C495F958FEAC1CE7808F9005D6C0AA92EDBC4015610E307B89728CA1701F830A7ADC1790739E921046A104D2E74ED9B5DC7A406130FB44E99E0D50179E1136AD20379CE0701F068D440A7ED7BA7D237B36724343A2EF69F9C645C970B7715F127E18A51D78D2D77DBD4748FDC30C0533386A37F952D996F0868C23D6E4FD88F2EC75D24A1FE600179501479648D1D658AF9C60FFA088169FE80";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "0BB7584EBC8990FF534FE10DB045D3A373A7F9625402FFFC13AC2D193C42437ECF3C300400664C87F1E66EFB794CE4572CA47AF8F6388A6BF2C75F2A3C0D0E1887F62340F321B33A12248BE403704EE28FE4CAEE168862E5D122729CEFC27794FB454A1DAC955A011DE217DC655B1D768F22DF80009A3F0031C95C9F50FC6D3D99BABD6A0071CB1E0687119AED5D460325E2033242E389E8F00DA6614122503105DBE30713371CEC0DFF991CA1F8CC1C7EDCCD612E0D0A7600E4A4FCBB304D82B94C1B2082A10AD8B181DE0531FBC86D513BAB4510D7B61B69F2F489725A77D4358780DA856DBFB76AFE8A615172140F8F94CE05E738FB4758BAFCC4012DCA91";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "13587EE65396E57469FF42122FC85F35033B983ECA640CC7EBD69B20436F1D6A711194D23D4FE5481D9ECE99332B9B406CA3F1AAE9A7DFDAB63865AC3A4100156A44205000A42A5FE843E52EA505024E78A3337739E268F4AC637A7154DDD02C00C855CC269C191CAF26EB10023756D318AED3FE78A8DA4EEEA10980067D16B873FC9A093D2E907D06C00612891225FF04B0E7E057E7E4A21144A448F80A7AC7D0A356337FDF6569B9BFA296BC2C58CAB99308F5401915D63C628003349C69580C7740B0F28803173B5544D04784D4543F761BD103BF3CF050D39FFB25E1A558014538061544B4F3BD3939EF17650C95F00A0A876313F134A8B4AFE513282E4E";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout 
// )) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .lut_mask = 64'h0000000001010101;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout  = ( \PIXEL_GEN|Add1~9_sumout  & ( (\PIXEL_GEN|Add1~5_sumout  & \PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .lut_mask = 64'h0000000000550055;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13]) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .lut_mask = 64'h0000000044440000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout  = ( \PIXEL_GEN|Add1~1_sumout  & ( !\PIXEL_GEN|Add1~9_sumout  & ( !\PIXEL_GEN|Add1~5_sumout  ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|Add1~1_sumout ),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .lut_mask = 64'h0000AAAA00000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .lut_mask = 64'h5050505000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "1AFFFFFC8B0EC3E0C1AEB0000056BBFBA3CE7295F012E00C763794ABFFF0F1F99FBFF8404C0300083FFFFFF74A0C0000DEC64000001F14FCAF9225D798FC81C1EC765D57FFE112C80000000280031000C200000146300000F5FD16F70C0A4395FC66CCF53818374094EAC5D7FFFD100E0000C310047F7F8DC000801E7DFFD555B185C608EE1E76EC7C63602F61205ECCEFDE52731FEFB1397FFFCC17F7C78338E0000007A8E1FFFF2DE1D70C00C8FC5F1FD120586F5320181FE379FB3FFFFE17BFFFD8F38DCFC75A3000001D31407FFF47B1710C00A6A5903CDCCE04DD902061C2E6E1FFFFFFA175A3FFB02182FFC39A780E1C132A800000C52C5100E131BE35";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "2EDCEEC58E78E8EEE5C598FFFFF904B580FFE0F96EE7C7F858FF7E361B6C0000406D62004773F6621C128EDDE3EC3F450CA002BFFFF8BED78000019F05E7ECE8B803F02C2AAC000042FC6530B27153760C643890D7463CE4C2D3A09FFFFC7CF3477E4B7619F4E4E49803C0A0657C000020B25300F1F1723387207AA9482549039DB6E97FFFF87FFDC77E05AC0EF7FFB2BC03A13632B8000051B2D58E093D52CF4778B31984411531765EC3B7FFFE34BDBBFF88BF0683FCF7FEC3C251203A0000994E578C56A0C67944F950BFBDA016B00D826BEBFF40489D2BFFD43B5CEEFFEEFEFFB480385D000008B39560DEF84C9C9E622338D082075000CA630FFEED5F75";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "2B0022383A1FFFA67ECB5188042E8000E957255161F1042E14CEE71BB2FD17703058165FFCF9860AFFF038703955FFEFEE0213C0641780006123096B2CB80F69506CF2AEFECE2E3160B10F6CF2C1EFE83FFC857C1EFA7CA8BE40AD78E00DF00069319EABB38152C3AA1EA79CFF2FA39000F8B1600259DFC13FFD06FE6C5E1C7E44F1CC000002C001CCDC5318C06B3FCE5B03CF538E30227002C09C13F4013E22AC5947FCC39AEEFE64E098010001A8010C245C6C8397ED96E0E50BF9603FF52807991AA09C71378BACF003F0C3E555AAFCE928000000B431840060DD5783785310608F056678354CBCD0C75975013A40FCFC09FCC3E67FC1D7F2780000009E33";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "069363D01DEFAE53F0005CC0FE631917D357E34EDC800B80185809FCC3E31FDF5275F0000000C897005EA312677F001E03066538FC04AEA322340350AAE02C935B7A0DFFC3F5AFC1D245800000009582006F4F141E76425555702E61770828427D6FB34358A77D2321EA8FFFE3EEC7B0F777040000000880001E6418BB5FE3D4A273A3974B1D66C17536F28A361AFD00DAB2BFFFE3EF6C9AFA1C000000000712006D83EF6677B36C496079B3BD442381687AEB381CC2F35D73A5BBFFF3FFB2EED97C0000000022860018C7F6FED7BF80EE8535D5720431F2382C743818FA161C8F2433FFF1FFD994EB880000000021F2020E31EFBF5A3C443D12F03B4414AAFE";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "B3B0956956685ABFDE11BD9C0D21E6B0DC073FFFFFFFFF5BF8800000000000A9E85893467F07196FEB3E707C093417E1C77EB3FC0308EE080A630F7BFFFFFF01F140000000000064E84AB0D77F0B47467DA8585DB87DB7E4D5955BF75FC717B01546FFFFFFFFFB0EF32800000000409CD6A820C39E621DAD4644B99530399D89D4475D57EB7942093132FFFFFFFFFBBFCCB0000000001B3DC140C0CF01E5D7D97DB659401234F69F279E2A8E47BCC10AE1DFFFFFFFFFEF8FD9B00000000005A1C939081F878BBD496BBC63E39B42A0239A7AEA3F0FF98C00208D8FFFFFFF5D57D08000000000085F0FBCB00F95F070C93ED052F50CD62CA2E693BD068EC0D3F0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "4A0707FFFFFE2BC7EB00000000001CB08E3E6001FD00C75FBDFA861CF42BB81A5943396E3CA43B30C4298FFFFFFE4487AB98000000005B3338FF4C06528E02909FEB0382B10A1740E95D9D3EE6A50631CAC1FFFFFFFEECD128F4C00000005B3D3DFEFE43888C3B305FDD83D6AA00566A9F801D805552EDA59F87BE1FFFFD515C26FC300000006DA4B6FC0F0118005CBEBD798287A6ED86C48BAEF3C8370710601D23AC3F1FF9F16D72FE380000008FC1B9FA2205173C8EEF6BA7B32FE804BDE3E8329E3299F19BA09B097B3F3FFC833B7AFE480000018982B2F8010DD13C280EE89D9BE1F39E0BC7404371F9E001B38180115BBF6CEA8333CEFF240000055082";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "B4FEC9D1A9A771733CFFF04A928FF383C5889E756203BD00200C58FFCCDC063DC2FFF20000CFA0823CFCA7AA341AABCA0826E65A79EDFB8DC6BA8B260A0E9830202603FFD86DCE1DAECFF800008F81835CE0FC483AE118F42B7E59BAC5B96727F79A93911DFEE303287531FFFCB1F315B3CFF80001E3B701F7D8F8001BFFEAF21F3ECF387EFA520DCF065E261F3EBD4318BE8233CED0731D9BCFCE4000E41F0143C4D4805FFC05031B1E38FC35FB3D1D79193364DF9DB55138FC463F9FA03217FBFFFD00004A3E0117C897008FFC94952CE8F1A9AE98D18A81365930FDE7EA8C7000265FCC910001EBFFFF5004881C01D948400005BEA0A6CFAE569D9738C695";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "52D02188E0724AE070004A3DBC5000C21BFBFF8811D80007D3E5B80004F8E7620B5B3CB3825B5A9CD5505345401E0FDC008019E3F29C00A90FFB7FE6173000077EE0F00000B9CDDB26059D8415442274C1BF0A1B400136BE03C00C8E502E0C5CFFFB7F633AFC00000315700002A1C81076C8590CD7D9521B6AF28ABF7800AFFA87C0A22C200F0C317FFFFFA11C9E01E0EC28E0000112A2ED4F0F862EC2304D9B768D89F8000061B88F83703A391F8C545F9FFFDE1B1BC7F0CD01A00003D647CB95FC79B91FB8D7C1A8595201007F18A08F071885591CCC34500083F26A2DE7F0AF13A0000A4C7DF306727067310C84E9E2256A4300EFCB348E07BBC76217DC31";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "D839100388059A7FECFEC00007143FB1E2400000000030501FEEF051BFFDF44225016BC503816E7F998566030800382FE3F8700003FF3F91B690000000000080BFDE907BFFCF62022E009A14D501FF3F00BC0B002C09280F75BC7C0001FF3343DD10000000001316FFD82827FF134BF0B4009970BFC13F9EB3330F0024143503E8B0F003007F335379C8000000001862FFF43C27FFE25A0E38013DDE99C87FCE13588030320330004FCFE003801E733FB0C00000000103C17FE03749FFFDE2EA2001773FB6884E6E02F14238398926012160F80FC0003366EF40000000385DFBBFF8BEDBFFF7D80440001015E50183EC20EC103F29A5B20146674FC0F00032E8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "C55000E00182CFFDDFEE8ADFFE67F277383500AFCE415DCA46BE1037F1812802970FE1C0FEE0439D8BC00000385CF33ECFF285BFBB3FF126F45E07B69287EF0D6F7E040FD86920445200C63FF180C3C629E000004106F26E67F283FFFFBFF0CBE254045D82A3F48D2FFE01801C510C0C76001FC10018E385E1F2001C6CE0E06FBBFA856F3BFFC0675EA4043D1EA0E4EFB7FE00A01E010458F30000E47007E783D2A3004127E80078DDF8A53FEFFFC306875887712E23F30F1FFE00200E011C3BDB00001CC377C5C128E30C14C0FC0C7A6AFC983EB7FFC3109EC88662E422F8E07FFE000C047110C7F9000000FC1F05000161E02381FC0C7FF77E53139FFFC30C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "70541442D369FC972FFE000510D108EFF90000000F0287000072177D01F80C5F7BBC538EFFFFE200F72984C9FD59EF1227FE00000159191FCD00000100FC7F000300B7FF03F81CFF7C1E07C9FFFFF4C0A4FB1F9D0C8FE9449BFE0000124F1ABFEDA00000001B83001FF3207FF0001CFF3CACA797FFFFF140B23FF3D9AF67742C84FE000099E79CFFFD8000000007D6D83088FC00E0003DFF3E67506FFFFFA08010FF88BDC283D27B06FF00000E57B8FFFC80000000036D6C8C093D00E0007BFFB7A8D687FFFFC00018AE9472FDF7D0BF087E00001D038539FEC0000000001400C0073FFC0E0073EFCFD9BA07FFFFC430395F812E60D710B7205E00002D01093C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "FEC040000000000200001FFC0F8033EFFFEB7807FFFFF83F049D4F4CD062C9C2904E0000380497BEFE400000000018000002C0300F0023FFFF772003FFFFA3FFEFE7C2C7251CFF7E31640000780F6FFFFFC000000000000000074000030023FFF878400001C007FEE9FFE63D7F31FB40000FFFFFB3E31FFFFF000000000040000004800000F833F7B3F42BBF277C18301FFFDBC000360026FFFC93F35861FFFF3D600000000060000006500000FC32FF4F8AFF7E8002FE7CD3FFF7F71C4FFFFC07C71EDF5FC39FFF3D600000000020000001F07FF87C3EBFFF3286230281F0003EFFE007083FFFC53CE7C7C13FC20FFFBFA00002000070008005E0FFF83C7EBF";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "F2CC6E83C30BA0001AFFF70F02F7FFF9FC7A20019F3103FFFFB0000000000000F00100F8E03CE73EC95C57E2E012B0000F7FFE1F0FF7FFCEFCFAC0023EC000FFFD900000000040040A02E0F0007C053C956625BE200F3001F77FCE8D06FBFFEA7EFAB0037900003FFCB8000000002044B3C3F000E07C1DBF5DEC72367010A000617FF3F89E79FF867FFAB804678B001FFED80000000FE41F3818E7C0E0781DFE7212B9973077A001E39FF1FD51F1FF91FFFAFC0B9F0A2007FFD800000018B59F48E232C04080167D8800DDD9A84EA000DB9F827BE3F5FD1A3FEADE072F120001EEC8000000C837FF00E1E08F01384FFA3000FECF6C1CA007073FC18B8BF5FBFD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "DFE8C71C783000007F58000006A03FFF00017C1DC6FFBAEC2000BF773DCE800403EFE20EA4F6FDFD1CF8C591906400003FEC0001E6035FFBC000C0C20F7FFB3A00000FBF00E88005C3FF30FE9304F9FEECF8F8F714C400000FEC000E401E7FFD208040385B007F401C383FCAED7FA0065F4B01FBBC42F1BE54F8F8F65230000003E8067107FE7FFB52000000803B2A10F03837EEF0F5A007FEA7C1EEBE36FE3FB6F8FE24C12C000030E007503FF87FD9C90400007879FF66000017FE618BA014708915FBBC08E45FA7B8B9AC81EC000030647200E300FF123630000000870107000005FDAAF0A00EFC4E7FFEB642F44FEF38BF8D01C900003011203E3200CFF4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "BA00000000300200000007FCD17CB01CCC16DFFE8F03AFCFD43AD78813C00000003C024C783143E8ED00000000071C0F800037FD51FE10510E4CFFDE8F06A7CF90EBBF02F7C0000003B61B0C3C1DE908C48260000007E2FC600027FBAD0D500D8C1FAFFE8F44C9CF8F38790FBC9060000EA007CF3F59F188B3432000000C021FCE0029F407CFC4C61C6A7F7E8FB184CFA4D0F35D59000001F07AC70F7FFBF510FDAA000000303100780024EE7A1E8A72F1E1DF3E9EF19D03DB0FFABFAE000019C4FF83C7FFFAFEA0FFD4000000E02603C70007E0B537ED5166DD3FBE9E73B0C3F82BFE73D68000FC60079C87FFFB78C4FDE80000078081031CA007C5D0A840DD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "2D965B9E9E73B393FA15F48FEB200EC3F804851BE073D290E77602000F00800807C7A001FA64244A3422079E9E77EB6CF8C5F1DF7D80F8380C458340E073F500E3B80F831C00800000F023CCF9AC8380D8AE173E9C73CFFA7285EBBE3AE44390000600E0707FE800E3FD0B830001400000088C1CFE52E4076FEA17FA9C53DFFD88C5F7BC3D0C180000064420F8358000FFD68D000001420000005079FE66850C4EEC0DFA9C17D7FEF1C5FB5C7CB100038002C0083EE52C007FF74000000100000000C97C8F910A028FE008FA9C1FC7FE73E5F1FC7438000B800000C61F2252007FF1A0000003000000001777CF497640BC54004E9C3FE7FCF9EDA0FE301001F8";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "DA3F9EFEFFFFFF3984FFE0C0200000000C001FEFF800000000000310EC0800B800000006FC6C03F85D3F03FEFFFFFEDB300FC0D06000000006003AFFF000000000000371F5840D300000000071C80FC01CB1DFFEFFFFFC007300C0F0A00000000300226FE8000000000003A4F306007000000001301E7C03F852FFFEFFFFFD4007203C78800000000188446FE8000000000003881D00C5C000000006188FC01FE621FFFEFFFFF26800F204084000000000C0CE4FE8000000000001820C608B8000000003D03F00FFC7B0FFFEFFFFF48E00076018C000000000459F53E8000000000000160E7011400000000123C01FFF9FE9FFFEFFFFC886C000220BE0000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "003B2757F03000000000005404726200000000033F27FFFFBFF75FFEFFFFD10300003E6360000000001E437FF030000000002091E26C8C0000000003628CEF8F9F5214FEFFFF2107800007A7A00000000008C33FE430000000000015D07C8800000000EEA7FE7CFFF7F101FEFFFE4E430000065E0F000000000F823FE010000000000009FC7C1000000001006FFCFC7FD7F787FEFFFC0F210000001655E000000016C92FE400000000000001DC6078000000FF830E7CFC7FB7FB53FEFFFD03010000000E929E0000003D723FE0000000000000008C5CBA000003CC053C7CFC7A07FFA3FEFFE230830000000C7F18E00000DEB3FFC00000000000000090193600";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "002D01F2043FFFF08FBFB1FEFFEC30C300000006D9FA1C0081BF5FDFC0000000000000053942632001D007A0043F9F80DF3F8DFEFFE060C000000014D9FE4BC00167AFD5C00000000000000C2184268032C10D04143F8F867FBFE57EFFD0E0F08000001C7EE3E43F03F7D7D9800000000000000D01898740A40F2040163FC78FFFFFFA3EFF21C0F1800000080F70FF539CFFEB0B800000000000002E19965F6A80EE80081E3BE78F5DFFF53EFE4101A78000001C1EF083E5F3FFE70B800000000000000E72203F2807FF1E800733E30F18FFFC8EFE03008E400000180E7203FEBFFFFAC3800000000000000C9068033069FFBFC00B31E30C7CFFFE46F901009E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "400000100C3E03F19ACFFD77800000000000080D702C163FE2E1FFE00539F31D3CF3FFA2F001003EA000001805BC7F0FE0AF3EB70000000000000809001225B31680FFC00938F31B7CFFFFF0E10700BE3000001805FCFF19800ABFD70000000000000C01008B08008FC007C001387309FCFFFFA86B07000F3800002006E0FFE30000AF220000000000000C01679EC10007C00E80013C3347BCFFFFF41380000F7800002002C0FF6E000014560000000000000C03268E04004BC7BC80073C3FC73EFFFFFA21F0000E5400003000F2F87C0000004E0000000000000C035A408C000387FC00013C3F872EFFFFF140F8003E14000028C2B3F0B80000003700000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "000180F147A8A300FFB8D2000002800C00002D73B9858423601C054E8C5DEBF3F27936F280F800F80000A0E042E94000FFC77070000280080000587C3206EF5F1B06005E8C3C82CE0095A1AC01CC0000000060C011E08000EFC7BE61000280000000B88DF77C3E17CDF8037F80BEF3B0002F4340014600000001000202010100FFFFBA3280010000000D719EFC75B80F8358323E4BBFF73F07F8F40000C300000000800000800000FFFFF11000000000000A60BFFFEEA00205F411C17F80083FFFDFC0000181C0000000B000009C0000FFCF9030018400001C00405FFFFE17BCBF37FD80FE403FE7CFEF00000280C0000000900004520000FF6F400001C60000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "1C23808FFFED303FFFFCF0A77F8079000F460000008060000000000004370000FFF1C88000C200001C070017FF7F880BFFE0FF417F78A70035C98000030030000000680000AEE000F3C638C800C20000000E0031FFFE00003FD03FC378F451032FDA800005001A0000004800000F9000F3EBE56E00470000005C0021FFF944001F800FC77E462094FFBCC00006000800000050000140B900FFABB4760054000000B80007FFF81300008007DB7400822FC37C8000000006030000200007C06E00FCEEB57A183400001170006FFFFA0180004800FF7030283BC6BCC0000600030200002C000F003180F55E30641834000002E0005FFFFC06C001EA8079691073E0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "B537C0000A00018200000C0C1F8009E0756D22FA0030000041400027FFE007600140AC39730580FFFA07E000080000C000000080BF8007F8548010070030000033800023FFE86780000C093ED268003FF40FF8000600006000001201DF0000CC6E60307BB008000045000005FFF0F0880084045DFE8008FFEE3EF80016000030000012097F00002B8990B46FD808000006000001FFC8F0000185CC158E0008FF5F3C5C001F00005800001600FF00001B3C36836FA61000004C000019FFE1C042004C0C00C088184FB42054000100002C00004201FF020005324D410C74100000B8000019FFB3C022024F0100880400375C601C000800001600004A07FD000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "0000014E7A1003097000001BFF43C00281430BBEFF00C0769BC00D001800000314084B4FFC0000000000009EFD980304F0000015FF0200004571D3F8FFE0E03C42C02F00280000018810030FFE000000000001AFB2F80C05C000001CFE80000666017FFEFFFE00327FE0E68028000000C438249FFE000000000001AFF0700C098000000CFE00007F3415FFFEFFFFE0140FF9C58028000000601005BFFC0000000000009A1E60005700000001FD000000FF5FFFFEFFFFF90AC2FFC1C058000000B00000FFFC00000000008051061100060000000278020007E51FFFFEFFFFFF8803FFC1805000000018001C7FFC000000000081517221005C000000067E10000F";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00013F0F80043FFF00478FFFFFFDFFFFFFFFC73C7E7440206003FECE7FA00C0FF38DF00300F000F800003F1FE0007FFF0038CF8FFFFDFFFFFFFF89BFCE7EE0401801FCDE7F80043E00E9A030004800000000FF3FF802FFFF1038619EFFFDFFFFFFFF11AFF8FD60000C17FEFF7F4004700031C38000C400000001DFFDFC05FEFF000071CD7FFFFFFFFFFE20BFFF8CA0000337FE7E34C004FF07F2F80001C200000000DFFFFF0BFFFF000014EFFFFFFFFFFFFC409FFFF19FFFFE3000BE00FFF3FFFFDA0000018140000000FFFFFFD7FFFF00307ECFFE7BFFFFFFFC809FFFFFD3FFFFCFFFBEFF3FC3FFFFE00000008080000000FFFFFBF3FFFF0090E17FFE3BFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "FFF9005FFFED93FFFFC80039FF7FB3FFFF3D00000380400000006FFFFBC3FFFF000F823FFF3FFFFFFFF2004FFFFF983FFFD0001FFCFF05FFF3FE00000300200000004FFFFF11FFFF0C3F0097FF3FFFFFFFE4004FFFFF08007FD0001DFDFF91FF1FF580000100120000006FFFFF305FFF0C1C19C1FFBFFFFFFF88006FFFFF400047E00009FDFE21F3FFE3000000000800000077FFFE3F1EFF007049A1FFAFFFFFFF10004FFFFE110007A0000DFBE0831FC3C3000006000403000037FFF83F87FF03C14891E7CFFFFFEE200027FFFE008000B00005F78006FBC7C320000600020200003FFFF07FC3FF0B81CC99E7CFFFFFFC400027FFFC064000D30003E6C032E0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "B7C800000200010200001FF3E07FF0FF8E12DC84FFCFFFFFFC800017FFF8072000BF3003FF0380FFFFF810000400008000001B7FC07FF83FB87FEEC27FCFFFFFF9000017FFF867A0017FF202C01800BFFFF000000E00004000001BFF80FFFF1FF19FCE410FFFFFFFF2000013FFF0F09801FFFF60E180087FF9C108000600002000001BF780FFFFC7C66F4A4087FFFFFFE400001BFFE0F008017FFFE7FE00087F70C3A0000700005000001FFF00FFFFE183C97C4049FFFFFF8800000BFFE1C04601FFFFFD4088184FEBDFAC001900002800004FFE00FDFFFACDB2BE6023FFFFFF1000000BFFE3C02000FFFFEC00040077E39FE2001800001400004FF800FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "FFFFFE2011FFFFFE20000009FFC3C00183FFFCC00000C037E43FF0001800000214084FB001FFFFFFFFFFFF20087FFFFE40000009FF820000C0FFE4000000E03EBD3FD10008000001081007F001FFFFFFFFFFFE100C3FFFF880000005FF80000623FE40000000003F801F180018000000843826E001FFFFFFFFFFFE10063FFFF100000005FF00007F13E600000000003FF0063A8038000000401006C003FFFFFFFFFFFF10013FFFE200000006FF000000EA6000000000001D3D003E0018000000A000028003FFFFFFFFFF7F98013FFFE400000006FE020007EC00000000000017FC003E003000000010001F8003FFFFFFFFFF7E98010FFF8800000002FE10000F";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "0DE3D47FBCF1800030FFE0F0FFFBFFB203867FFEE010FC00003FFFFFFFFFC000E0000000000000C13783AA1D9FE30000487FD1E0FBFFFF4B03063FFCC041FF00023FFFFFFFFFC003FB030000000000C36E19F1C1DFE68000607FE172EEFFFFCF81064FFD8101FFC0031FFFFFFFFFA03B4FE1000000000040B813D8E1CFCF0000C07FEC07BE7FFF84800647F98381FFE0011FFFFFFFFF83E0C7FDF80000000001E1ED7CF8EF980000A07FCE03D1F5FF82800603F20F01DFF8001FFFFFFFF8CE60B71C130000000983C7FF1E2677110001803F9D8503F7FF03401621F42F01FFFE111FFFFFFFCC0800FF1E01F0000000070FFF1F1392230001C00F9E7F73F7FE01";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "601438E8F803FFFF808FFFFFFEC00000FFFE803E0000011EDFFF6F88C0B10003800F9DDE78F5F801A3043A6BF003FFFFC00FFFFFE40020043FFF3F01F00000F1FFFFFFC87817000080078FBE7C06F400B304071FF003FFFFF00FFFFE600000029F7FBFC03C0000E7E3C7FFE011800007000F3EFB7F83F0005B040747D007FFFFFC03F9F2000000040DFFFFFF03C0178F0FC7EFF31A0A000D00073BEE7FC7F80019040017C007FFFFCF03FF6000000021C6FBFFFF803E0619FFFFF7F8B0F400020007FFFB7FF17000284440F78007FFFFCF87F300000000E0E1CFFFFFFF03FCF8FFFFFFFCA57F001A00035FFE7FFCD00038C44FF30006FFFFCFE5300000003001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "71FFFFFFFFC051FFFFFFFFFE4E7F00140000DFFE7FFE600017C60FF6000FFFFFFFFD00000000BC0318FFFFFFFFF803F07FFFC3FE4E3FA028000F7FDE7FFF20001B17BF7F000FFFFFFFB80000000016173C7D9FFFFFF81F039FFFDFFCA20FA048001BEFFE7FFFF8000AC77EFFC00F9FFFFEDD000000000E2F4E3CDFFFFFF3FFE031FFD3FAD02F887000653F7E7FFE3C00052DFDBC601FFFFFFFFE800000000A5F0315FFFFFFCFFFFF87FFDBF3998F90D00180FF3E7FFF230001FFFF7C301FFFF9FCFEF0000001003F018BFFFFFF1FFFFFF8FFFDFB44C7B520061A9FBE7FFC23C002E3FBF0181FFFFFE006F8000000817B02C7FFFFF87F7FFFFF5FFFF60A500700";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "0C11EB9E7FFE20700309FB800C1FFEFFF806FE00000020EF18E1FDFFF0FF7FFFFFF85DEE070059403021CF9E7FF8301C0139FFC0063FFFF80C47FF80000001FF1C73F07CE3FF7FFFFFFFDC130780DC00C0A5EF3E7FFC10060379FF80033C7F9000077FC0000003FF1C18F47CFFFEFFFFFFFFF3A3014099070FE5F7FA7FF410038F39EF8001CFF80000077BF0000217FF002C72FFFFFEFFFFFFFFFC6601E0D8018EE3F3FA7FE81801FE39DB0000BF00038003FFFC00020FFF800E3FFFFFFEFFFFFFFFF31F705250024FE3FFFA7FF00801FC19F00007B8000B8001BF3F00041FFF800F1FFFFFFCFFFFFFFFE30FF02800008C4BF9CE7FC00803FE19A00020E001F8";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "C8000000000000287B001F206000000008001C1007FFFFFFFFFFFCC8019FFF10000000027C6C03F80F000000000000EB0FF03F006000000004003C0007FFFFFFFFFFFC88010FFE200000000279C80FC00E800000000000F070FF3F102000000002003C1007FFFFFFFFFFFC480103FE4000000002701E7C03EA400000000001B0071FC380400000000108781007FFFFFFFFFFFC640302F88000000001708FC01FF22000000000039000F1FBF8C00000000080F03007FFFFFFFFFFFE640301F10000000001303F00FFD7B000000000077600071FE4C00000000045E02C07FFFFFFFFFFFFE40200A2000000000183C01FFF97E8000000000F7EC00021F060000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "002BC0280FCFFFFFFFFFFFA600002400000000013F07FFFF97F4000000001EFB00003E1EE0000000001780000FCFFFFFFFFFDF660600180000000001A28CEF8FB752000000003EFB800007A1A0000000000B00001BCFFFFFFFFFFFE2060008000000001F47FE7CFFBFF10000000071BF0000065EFF000000000A00001FEFFFFFFFFFFFF204001C00000000880FFCFC7F8FF780000000F0DD0000001773E00000001B00101BFFFFFFFFFFFFFA0400160000000F002E7CFC7FCFFB40000001FCFD0000000F6E7E0000003180001FFFFFFFFFFFFFF900003F00000048020C7CFC7A5FFFA0000003CF7D0000000DC0F7E00000E0C0003FFFFFFFFFFFFFF908003580";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "001D800C343FFFF05FBFB000000FCF3D000000052006FC0081C060003FFFFFFFFFFFFFF9880062C00044005C143F9F805F3F8800000F9F3E000000170001C7C00180300A3FFFFFFFFFFFFFF1900027600E80F2F8143F8F86DFBFE400001F1F0E8000001F90001CFF030018067FFFFFFFFFFFFFF0980187B06400DFB8063FC78EDFFFFA00003E3F0E8000000BE00000CF9F000C047FFFFFFFFFFFFFD090065F5EC0117FF0163BE78E7DFFF500007EFE588000001BE800001CFC0004047FFFFFFFFFFFFFF090003F020000E1700F33E30E38FFFC8000FCFF714000001FF0000001800003047FFFFFFFFFFFFFF2700800D8160040200331E30D3CFFFE4001FEFF61";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "40000017F4000000660001807FFFFFFFFFFFF7F2602C0C021D1E00000139F31D7CF3FFA003FEFFC120000017FA000000006000C0FFFFFFFFFFFFF7F60011C47DE97F00000538F3197CFFFFF006F8FF41B0000017F800000000060060FFFFFFFFFFFFF3FE009407FFF03FF8000538730B7CFFFFA80CF8FFF0B800002FF900000000006031FFFFFFFFFFFFF3FE406E3FFFB83FF100053C33433CFFFFF41C7FFFF0B800002FFC00000000000C19FFFFFFFFFFFFF3FC6F01FFFF94384300053C3FC3BEFFFFFA3E0FFFF19400002FFF800000000000C9FFFFFFFFFFFFF3FC2E3FFFFFEC780300033C3F83AEFFFFF17F07FFC1D400003F3F40000000000009FFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "10E2D0001FF88080190000000000004E1C3FFFFFFFFFCFD401E03FF84003C20841003858C3BE907F288640000FF982F0180000000000004E486FFFFFFFFFFF789FC07FF00030CBCA46033988B57E003EC8E7800007F291FF8E0000000000009C20EFFFFFFFFFFC0FFFF0DFF000EC6C53440178B0C0FE001F31F0000007E281FFFB0000000000008C8337FFFFFFFFE021FFE0CFE0001D2C7128017F7EE0EF000F33F7000003E585FFC0300000000000C0443FFFFFFFFE01FCFFF0CFE60002E7372000799FC6F2B00E17CE800003E597FF061F0000000000B107BFFFFFFFC03E077FE047C40007C1E52003FE8D87FEFC0003DFE00001C903FF0780B00000000123";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "17BFFF1FFE01F003BFF8778001BFEC7C6011FE878D3E5E1E6FFFF80000D983FE07F01E00000000782FBFFFFFC03F0001DFF87B80449FEE067123FE829D3E5FDB08FFFE0000918BFC27FF01C00000003C7F9FFFFF80F80001EFF87D00007FEF0EE407FD03BDDEECF323FFFF0000218FFC03FFE03E0000007C7F8DFFE01F00000077F47810C3FFDF81E087FD00A19EFCF76FFFFFC0006187F803FFFF038000007FFFDCFF80F80000073BF8580017FFDCF3F84FFD0071DCFFF3DFFFFFF0006187F023FFFFE03C00027FFFDCF00F0000000599FC63816FFFDCE9798FFC015B9DFF038FFFFFF8008197C003FFFFFF03E002FFFFDE00FC000000000EFCE30C3FFFDCFC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "B0FFFE012CFDFCF877FFFFFE00818FC001FFFFFFF0FC00FFFFCC0F8000000000877AE6C3FFFFFDE0B027FE0416CDE3E1ABFFFFFF81818F0031FFFFFFFF0380FFFFE0780000000000823CE443FFFFEB405C18E600FB61CF829DFFFFFFE0818E0011FFFFFFFFE07CFFFFEFC00000000000C39C4827FFFFEEC00E3C022075DA078386FFFFFF71013C0000FFFFFFFFF80EFFF08F000000000000C1EE890FFFFFFF802FFE3E203F7C1285077EFFFFF7A1380000FFFFFFFFFC980F881800000000000048671A0FFFFFDE0007861A950AF817C708BFFFFFE6F100C600FFFFFFFFFFF0104000000000000010303A1A0FFFFFDC30170393D520580F4B205FFFFFCEF900C3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "00FFFFFFFFFFF000000400000000001000190803FFFFE83F0A03D0F0602CB676906FFFFFCFF8404100FFFFFFFFFFF800000C000000000000008E6003FFFFF3FFEA00A107261800363175FFFF9FFDC000007FFFFFFFFFE800000400000000000007854003FFFFB8001C00063F7FCC000FFFFFFFFFE3E30000003FFFFFFFFFE00000020000000000084C0D5BFF0000DFFFF20027FFFFFFFFC6FFFC000060000000C27FFFFFFFFFE0000002000000000000B07C5FFF7FFC200015FFF008E3D7FFDFF83FE12060026000C23FFFFFFFFFF000000200000000004000F9B9FFFD7C80001DFFE7F8F777FFF6C31F783E4008F000403FFFFFFFFFE0000000000000000040";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "700100000401FFF0CC0D7FFFFC064000000000000000005F0200000000000008001F800FFFFF9977F80180000201BFE1DE037FFFF8044000000000000000007F000000000000001FE01F800FFFFF3F77FC0180004003BFC03E0E9FFFF802E000300000000000007F008000000000003FFC3F0007FFFC3FFEFE03C0C8C0039F811F3FE7FFF0006806200000000000007F03C0000000000067FFFF8007FFF87FFFFF03E0C100079F019FFDF1FFE0014000200000000000003F03E0000000000043FFF70003FFE03F7FFF83E781780E1E01CFFDBCFFE0017180200000000000001F03F0000000000183FFBF0001FF803F1FFFC3AFE9050E0C03877FDF3FC000FD00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "002000000000003F03F8000000000303FFBF0001FE003F07FFE5E06300BFA0038E3FC7CFC007FF00001000000000003F03FC000000000603FFFF8000FC003E63FFFFC4E10877F4023DBFE3E380FFBE00000000000000000F03FE000000000401FFFF8000F0003CC0FF9780210827F802FCFFE27987FF7E00000000000000000F03FF000000001801FF7F0000400079C019FE0C000027FC07FC7D8C3EBFFFBF80000200000000001F07FF800000003001FE7B0001F00039C07FBF4C0101E7CC0EFC3DE007FFFF4F80000100000000000F07FFC00000006000FFFF00063F0037CFE69CFF0104278463CE1DC0027FFF1F00800080000000000707FFE0000000C000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "FFF780081FE03FBFE1F9FF8104B7CEC7FC0F80001FFF0740800000000000000F0FFFF00000018000FEFF80300FFE29FFF0773C0686057F07FF85000007FF07C0000020000000000F0FFFF80000030000FDFF80C00FFFFFFFF03F1FFCA3F00C0FFFFD000803FF078000000000000000070FFFFC0000060000FFFF830007FFFFFFF033FFC81DF00C07FFFD000000FF01A000000000000000030FFFFE00000C00007FFF840007FFFFFFF06B33B83EFC060FFCFC0000007F03A000000000000000070FFFFF00001800007DBF980003FFDB9FF8ABB9D03B74F60FCCF40000001F00E000000000000000071FFFFF80003000007FFFE00003FFDF87F937DEC87390EE1E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "60A40000000F01E200000100000000033FFFFFC0002000003FFF800001FFDB823F63F62C730BFE0600C400000000005200000000000000013FFFFFE000C000003BFE800001FFF2CA03E3FF9476CBDAF8004000000000C01000000000000000033FFFFFF0018000003FF8800000FFF3F003F1CDD67FE8B814000800000000605000000000000000013FFFFFF8030000003FE00000007FF3F803FF68EC7B107030000800000000780400000000000000003FFFFFFC060000001F8C8000007FF1F803FFE076767A88B80020000000006E2C0000000800000001BFFFFFFE04000000130C8000003FF3FC039C7803A8FC80FC00200000000077180000000000000000";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3] = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14])) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .lut_mask = 64'h0000020200000202;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout  = ( \PIXEL_GEN|Add1~9_sumout  & ( (!\PIXEL_GEN|Add1~5_sumout  & \PIXEL_GEN|Add1~1_sumout ) ) )

	.dataa(!\PIXEL_GEN|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .lut_mask = 64'h0000000000AA00AA;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout  = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .lut_mask = 64'h0000000055550000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init3 = "FFD000000001CFFF00000000000003FFF8003F003FCFDFFF000000017FFC0086FFFE100003FE000FFFD00000000047FF00000000000013FFFE003E107FE3DFFF900000002FFE0005FFFE300061FE003FFFD00000000000FF00000000000023FFFF00FC0C7FF3DFFF800000000BFC0049FFFE6000307E00FFFF8000000000000300000000000001FFFFC0F90DFFF8DFFFC000000002FC001BFFFE8000001E03FFFFA000000000000000000000000001FFFFF0F203FFFCFFFFE000000000F8003BFFFF8000000707FFFFA000000000000000000000000009FFFFFCE001FFFE3FFFF60001010058001FFFFFFC0014C11FFFFFE000000000000000000000000001FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init2 = "FFFE8003FFFE7FFFF7FFE001001000187FEE00000001FFFFFF4000000000000400000000000000FFFFFE7FFFFFFF3FFFF3FFB8000014007FFFF9FFFFF01FFFFFFF4000000000000000000000000000FFFFFEBFFC3FFFCFFFFBFF73A00062003FFFFDFFFFE87D7FFFFF4000000000000000000000000000FFFFFC4FFD3FFEC7FFF0FF25FA03C30037FFF5FFFFFCFE5FFFFE00000000000800000000000000047FFFF861F1FFFEC3FFF1F866FEFD83803BFFE5FFFFF7FE4FFFFE00000000000800000000000000007FFFF0E071F9FFC1FFE06826CFFF03C03BFFC5FFFFFFFC47FFFE80000000000000001800000000007FFFE1F062F0FFC0FFC02000CFFE01E0FD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = "FF81FFFFFBF843FFFE80000000000040003F10000000007FFFC3D82FF8FFC07FC040400FFC03F1FFFF05FFFFFFFA43FFFD000000000000000020FE010000003FFF87881BFFFFC03F81EC0007F80073FEFE05FFFFEBF040FFFD0000000000000000000E000000003FFF038C7DFFCFC01F87F80003F000171F7C05FFFFBFF0407FFD00000000000000000001E60000003FFE07FCBF7FFFC00F1FC00001E00003EF7805FFFFFFE6603FFD000000000000000040001F8000003FFC03FF7FDE3FC00760484000C00000FFB005FFFCFFAE601FF80000000000000000400001FC00001FF807FFFFF73FC203E0C400010000007F8005FFF7FFCC400FFA00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = "C04000001E00001FF00FC4FFFBFFC30161E600010000007F3805FFFFFFDC6007FA000000000000006080000003F8001FE00FC0FFFEFFC407F30200000000007BBE05FFDFFFAE6003FC0000000000000330800000003F800FC00FC07FFFBF420EFC0300004000019F6785FEFFFF0E6001F400000000000004188000000003E00F800FC07FFFEFC01AF001800020001CFE63E5FBFFFE164000F40000000000000B0C00000000007F0F001FC03FFFF7C07BE000800010004FFC707DFFFFFE024000740000000000001707000000000003EE001FA01FFFFDC07FE00000000800BFF86C3DFFFFFC084000240000000000002F0300000000000074001FA01FFFFF403F";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "FFFFFFFF180000001C408000001FF7FF03D07A03300F007E6030064000007FC00000000300000000FFFFFFFF9A0C0000F0000000000067FFFF705FFFC002033E202004200000FFF00000000000000000000000003FFFFFFFF8000000001DF803FEC03001F009CC003FF109FFFFFF800100000000000000000000000007FFFFFFE800000000080001FF00101F900804401FE10BFFFFFF001200000000000000000000000017FFFFFFE000000000040000FE000071700008400FC011FFFFFF006000000000000000000000000003FFFFFFE4000000000400007C180F867000200013E010FFFFFF008000000000000000000000000001FFFFFFC400000000020000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "3E06070E1C0F48000BC0207FFFFF020000000000000000000000000000FFFFFFC2000000000000001C00041E0E26308001C0407FFFFF0800000000000000000000000000007FFFFFC2000000000100000000043C0714102300C0407FFFFFB000000000000000000000000000001FFFFFC3000000000080000388027403C01003E001803FFFFEC000000000000000000000000000000FFFFF8000600000008000000002FC01C000003801803FFFFE00000000000000000000000000000007FFFF8080F80000004000000000EC01C008000201000FFFF000000000000000000000000000000003FFFF8100FE0000004100000403F905A008000001000FFFD00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "0000000000000000000000000001FFFF0000FF8000001800002607F81710240000400007FF4000000000000000000000000000000000FFFF0080FFC0000000800016287D0194380000800007FF00000000000000000000000000000000007FFF00807FF0000081800101EF374F9F820000858007F800000000000000000000000000000000003FFF0000FFFC0004000004008F372FFF800800090003E800000000000000000000000000000000001FFE0000FFFE0060002008000E1EC7FD84080E090181E000000000000000000000000000000000000FFE0048FFFE0000042000004E78F7FCC0186219002180000000000000000000000000000000000007FE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "0040FFFF9000000010012C71FFFFC4618031000C00000000000000000000000000000000000007FC00407FCF0000001000019CF3F7C5EE7E406D001040000000000000000000000000000000000003FC00007FE2010000100036DBF277AFB7FC006D000000000000000000000000000000000000000003FC00231F820080000000246BB063C3F7FC005D018000000000000000000000000000000000000000FC0020780000000030004218503BFFFBFE039D000000001C000000000000000000000000000000007800206000000800A00082239B7BFFFDFF019D0800000000000000000000000000000000000000003800A0000000000028010367C36BFFFCFE";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "0000000007FFFFFFEBFF0000000003F8FC2065FC00000000000000000000000800000000000000000000000005F3FFFF0FFF0000000003FC00E02000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000001FE003FFFFFF0000000000000000000000000000000000000000000000000000FE000000000000000FE001FFFFFF80000000000000000000000000000000000000000000000000007E0000028000040007E001FFFFFF80000000000000000000000000000000000000000000000000003E00000180001C0007C000FFFFFF8000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "1C000801E0003C0001C000FFFFFF80000000000000000000000000000000000000000000000000000C000801F0180C0000C0007FFFFF800000000000000000000000000000000000000000000000000004000803F80800000000003FFFFF000000000000000000000000000000000000000000000000000000000403FC0000000000003FFFFF000000000000000000000000000000000000000000000000000000000003FE0000000000001FFFFC000000000000000000000000000000000000000000000000000000000103FE0000000000001FFFF8000000000000000000000000000000000000000000000000000000000307FA4010000000000FFFE00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "000000000000000000000000000000000000000000000000000C0787EEE018000000000FFF80000000000000000000000000000000000000000000000000000000080780FE60000000000007FE0000000000000000000000000000000000000000000000000000000000000EF060000000000003FC0000000000000000000000000000000000000000000000000000000000000FF000000000000003F00000000000000000000000000000000000000000000000000000000000000F3800000000000001C00000000000000000000000000000000000000000000000000000000000000F08030000000000000000000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "00000000000000000000000F0006001C00000000000000000000000000000000000000000000000000000000000000000000000F003E01FC00000000000000000000000000000000000000000000000000000000000000000000000F80744FFE0000000000000000000000000000000000000000000000000000000000000000000007CF803C0FFE0000000000000000000000000000000000000000000000000000000000000000000007EFFC0007FE000000000000000000000000000000000000000000000000000000000000007000000064FC0003FE00000000000000000000000000000000000000000000000000400000000000F00000003CF40001FF";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "1B2DAD06C31446C536F761A2638400B1001740C19167FFFFFFFFFC4CE2FF9B4E37001C8CAF36440D1795BA53C11E2E8E91392A23308400779B9B196C8AE7FFFFFFFFEC122058A6D1383F5CB5F2ED6D2AA7A52368467FE7868298583627A400FEB805AD21AB0EFFFFFFFFECEBDBD250FBF33F5E80BFFF315AAE91676857AD178053BE15940944001E0C0264C858BCFFFFFFFFECDD3BE728B4023F6A1472BA1096BBC3DC7ED8B7E19EEAC138C231040000D85A6A007688FFFFFFFFEC8F9B9369C64043401A22664BD6FC45E0B4D83FCAA2EAE040EA84040000A2B9D0F7DC58FFFFFFFF3E90A54FC44740CCD946BE7B8C30E99C55CD483755C8B588723EE9370000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "63A36F8243C8FFFFFFFF3FC7CE90F61B81CC079F7EDA329F9E5F033A4877E3B50F308934372F00005CBD9EA6CF98FFFFFFFF3F497A4A782ACCF34F7C1676BA09791AC39695FDC4400ADDBD9E65FF00FF59D82E842558FFFFFFFF3F94E914BFAA3421589655CD303257A6466891FB882E03A6F3C591FF3F4395A969EBF8FAFFFFFFFFF75C2BA51E1704F88D6D4537FFD479603F28F1E8F2F4B4FF71391FAECF24E943CDA584EEFFFFFFFFC36862F18AEA0064EFD9EF3B4ED0901C2FD1B157DE7D53FC4B3EAB33456E329B1443FB1EFFFFFFFFC3859F00C5AE5D26AB174A777CD156337B8ED7F6DE51FAFF6F154C301F59CABEB99BF91EFFFFFFFFF37B3C144BE4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "36B72A1B18347FD4DA33A3779C865E587FFF7C0FAB28D295A46423584846FFFFFFFFF1800B5DA90F98FB2E9436445EE34938D9BCEDAD0A459C3F3FFF20625597E7045F699AC7FFFFFFFFF1CAB282207918759DAF834A4FEB89ABCBECE2D82AE8DC3F3FC4A3AA466E303566B4E2A7FFFFFFFFFEA28489802B3CED04D4351B07FC3EE57CF3ACD0068E9F3F0F3C14759C92A704E35B52B6FFFFFFFFFE1D61A742E4971B911EE94B60F071C5E235FA0BC7FA3C7F8F183B4DAF8ABB9DF66D2EB4FFFFFFFF7F69FC74D3231707CBD83D0160CA6847E51B7C56C6750B7FF70DBA3DCF195A37265A8EB4FFFFFFFF3E90FD25D5663A13A6E8378044AD97CFB53BA671C71B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "694FF7D47423CB7F680599FBB2B4FFFFFFFF3C3BF70EC8EC5F67DC9DEC584775B04BAAA517E3C7B49A3FF4220351ABC7807589CFA9E4FFFFFFFF3C1FACD2B29FBCE5247E23B85739D90F5C434760C7A1C0FBF291EED926F3CB05855E9B64FFFFFFFF357E5D8BE763590472772CB8C077FD0FD67451E0C49A7DFBF38FE79253D4840086056144FFFFFFFF37F0615C953A491611D3A7488083704651ED013DC5B6E755FBA25D12ED19021206756704FFFFFFFF17E6D1F3B5E3991EB1A0CC488EF927457818F37D05A54854799E2F1A151C055208E52B84FFFFFFFF17C89D1EE465731007C0D5E00CA7C005DBAD9CB40590F05479F4AF8EDDC880E8D10F64C6FFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "7DE9464CDEF16F913178FE58DE7B13A3AF6D363C841E14C91258BA83AD13C3CF1ABC4E390AD87905D3B90EAD0611800985676D824BF66D75FF0416DED70CB11F1E6BEFA0FDFD47885B91A4E00EF774C7D7285D1595DDD18010EAA9B520E256C4BCCC237268382EE3FC7D6DB7B040B01F871D6281BCE07AB5CFDCE1D0108ACBB0FECFAB4F22A87F30EFB1AFEAB01FB084497CE0799EA59A04F46D880029C0C0257D5B6B57741F3B24FD5792954B3C7FFFCF173344E01F83221A1C9046B6551AE70A47C09C08E6B43F7F802D50FCA3CB003CDB435973147FFF483766CF408C2FFFFFD15FB7FF3FD09C13DE18D020C42120FF82B37DA0C0673C004E69B13EECFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "CE6E3EBE404D203F67FBD4E7FEBCB84B5284F52183F717C3FFC2CC66E81EC164E63C5CDAA4EF7FFFE21BDAEEB842CE6F52A2B4357D895F3A12410C0001ED92C2FFF98108219E3788CA86F5F3141F7FFFFF44F96570815B8336BE16EF5D9AE1143B064400001637C7FFFC0B0D517A56CCE6A13F562AC47FFF8F613967F082A10DD34AA9D44F52C5DA44B8E607D5747EE37FFC7DA1BE14F26E70664CF28DBFFFFFFE9194FC3FB54482E98AD186D5226676EA203102E05E5648BFC65651343C870364F489C90888FFFF6EBCDEB69F311B1C41E5124B69B92ACC500B6300519C6C597EF91A7A56AEE2EC7D5ACA013CCEFFFFF064AD731F3BB74A19319B18F0FB30E9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "13DEAE18C73CA4E17FF835C0D302F21E7D1DAF0C4029FFFF5D7E8E1438E1956205EE90E9FA832F462F169594C43C43EBFFFFFEE5B9F4920B8A40F03A43107FFFEA7B1FF60C2671E363A1A2D0693428D93CC928BC6038BB45FFFF475A1FB137FE46EA609C7DB67FFF90B031550FA60C2B11DC63E31997F29FBE974820017C36E8FFFF03D05B2A9210020133980660FFFFDD823F434F7C4FFA17A57CEE3E44CFEF236E3540826D3E7CF3FE1AE786A6042CAE47E93E4743FFFFC38BC097C7BCF38EC4E489979FB6A35BC3C669408DCD36CBF0FEFFDFAB85F8C5D3A0AA5912E2FCF2D58A57E503FBA1CA82CC170AF644AFD04772A9A008EDE9016BC7BC3E667DA797";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "FFFFD61693C9847AE9C67C995BEF072F762B6809EF6888CDE8148B00DAED8C74C4F5802B427BC3FCFFFFFCFF0EC3852C949F2019DCD100CCA3BDA1E67AE740A0AB202983CFFD01BF61C220D4571FFFFFFFFFFD04C4466EB45AB811B4B5ABF07E33564E0241D629EED0DCD7023ED40056AD8C44B8251AFFFFFFFF3FEBB4EA6F5D47A831C33278FCC107D164479202F5869FEC14CBBEE4007D68FBB10F7B1BFFFFFFFFFFAC6F4F42C5F2B33D27733080DD08582EB99D22BD7EB6F80852A0FD009CA940F41F0CD3FFFFFFFFFFC3D12FB2A85FB130C277A480F0F0901796BD4690329AF30EA2367D001153DF88750837FFFFFFFFFD43489C92125F003CF3220E437D";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "A64897B05A8AE7FD3DFDFB0364B37072EC7DDB8F9591C41F2045F88FBFC0B2210004A570F0F55182F7805F2C399790F19359580155BF1E51AC67E58FCAE93D9ABA68FF199C03640CBF007CFF0EAD0580E1769FC2D291C5874B73F7FA2ECBDB4991FDD20BDBE5B9EB49C03C7D9FC78015ADC028F1EF2D6100038AA4FEBC873EB507B552E42FFBC2F9B999E99272A1FDDBD2A82C383FA200D7C331A1CA00B975E0A9C2E1BFA75E20F0EF3C3745566327634F40B457AF8045CBCE0353904FDFB01955BE5A3234865E9223A48CA0F2AEDE600479C5FB6727A7E0CEF83241AB0360C6BE8DAFB0BA0A3C4679154AF3E54B107F43B830D721DD09FB2C39A5BDE75FDC12";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "CAFCBF8A35A300E4FF8D816CF73263EC5CF24895E99532AEB1BC81D486160752803D61A3F6158D030BAE45078E305E4EC6A037AD2A924257E86B4615E33A0E9AEB8F6D5356F6FFD90A9771A44CA59F0C26026845A1855E8EDEC2A9DD89D701144AC3A16E8891F0848AED2060518557E077A7CAEC46666BEFA46818398024438EA16C73111FB1242A1DC5F1741DFF5082EE8DC2574F24737277D784EE56B3DA3856605AB270A3C310CC5EE8B8198BC4771C5A36303E7A4468F03F2CB64787FCADEFFE97830687D44F07BD523702893DC6C1F80255251266629C6FC4C9F82C37FA606C3E6C7767D0B100643FFB02BAFA51FD9E4493037C102DAF70A815D2BD3A69";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "CF24F7EA765F1426F99858AE635D4416913A0987C2DEEC3DD68C97129B87E687433CC1212A4506BC8F8932D0F65C1BFBB1ACB69932AE1FFE49B42F1C5B76D111D5C4EA08B700B2EA29200EC979E16CABC818DFC29E0E462255ECB7CC76F7762475BDAE083804A9A2265F1B267908A5E519CC00E54940CEAAE73016E27DBF93CA1C413EEAA7663BCD7122F598BEC88974FC7B104343DBD3A828414AA628796DE8D8E2981E5C4AF02FEDF86015534CC08EE500E1F8A99DB757F53D689CA31D69840A55F032B7F0D3523A17171CBA3FB707AD113774BADD9B8EC6EEC7793AE3204B4153B3B1315E5382AAFDD4B1187AAEF731FEDA2E305695EFEB73B845C28A83B9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "C529A5F515D95BCAF5AEAA7F45DE4B5C6EB9B116B906F68CA22B3047AB504ED1050A455C254C277E4A4360C5982553382E4BAB50791E2826A54F8A575C4EA16F328C34D40B8B13864BA6DA52F1A3B7B233FB60CD9E58A1F822AB48CA87230CC7608D5363D7F84ACD8A6C0F493F3281E1F0748DA1648ED4CEE9723318959B7F2A6824E4C8AA447B315F174DF349F4458DE90DB1AA448581C370590A977958915CF06E443962CB3F56DEF4D745B2527DAA92E2702431BDD700B70050C6A9F640E07CB1C935EE1F17FA7BDE73B10592D23AC6DDC53F710F12B07D900B5F090D0B80A1AD23ECD1635A43432385B7CB044E922B08DB24C136F38C15338966A00D6317";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "E077C625913D86B6E58371F0F70C425EF20F421483C808143D22234A677A2CAB1A50EFB427AFF8456C3030C007B2243B475B000003C35372DCFFC06883AC70782D2CEC0203B6213323E7DFA4BF13608B74E69C53884C7235202C9E000100FFD121ED3F188C8AC226889891BD4071A39997F9AC5526EDA6C109693038A6311C63645922000E80C2EA80209E1C0C6EA992F3360B0FA13A2DD20027A65CD7CF0BDF0167D8A3ECB11540CE22AFE008E2BCF2C40250048CE0E7878FC54B90236706FB53CDBCD1C0496521A766D2A333E7244FA4133AF0FFF13A4744A91BEA86C1968A532FC841E42E0A9ACA9BE90E51621FDE81035EF7221DB851D4B3878420472A0C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "58992270C0F2183C0F335A4BCC21616A87841D6EC68E6DB0673B6997F6CEA639736B9E8A79093776FF6E404DAE39689EAD2E6A600C20A2AD89529836E6314F48338D253BCA42882BCD3B090A3A70395C0DF1DFE9066AA17E8FBF64CB9A83D4BBF05946F2DE17FB77B2F8CC694A057945053A51BFC4B776E9F2283FB30ADBC3285B433B2337636B024020C54E8F5C7341D400C305D9433A18CE53702970BB6000564EB692F3B400D91455382159C7DF29E8BC9B71B665FE4955D5B5920A7F45D1799F485FB4C97913F77211CD7C19AF098CBA9F90E8E7C11E00EE042E38ACD9FC45C98440990280ECB176B773D377E68F87068EE6FBFA6767357E24A8C64F39F5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "ADFB1C73637596A7BE3FC1BB413053224329FBFF7C100E1E918C72C1365CF3C1DF4BEF1005BFDCAA98562F78C97FE66C01190BE0E1DA665057744E9D6E3FBE119281B5EF0318CD0F1A5CC9F9DFFFB41F84BC1529AF5B4A415DAF738D51085985801BCE9CE0BA729A63391012F0711C44C679B5C3CFFFC665353E4E90F0B219CDF5F32F7C2E6B67DF04EBCF2237F7082DF7A332EC0F804D736A41B39487FBEF980B1CB126CDCCB3880CB6D21F1AA3E1DA85B407E0FECCC1847419ACFF09875D7871DEEF562FF68748ED37F51D56DFE9F441B8C288D59B2774F21F00007FDC280D6013B9070FE085FA7EA78DCFE3A354D96B97620AC9A049548791255CA5ECECD8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "81574903F93B9C83000517D36F81C35E3725F492F382264CC4D79EC0DE6BC6446B8DFC208E4157F7F93FCDEE7B8AA26090A6F1F1CF18789DEFF5D50265BF6EEADF68FD7D23984CC8753805590DCBAB0A849D7FFF3F41B815D43497782808D0B8C744400352B09FF855DCA6C56B414A82C17D0C857CC9AB8C109E9DFFC754392498F8B08AFCCE6EF7C0234D12ADB52EF3BF5758FBB377DB3E04D68C55E648C35B64DEBBFF206FB0020091DCF79F9E0580075AFB4F5D3A450375FFF82C8EFE7FD4BEDCB08540AFD4247DB696FFF38D90030816B3E3B3E5CC279F17B99B7D824B751BFFA4865BF3FE3ABFAD58340DA8EDB56477DE0F7887A48080009419388262FA";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h530053F0530F53FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = "70909F5548B2336C82EF186CE2BE84516AB9380579FE02B7E11000081C4F0004B2A56BB9B90811556F05DC426C045F965E23D87D65BE17FE345C666925FFC3A3A1120000003F021FAB62AB0DAE4D967E6488C4A18B50F6E267F72364F9E19917D7B37CC8FFFF3967E2090000003F0A1C7B8A35E916E907E75F768C7E54EF378DE94EAB5895DD94AE4B8DD000FFC099DD1BC000000007602B91AFB234298FDF0DFFE837303328A5E4DC036F51802E63A6E0905FFDFF8074BBFCC380000003B07E9ED69AA76B573C7BAFA604FD6A6B7C16E6A3963AF8635A231F8980FFFFFF6404260000000000B932F64F30296A169FC533F951C13E356207280348BA7EB3FE17";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = "2D25B80FFC3F41E77CE00000000033E4C3B84E69CB4B7C185BF65918423F006A22598C86DBF67E83D1E6927FFCC1B468381A00009880E76CC3BD50BF182D515B3D34FDDED996B2A2917C9ED3D45AD3A3764D697FFDC39B7B1F5D0F00FC800F9E2F76731D9ABEF79D9C0265ACA5C1BD6C2E1D703A61A3735A141D743F330B80ACD65C00F80032DEADBCAA34051D34F6446A6CAA9702EDB02465B1558E7306BBD615E822F2CA4B164D0A72C1E0006336478CC904A13D110C5BDE2602283EBEC9BB54701A65F6311755C85C53C25E49B34EB07A0400008025C0612CD0E907D7C1B16699491785AC4DEF8EFCD49EDA284323C21C328AE7826CD11EC2D2001802D81E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "5D99EC283D7857C4601939EE629C9306FC09A820F3C29EA11128911A8949251B2B01F1001811BC9FA41D38208A6347F08010AB186FA766C35717792D9BD942A514DD743B8C6D2CF13B349400380077BBE6AA71E0B15BC1C4281BDE7C06B2FACF73E58224BEF7C1DAD5B2F98138B854F8E33244003807DB13D857AD9A00F38A514033F67DE03EE2914FF0C24B7255E76B2641E6795470BAF9EB2D260D300E5D035C8A603B8A79C12A647DA8E355EE36D0FB7299C1429841D85573FFBC39F4418B1D7A93903048D80E199BC0332745DE91B05BCB74008535DCBD5A0F7833455ACEB2FE0782B2DF81997178AF44659111F0833766D503DB536308BBA9FC623E0FDE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "45A71F9A6581126502419A8386761F77AEBDA5454220DF3717A8C1025005C7BFD180A53E80C4D5B3C7FA6EC7DCC18FDD659D96EC25C816D4B5B7A5E21CC8FF05F5F8190029F86E37D271EC22E72838ADF74819E0566E11E9649D8AB201D7B5463E48D1D028AF84FDB7BB0800387D7EE8100969BC1802B26D293BBA38378028B28DBED3123970A56CEAB80980500E31FF5887E9003C65DE496D09535F91BE8EE9506CDDD2FFA20972A7A15B6CE46CF27D7043181A2896C236A102002922D173C833047C1D582CC74D2005DFCF990550EFF5306020618D6218FA3C9C96253F84121EAC4249C0345429E73831832FA8803E67DE5AEA50D98B2C3734E22F128D1120";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "C1A292279A27F53C418D020000033EA9917DC3F003C10F4C0DD4AAB6E6586CDD92261131C5955FB7AD3AB3FFE6FA871C5D6C0000000036A7A420C3E003E0B4413FFED885C34E30F026C4FEBE7491A83A8FD80FFFDC65D3B9DD020000000066F5DDBE3F000FF8BC3A7FBB3F6DC02517B3C2C775DA4B5311C12F1947BC64564218210B80000000E16DF6499E000FEC2909CFFA4E0BE02B49F8E897CDB201AA7CB7C90948BC72A1C0C15C1E0000000037E6894010078FC56153DB8E4571E3AA2D1E9E079E8BF187930B0799347E4B57CF02EB4780000000F694677B180F86BE2EF38735A491C75E4C0C49DC86631C2EF03CC876AE5E266C2B1DDA72FE000000F171";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "5FEDFC3391183C093FAC3F904678AFF5870FEB93E4F5DCB1F604D99CFE4F96D34407FC7791035194A23E500E14CCB02A7ABF2F7AC3AB0D35E92B761ACC7ED70470CC4903C3BF75604B907BA06E6730F1F97ECF49D96B0080A7FEA6B24CD50D9B6EF9E88D86ADFDD2BC3C7FD56D24016BD08002619E1C81EF9B0804DF78E6002183FBFE3A5D7F9C3E105E212F9FFE7BE9EA3F06E2DF3EEB056803F9CADDC188FEBCAC3E875EC000D5667C6F1BC0A79FBA6330ED8999BEF9488212E2372923FD94880E27BD4C2FC08E7F2C8CC236800055125E4001837F9FE008518AA102F2D48F7C3183D548C3C109B30EDFF2355E6026406616D8000180709D7BAE3D00B7AF6A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "DFD348E17B9FF5F26A9CDFAA37A19AE60A28030306C603C8291B76E3600180B70D2BEC57BF7DAE9E42E9ADD40C6397D2CF6CFDF188014239CD704000E1E7BD399AB0EFE000072A587D7852CAFFFFA51FA0DE0DB0A3C62F7837BD61E298A3C5F11C5AC0000066A21839A6E900000E00FB38CC49187FFF8F2BCD7E5281FB491CDEFF7C41E07C0B9B8F0D4AC00207C32B38EB260C000000001A00B50A9F7FFFAB02FB5EE94898252F0BD27381F3C65BB50E8AA0000000109140201D8000000000120EF5754EFFFF988036FE52C5770C2D12B369807877B01CD1C02000000000042DD00A5D0000000052BF217177FFFFAF03FAC70AF438AD1C5FB0E040305525B5F0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "012000000038950600CC080000000142F8D36067FFFFDD8467AAD39E354AAEFA62D0401F1D6273F62D600000008AE030000BCD0000E0144210187503FFFFF50BC0E2C12D2B94E0214E59FE0F3F5A43A4A690000000019000C0E96C0007F01DC638284003201FA4FA6281633D02E5C861051942E037B5DBBFBF960000C01CC80000840001030022800C1C9A711D9E1F783A876B99BA88A7A2FC7F7D8D080F0E2868DD00000060D40000AD00000000098FA4162DA743B0EA303BFFFFA97477FF230105C0FCAEC93D64E13C000003005001101000000000098F41DCDE9E42C6E18EDFFFE543010FFE92030DBD2F66973185E325000000013000000903E000008887";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00122A454E86B781CF55F04091907C7FFF826A9F957289B5A4A6E6026AD9B1DAC01CD0FC049F7860006760580074060102825BBE0458DE3BFFFBC6E6ECD69FF823A1FB41FA3FAA0E8107076800C0011E032CC002B130F50003C31584784DDF3BFF3340D2072EE9CF49A1E1427ABFE9D259525C8000FB183C0327484D7E40883000330F85C006FFFFFFE5971806A4C6FDD3E9C2F5D32F63FB43040800012B04380001A820098709200248211A80637FFFFFE52FDC00C1DE9E3AC83E38EDBA817C0F78000001C6A8300001BC209BC49200C237C28C00FF7FFFF7CA007E003A83FFFFD0E0797E5770E3C5B91400014FC200000038808281603CFE90B9D801F87FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "F38EC9C70053073FF3C572897DA4FA30D3A8480000C9F2000000EF81176BDB7CF8E0B22605DAFFFFFF2C58EA0002AE0BCFE1DFC5FF63123AC4BF0000014236000000528366F0CEF8F007472824D1FFFFFFA9ECD0004CE9C978CDCFD44CEA364081F7A000030616000000528302A7C0FCF058449410B1FFFFFFC4E0620080A980F7F12A226A181C0B83374400028290000000FA0710446F6F80BD78D830A5FFFFFF96E1B4000E435003C60FE4558B2C4DE0DD5A0026E16D0800000C8776D019F345375FB839D7FFFFDAD600E6808900F81267642DEC1B68A749C06F0023E391040001C813FFD22B0222A3335D0AE9FFFF78850036800634580186AB83FF6AC5E8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "F4B0CC0005C348EC0000EEE1065A0D6E3F5333055F39FFFF86D6000400D5001821A5BBB045790BE89700080005C3720100004E77D7C80B21695D390F50A1FFFF3AA0002C00531F3425D10D3CEA8134EA9EA6200009C7DA3700002C36E36846E17B7F75928009FFFFA7B3022A005A3836023692D5A70F85A28CA18200078FCCB00000323B94A96124A21E75D351CFFFFF8839003A403733151336483891EC3EB026001000069E6D0A00009516A4C90F122EC4A764ED1FFFFF71C10096C0A703D982FF3A724D807DCB0881D700081E3FD000000D02F3320DE3C961A9C0D987FFFFE421047F004E001CC1FFD4F8E3844F75CCB13E00151E9DAF000025D771527504";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "FFFFFFE00781FFBF1400000C9A30000D8B5A9182DBA3C903C00009001D3E7F88F70009F0CE8C3C00FFFFFF046F95FFE2580000391C1200049B7E1975ADAC9BA7D1002202043EFEC6400001C3C48C0000FFFFFFA435B9F31FD600001B26D20000E72ED601BE0B96987100E541143FFFBBC40008B0428C0000FFFFFFA92ED3F3EC7C10000211800000786A77B8AFFDE2170C00A481383FFF99C1700922488C0000FFFFFFAD29D2FF87CF00003717C000001B3AC3F88EF83BE6E1000482343EFFC9B202457F480C0000FFFFFFBA44D87FCD0E000CB4970100008EC6E0C18EB80C49B30052A0043EFFE3520008AD45080000FFFFFF8ACFB17F222C000C820541000C";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "E988DE6A091ADC00F0FFF8E6066EBCD003146B1F3D511859F3B100800000D640A0148E800082890033525421EB42F401AAF7D7FAA6BFEBBA3F84FF46FBE1DFE2FB62FF0000010505F20003000082C100653DD91880B77A87BB65CCF64AB4AA3D13E839510001BD5F7B9AFC000001801AB143880E10028E8032363D435F47AC3041ADCBF88A11BA8739F4B1C15CE41DCF13F9E0000004A7ACF37A9F00FF06929F50E4054D9FE4A001E77A8A470DADE6147F4399401A54663583EDC000000997F86EF8AB01E8010CB69BDF250A210C480356BC91FACF91C603808B38E9DF9060CA54BF8010D8A938E858FB459F88C0466225C78EEBB5625965BE0DAAA92385FD12";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "008BFEDFC09800E0D9CAA68004B137D977FD91933130AFD94FC74FA8A3E74FC76F9DF47B1F1BB102B18BF4A89A7440F80CE01762B5084F46F2C749805E1ED9BB1BFF5F350BCD6F4DAEB7D93434A0F401788B7C6521B040FFC68CBD4C21C27901320223EC3D9D63619FFE2FF65DA2FF3CD3D7C1C42FB94C0308ED629D71F640FFC5CC4A5E113160BF268F23FCFA9E56681AFE3F7BB81DF94D7C7BF5E72397E301A8E5E96760ADC031E14E67A8FF8EC4701F78B84F0E285B02E6FFCFBF1594788F8B13B644FF27F1C0D1A9AC1AA4A53C0785D4298B3FFF32CF3E1DF87FBF3A5CEF0FFFE13F014274F7AEA1F8C0DE3FE8C0D58B444E93011F07D9E0F819CFFFFECB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "1D289C3A30BA9839CFFFFBFFA05F11173FCB0C427FDBD40C6D3C6F702FE50CC713E7853F3FC8D6DB63AF2E1030F21233781F0FDC392F0E22CC2918027F65D30071D19D3ACAED87478470252039E16E20E22A6F03FFC2B9A38EFF1FAF93BBEF367FC698067F74D10C3EF4F66053D1A0725A8C890079FF23FE7F773F03FF75AD3975BFCB37835497A517D0F2067FF9FC1C1C883D30FED3F88A4EC0684078DAC307D420FF03B189923539FFDC294D752FC34A5811067EFB0F434B9F5C70C218F97E26E571FFF0F98D29B867EF01F193AA2E017FECCEA4CA71DF5CA49786FFEF79630467C654D6526E252ED814FAF0792AC0013D6A200144F1311B9FB0C61C6DA560";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "31F9EA82FF6B486A0303F2A608B7156535A8F137F07DE012413268700299500CFB7B6E07424EE0087F2C75827FA13427E31E1C2F7E98BA5942367C4FF0731B690022AAFC0FFD8C79FC097DE045EF961E52F9E2927FE02016264FD01E867B1D3830B529C0DCB84B0C004BAE7C7E00A6FFFFFE75E69C6DFB498DACCE927F908395DBF711E1B68D09F03F0EA8C16FE6AA0C1000E7DCBE613EFF8F8F403B8C9DFFACEAE7A8123F99BB00B7E7430277D3E08400682A5E431C7800780B08FB30669EFF83CEA7FD47D6E8B5ACE4BD12676B97395085A612010AE20E00C062B30BA5CE80FF97C943A0E68CFFBFDE4C35E7C6B6B6DF55E60346AB87A253A0120D100A4760";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "9B511D01BFFF9ED39D00124C0C3FFF32DD000170C2180000FFFFFFF1F7C673B252000C6E0AA6000DBFDF8101BFFFFCC4D4004E947F3FFF96EE23D52ACC180000FFFFFFBB21C1F23000000C453A030467FCC000419BFFDF9CDB4033BA5C1FFF01FBD326A984310000FFFFFF543854B01000000C2D8599B07EE90B3C418A7FEC073C6104645EBFFFE1C5D57188C4330000FFFFFF46C56037A800000C0CBEE005FFC4447C05BF7FFEFD089787B66FFFFFFFB59AFF20E0330000FFFFFF48C2BE26D700000C3B5175EFFCCFCA6085BFFFF5E8CD9EEF5CBEFFFFFF99036960FA230000FFFFFFC44B3FC54200000195739A8F31C6D708849FFFEC9481C3399D16CFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "2C3E0122EE330000FFFFFF982BE43C6A00003303325E1EFFC4171C019FFFC81CE0009D76D7DFFFFF135FE043DA630000FFFFFFC60A1A7170000037B1F1F0E30FD0288045BFFFB820C0C18F14CE0FFF00E267A707E8E30000FFFFFFC5275679650000201E63FF30FFD89DC441BFFF4026000008548F00FFBCFBE41AE7D5010000FFFFFFA414F8D4730106A1EA2EF7FFD3908270011FDFE0A1000002B753C03DFF7C12F6BA08110000FFFFFF92888752F76499A6EB21FF4FD38001A6001FECC0E90000000B7931483C7D0D79A8C8210000FFFFFF524208509A240D696BB1FF7FDF4401E2F03FEBC0C7000000479BDF7C3E7F50B9D8CA210000FFFFFF80A09B403C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "CEEB088C8EFC7FDFE0083C703F7040CC80000050C810AC0F5C0CF0E28A390000FFFFFFA7E3169A081804CDB1DFCC7FFF62001A31BE7C00C6000000578BAD3F6F0B247B3170380000FFFFFFA5CB74EB3149D5ADE877CE7FFF2200E401BC7000C3400000BC02E081C54A04B5215C780000FFFFFFD5FFCDE902157B16F94F9F3FFC91187D80F8210083900000B411C60704FE5453AA5C780000FFFFFFB15FF4825442F66BFC37CF7FFCD2381DC0B84001835C000078093F2D30BF412BA2D4780000FFFFFF3DD24B678272FFFF9021CF7FE544381A65A30600008200001BB41F1F67510222E503780000FFFFFF794DF9572C0DFF3FC84ACF7FBFC83009308C000001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "0200008B683F1FF3829088E3AF780000FFFFFFDCC52C81F267FF1FA872DF7FAC8A300049880000008830000D6A733FFFE076CB378E380000FFFFFFFD5FC4CDE9F6FF3FF02DFF7FA5BA30033A53000000C8700011F6923E76440797560C380000FFFFFEFF86EA50864DFF8F700AFFFF71DA300F112C0000089870016F9102101B0800F297CC380000FFFFFCFF7DCD361C12FFEE2000FBFF53DE390E9C81000004EC7001D31040E0B200000B04EC380000FFFFFCFF575B808531FFFDC02CFBFFD09C3A089ED100000CCE7001F30D4DF0DE400000B5F4380000FFFFFCFC3228A846AEF0048005F3FF9C0C3A2C80EA00001CC67001F3031DF0200181780C3E380000";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h000FFF0F33553355;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00033F7C4121C87E0011AD7CEFE98000000009AFA6C74CFE36090A026F9FEA39F2A237730086780000075FFF508BF9FE000007BEFFAB8000000051086E2720640B0803007FFFF7E7794B4CA000CA011E030C7FFFD0470BFF00402F87FFB880000000914DF7C50E880ED212027FFFF9CFBF4BB20000F0183C030DDFFFF02E77CF00000F87FFFA800000022A87F8E0C5FFB0CA01C0A6AFF707BCF49800006A84380001AFFFF894F6DF00002A1FFFF8000000003543FF2DA80004C5C1417C777703F0D28000007F683000018FFFE68F6DFF00003A7FFFF90000000480E1FFC047FFFFEBFFB17E208B00037E0000007EA00000001BFFFEC89FC3000045BFFFFC0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00354848FFFEA9FFFFDAFE5EFFBF3F00298E000000FF500000000FFFFF2426830028E41DFBF8000000E2984DFF7F6C03FFF6BF6CDCD40139604C8000027FA200000057FFFE01810700343DABFBF20000004C781FFFFFB204BFF49FEEFBF3D4BDF7C28000007FDE0000004FFFF3CE8303000B64AEFFFA00000024B00DFF7FC9007FBDB7F779BF87D77F57800000FFE8000000CFFFF21600900077DC65FFE60000001461AFFFFB05000062D46DFAEC2D4BE025600002FFF50800007FFFF81D960C02BFDE27FBE20000213200E97FFD00C0000560F6EE787D974980300001FFFA840001C37FF49FE61D0BDFFDBA7BFC0000844500117FFA34C00084C9BFF82F9168";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "B230100005FF75280000EBFF941FFF8325BEFD463FF0000040260023FF2900500099A4DEFFA00FE01300000005FF7EA100004FF4E11FFD8E5CDFFEAE3F6000000148001BFFA3004000B1EAD5DF20FDE00680380001FFFD55000015F5ADBFF93C507FF7F63FD000006B910001FFB2002C01FEEC3D3ACFFCE09481880003FFFFA8000015FB08BFFF2CD39FF7118FF80000EC300001BFD4031C017E79EFA0ADFEA00200180003FFFFD6000017F298FFFFF76BF6F744C308000091C800893F7403FD01FFFB86E11FFFAB4000500009FFFFE8000007F10C7FFFF5FBADF9F069A000000421046EFFAA00048777DB63FC07CD154C301A0005FFFDB500002BF2893FF7FD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "FFFFFF8031BA00043000002565A0000CA5FBF81CA333CF64800009000FFFFFFA7500087832FFFFFFFFFFFFA412D0000468000030E3D2000407F9D784FE371F80C000230007FFFFFF0000018038FFFFFFFFFFFF845EA00040DA000010DB120000A13F8000FFF327FD7100E40017FFFFFEA4000017B8FFFFFFFFFFFFE92FE000552C000000EF8000001FCC8738FFFE443E0C00A4402FFFFFFF417005EDB2FFFFFFFFFFFFED2294004B89000021E9400000067103F8FFFFC2CAE000044027FFFFFF2A004400B0FFFFFFFFFFFFC242A400AC060000A3EB000000288600C0FFFFFF7E3300120027FFFFFFC6000892B1FFFFFFFFFFFFF2BC2800822C000081FC00000C";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "709D0100FFFFFE9D7C0012000FFFFFFFE900028F35FFFFFFFFFFFFD1C64800185200004C722400074C9F8000FFFFFCD19C000E105FFFFFFFF40394C53DFFFFFFFFFFFFEA12A4013000000044540004D001C00000FFFFFF000DC003B05FFFFFFFFA973E5663FFFFFFFFFFFFE00D3E02280000000E2C18350011B13C00FFFFFE13008F04705FFFFFFFCD0D7EF723FFFFFFFFFFFFF80795C8600000000FDEE0530034817C04FFFFFDF1088687803FFFFFFFFCBAF0FF0BFFFFFFFFFFFFF800C11BF60000000DA070100334EC6084FFFFF9E40F817FDEFFFFFFFFFF31F63F1BFFFFFFFFFFFFF400C049AA0000010583A970CE2C740084FFFFF49C81C012DE3FFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "DFE2FE3D07FFFFFFFFFFFFFC011A25480000030096C1E1002C1E0000FFFFE818000083BCFFFFFFFFEFD39F7C07FFFFFFFFFFFFFC00A5C12000000782B10F1CF0209D0004FFFFD804C0C180594FFFFFFFFE6DD87827FFFFFFFFFFFFFC22A98041000000080E00CF0030168400FFFF800000000041BFFFFFFFFFFDE41827FFFFFFFFFFFFFA01051061000080265008002C60035000FFFFE0A4000000392BFFFFFFFFE109358FFFFFFFFFFFFFF88463ACF260012F878C00B02C40019400FFFEC0EE00000001047F4FFFFFEE86374FFFFFFFFFFFFFFC0BD7841A040C003F4C0080208401D0F0FFFDC0C4000000478427FFFFFF9F46276FFFFFFFFFFFFFFE0DE6E2A4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00E4BB8F5003802040000870FFF840CD0000005705E57FFFFFB38D0F0FFFFFFFFFFFFFFC445C0460187EEDBE00338000A0001830FFF400C600000050E01E57FFFC5BC4DE1FFFFFFFFFFFFFFF44BB3225C6C7EDF630318000E000CF00FFE000C34000009A341F0BC6FCFB6ADE9FFFFFFFFFFFFFFF0C3A1E1AE05F76B03060C00350005500FFC100831000009A3338F8ACFBBBB444DFFFFFFFFFFFFF9E04213CCB19FEFBE808308003D0000680FF8001829C00005212C0D3CABABED8449FFFFFFFFFFFFFFF1BC0987A22FFFFF80A30801340000350FF06000100000015A3E0E0988DFC7D1F1FFFFFFFFFFFFFFF098423FDC5FF3FB00130804340000100FE000001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "0000009D65C0E000651F761D3FFFFFFFFFFFFFFF7B237BB667FF1FF001208043000000D2FD000000C8300015648CC000C06B3441BFFFFFFFFFFFFFFF6A2E9C34F6FF3F801A0080438000004FBB00000048700005F26DC189000618E03FFFFFFFFFFFFFFFED0CCC384DFFFF801100008380000032F4000008D8700173937DEFE600006B717FFFFFFFFFFFFFFFE8DE79E092FFFF00090400A18000005BE10000048C7001EB103F1F4B000002157FFFFFFFFFFFFFFFE5C47F3ABBFFFE8007040020800008199100000CEC7001DF0E120F0C000000CA7FFFFFFFFFFFFFFCC5071FBB1FF00680080C006710000C8AE200001CA47001CF0F420F980000000B7FFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "20B7AADFC91F3C0071FFF2460637FFFBFCE14B1FC20582260CDEFF7FFFFF2000B002800000800200003F2EBDE946BC01E6FFCFA20AA7FDDBC071A7C70549191D04ED00FFFFFE8008E1000000008004000DFF283FA0D59E8764FFCEE56A8BF74FEC1511C25B133C60843D03FFFFFE6083BB52880000000B0091FE5FEBFF0C6C00EC3FDBFCCE01F405C60DEDC2A5CB1D10EC0E1FFFFFFFC33FFF5C3F00000019005DF67E75DFE86000A1FFBE462101D88680BEF642920866007C2A3FFFFFF9B20737FA660000000909CBFF5F8E6840080148379FFE1005FE02FF76EF6FBF0A60C33B687FEF27863F1BEFF5CBBE80C01E0467FFDF2FF6AC0923E05FB72F7407FB13";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "7F76DD9A710400E0860DD97FFC10783E7DC510C73130000A7FFFDFC7DB520F52900FFED25A1BF7033E76B463E00640F8730FE89EE70770B8BFF3CF9C3E1E1F2DFBFFFFE4AA902F0BD17F29247621F801BF76DF9BCC4240FFC96F46BC103C06EA5EFE23E3C46130E59FFFDFF654603F0F0C4F03C07F43F603CF14E062520440FFC633B1DA0ECEDF448EFFE3FD149E5ADFFBFFC7FE9EA6396E80BFB6D67FDF7101CF1CEF00B301C031E1F99F580070FF89CEFEF87F01C846FEFEFFE7FF0C1038DA08A732C07FB050C0E654BE79C7093C0784A3E280C0004DA14FFFB87FBE01FAEFFFFFE7FFF0B430D0515078C05EBFD8C0E676F92E8C011F079F30606630000116";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "05DEFC3A3081D73FFFFFEFFFC14A713CC010DC427FCFB00C76C7C39810010FC713D942C0C035A9A0B1F76E1030F2973CFFFFFF7FB4AFD371326F38027FE613007A1CB97A341187C780301871C61D9B734F1E6F03FFC3F1C3FFFFF7FA00409359801D88027FF7BF0C3BCE6C686C09A0734BC106FF8600D8F3942F3F03FFFDF2ADFBFFE3EC48A851520811F0027FFF4B1C1907DE62A11BF889FC42443F8701382480AEFF03F1F9E106B9FFFBFD40F364EA49F2F0027FFDBEC30DC6E88A17C0F96F02F183000F0374D62023FF01F1F38C10297FFBFBC6046BA0960222027FFD15230690F5032BA27EF26E5D5C040F81D9B3030CFA2001C62000011FFD28000861D5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "88843C027FF85FDA02206F03F707CCE332B074180F830E6D0021F870039E80300053E9F000E07063FA9280027FBBD3EFE25CE821CA0077380075FD800F87E296000B58FC0FFF5000000D7E3A032A29D8550030127FF5E7F1E5AC7301FD0783F830B63F07234368F300ABEA7C7FFE9800000017D8000EE477D2411A127FB3D47C33E4C4BFCF0C19F03F0EBFE8901798F30088EDFCFFFEC0000000978903086A1F050C04127FB7C4FE5F94E9FF8C79E0800068BF3C3CE2B5FF007E1CFFFFFF40000000118B3805720B0002011267FFFCC74CF63FFEC460E20000C0FFF81C6E727F0047CF7FFFFE800000003C31402B5404C082140247CFE47EDBCA30FC80244700";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "D3DBE7D827D78BDCFB0100000000397F8E0DC3F003C10F080FE8355919ED16BFB1554E346E723A7EB5FF14002F0954AA400C00000000301B4852C3E003E03C39AFF1677A3CB3C5B6B301524F1691F30DC8B5F400239651C7C50000000000625F243E3F000FF8FDA8FFF450A23FCFEFDACE027F431A727F0FD9ED28438DF493E075080000000061478F499E000FEC2A33FFAD19E41FDCD9FE340055460719A040D7D0A04388FA103E36BE0000000031075E4210078FC40D44FFF80BFE1C55F61F291216232FF61CE092F80381A6A686FC4B49800000003063A6FB180F868106FF7FE8E78E38819A73261600B1ABFE9FD5A32A6081CCEDFEE291FDBE0000003092";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "8DEDFC33911F7C02FFF078CFB9DEFF663752089F12FC30E90F385663006C41281BC7FA00110031D04FBE700E054280305FF438C774B3DF274AB58158863E4E28A279728C1FB88A5C1A7FE8600E603126AE2ECFC9C7AB00203DF4720D832EDF925BF1959EDAED6FD22BF87DA293C09A9C207FFE17800000D3E5B807C0FA8000101FF00E15C4FFDFF1C8339D3D67FE730F27F97EE920E23C7A97FC07D7DC0001A053AC3E17FE0000C00BF95FE41BFFDF84072F51E41BBDFEA86FE9FF0AC542023F71F1F87CCC0F0111B8AC00053000006085FF31C727BFDFF38F3F10BBC2DEF71117F97F23050A06C64BF1E00E12DE22D0BD8E67B80000006006F8731EDFFFFFD7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "84D992F36B9AA99823F9DFBEEBF83D49F0D7FCFCFC2F03A0DEC8F7E0000000C0207C2F937FFFFEA25595F3FD6153C72965F97FFDD0E8ED06338FBFFF1FBEFDC4FDF7BFE00000086000FC892F7FFFF393D7BABBEDC37B0027FAF97FFEE54ABB9EF0253FFFFFE3AFE7FF7778000000008000DF4F2EFFFFDF63733FD198ACF78C21F8F87FFF97163DB0F1353FFDF83E755F141F000000000080002FE289FFFFFD02029E305D33B41473DDBBFFFCEE4A583174DFFFFFFFFFAAEF000B80000000004000BD4F7FFFFFD880117F5D3354D85527FF53FFFFF1E8512E3EDFFFFFFFFFF87DE0181C0000000080000E3A87FFFFFC03729BC41BB07E9527FECA7FFFFECF5A0F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "FFDFFFFFFFC77807010800000000010000002E8BFFFFFC047D1BA02375712FE6FEA17FFF9197C409D35FFFFFFF75C800000701000000118000065007FFFFD608CB83702DD48D7EE5FF6B7FFF3AA1285B58EFFFFFFFFE480000080000000010000020000200006CF8469DDAC0F6B8CECFFBFE80E0200204424CE9FFFF3FE3180000090000000021000006588021814187FD386F6685DA3806FC7CDDFD67F2D9C79FA3FFFFFF9F7000000F0000000000001406C6A2C370083015FFEA217607FFF1FFFB12FCC1008A9B1E23FFFFFCFF90000027000000000300000293E44282A00035FFE68641AFFFB7FCF35D3F2956087A1CFAFFFFFFFE90008002000000000100";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "5BFFFF7C03817C1F02988000001A8B72DCB2C437F4FE99A04663C96BFFFEC1110000001CE5FF3C773FFFFFFE9DFFFFFFD8BD8000000FE5A398A9214456E3A321CA03BDAFFFFF22157FFFFF597BFF7EFF9FFFFFFF7DF700FFCFFAD9FFFFB7E466E29055E78103820C3FE1678400017F92FFFFFF6B9E03C3FEBC3F1C1065FFFFFF6876C10C4013B4033FD41545850B6A25EFC487FFFFFF1C6C0000037AA86810083FFFFC7885FFFFFF4B9E4E0CFEC3C0819EC945F15D317DDD866E80FFFFFF2E76000000DE84000000CEFFF86004FFFFFFC0A48E08FCA7D00F0C04A84A667ADBEB2366B8FFFFFF3C2A0000009CD2000003860CE0E0367FFFFF6630D900D901A627";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "C6A60E649299B94E6DB4F6FFFFFF733C000000D846000003860040815D3FFFFF257C16FD8821E80BC97262C956C45ACE78B5957FFFFFBC21000000A83200000040000413F8FFFFFF837C81FA8D10649FEAF5BF328CB31BB0C3928FBFFFCD7C90800040E00808000DE0006717F84FFFFFC3EA81FF0805360F69D631C8F815EFB72658E47BFFF7666C800003401F000002C2389A01E023FFFF001081FFC4417AC57C2372464E2056211E959DBFFDFCE7BF0000060002000006E038FC56E191FFFF806ED1FF84582AE927B93300CE844E505A5CB84FFF43F59D40000F00010A004A613CE886E6C82FEB03A4F107A1E001D8E7860508038676C0B255FFDFFED8479D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "D0001E030280000D7138B019E8640FC780EDB703A3F77315E0D513ACF055ECD800906EDFFC9A9DDD00003C0380C0004B603822F8C0327FFF002687C7D35BF8C679F8382A84FE09E00078CDA3F32AEBFE8000E00000A0004F6038C0F3C1003FFE007A85C745A1FCE0822E9DF67A69DEC000A6F43F45FD1F2E800060004050000D39E3CBE3E0108EBE017BFE6E2FA8756E580801360E137695059722459FFE073F48114000003A20013BFB13C3FC3C59F500FCBDF40645E142FCA7CE2F3516062413874D0F15FEBEBFE0038000003B004B31B67780F07316F500B0A04F090051EB505763A10FB00C38F5DC83CE6FCEECBEA0170000000AC00718E42700F0F397F4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "00E98758680028C919D51FEC34B28D6D99F16612EDCE5CBE200D0000000240475CC82C0000C745060038BFB7AD8037064BB023B0ACBC363AF2B98122F3FF7C3E80BA00000006207FCCA1D90000C76404001E8E3976801D00BCF3AA91A7FB83FC6ACC30D9E99E59FFE01A00000002706BC8A15B7F0081F222001F03467C804B3378D69743011C6BFD12B946749528A1FFA029000000000C0BCCC024FF0021F9200049DFE6F3A05007EA265754C67778FF4D6416226B03B1FF924000000000240FA680C0FE03196D74003BEBAAF3804E73C97284692429F9FE1D4C0199EFC3867F88C000000000382F0534C1F803D10CF40053A791B3CC437D33026C6706578FFC";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "FFFC7F7C000B0000FFEEAD7CFFF97FFFFFFFFB7027F3103C3807FDFD103FFBF80CF10FF2006987FFFFF81FFF000E0000FFFF87BEFFF87FFFFFFFFBFF9A7C7060001FFFFF003FF3E006583E3000B5FEE1FCF35FFFC00C0000FFBFE787FFFB7FFFFFFFCFBFF8AC33880C1FFEFD00BFF5C000907300000EE7C3FCF23FFFF2180000FFFFE787FFFA7FFFFFFF953FFF1547FFF347FFBF82AFFF00000A900000957BC7FFFE0FFFF8080000FFFFD61FFFF8FFFFFFFF4AFFFFF3600000EFFF410280010000290000018097CFFFFE0FFFFE140000FFFFFA7FFFFAFFFFFFFE7FDFFFFFC3FFFFE7FFF07E00000000EA000000815FFFFFFFABFFFE800000FFFFC3BFFFF9FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "FFF8B7FFFFFFE13FFFE9FE5EFD400A00072C00000100AFFFFFFF9FFFFF420000FFDE091FFFFDFFFFFFD9679FFFFF603FFFCA7FECFE08DA382A0A000001805DFFFFFF87FFFEA38000FFFF832BFFF1FFFFFFFB87CFFFFFB4007F83BFEEFE066903500D0000038029FFFFFF87FFF30E8000FFFA99C6FFF5FFFFFFEB4FDFFFFECA004F826FF67847F83500884000010017FFFFFF17FFF3D61000FFE02241FFEDFFFFFFCB9E7FFFFF0480005D33E4F017D0181F1AC00001000AF7FFFF87FFFFDD8C00FFC02031FBE1FFFFFF8DFF1FFFFF000000E69DFEF8F78480B6FFE0000600057BFFFE237FFB1FE600FFC000927BE3FFFFFF3AFFEFFFFA342000CDF77BE8D04E17";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "4CCFC00006008297FFFF0BFF9B9FFD00DD0000C07FEFFFFFFE59FFFFFFFD0020008117CCD3C4F19FEAFFE0000200815EFFFFA3F7FE9FFF20B22000AC3FF7FFFFFCB7FFEFFFF30058008E06CEC26F031FF57FC000060000AAFFFFE1F7DEBFFF98E98008B71FD7FFFFD86EFFFFFFFA0020000100625E30039F637E70000C000057FFFFE1FBFFBFFF2CE46008110FC7FFFF7BCFFFFFFFE403120101863BCF12011FCDFFE40004000029FFFFE5F37FFFFFF2100908848737FFFFFE37FF7FFFF403DA00000406CE6000D49FFFAC0006000017FFFFF1F2FF7FFFF50412060049AFFFFFDBDEFB97FFCA00050008206707F8308A73CFE6000A00024AFFFFD1F5FF7FF7FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "000000402187FFFB8FFFFFDFFFA0000C4204025F7C3C30DAFFFFF400100000050AFFF07FFCFFFFFF0000002412AFFFFF17FFFFCBFFD2000461000DFB7FC7E01C3FFFDC0008000000BFFFFA9FFEFFFFFF00000044587FFFFE2DFFFFEBFF12000092C25FFF7FFC38608EFF1A80080000015BFFF92FFEFFFFFF000000092C5FFFB8B3FFFFFDFF800000021AF8C77FFF87C5F3FF5B8010000000BE8FF85FFEFFFFFF0000000D236FFFF876FFFFDCFE400000051FFC077FFFFCED1FFFFBC03800000055FFB87FFCFFFFFF0000003240DFFF7BF9FFFF5CFF00000001F9FF3F7FFFFFABCCFFED801800000029FFF5FFFDFFFFFF000000128CDFFFEDD3FFFF7DFE00000C";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "36E2FEFF7FFFFEED03FFEDC03000000016FFFCFFFDFFFFFF00000011C6DFFFC7ADFFFFB3FA24000305E07FFF7FFFFCFFB3FFF1C0200000000BFC6AFFF5FFFFFF0000000A024FFF8FFFFFFFBBFC000430067FFFFF7FFFFFEFFB3FFC40600000000568C0FFFBFFFFFF000000180D13FF57FFFFFFF3F41833000E7EC3FF7FFFFFE4FFA0FB882000000032B2807FFBFFFFFF000000080403FE9FFFFFFFF2FEE03000032F83FB7FFFFE0EF7727878400000000345007FFBFFFFFF000000080181FC29FFFFFFF3E07300000B1F9F7B7FFFFE17F07F20244000000000CE007FEBFFFFFF000000040080FA5DFFFFFEFBE3980000038FFF7B7FFFFB677E3FF62440000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "0015007FF7FFFFFF00000000010073B7FFFFFCFFF1C0000013E3FFFF7FFFF7E3FFFF7F60000000000028003FF7FFFFFF0000000000006EDFFFFFF87FE00000000FE3FFFB7FFFE7FF3F3E7FF6B00000000190003FC7FFFFFF0000000023001FBEFFFFFFFC000000001FE9FBFF7FFFFFFBFFFFFFBF800000000006003FC7FFFFFF000000060300379EFFFF7FDBC00000003FFCEFFF7FFF1F59FFFFFFCC980000000002001FEFFFFFFF0000000486004B0D9FFEDD5E000000003FFE7BFF7FFF3F11FFFFFFFC0300B000000F001FAFFFFFFF00000000020085E5FBF3EBFF000000001BFE3F0F7FFE3F3BFFFFFFB840100000001F801FAFFFFFFF00000000040102DB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "FF1E778C200000007FFFDF8F7FFFBF31FFFFFFAA00030000003FC01FCFFFFFFF000000034002007FE7E42DBE000000005FFFE3CF7FFBFF38FFFFFFA8A0003000007FE00FDFFFFFFF000000014804203E3FABEDF8300000001FFF33FF7FFFFF3CBFFFFF600000073800FFF00F5FFFFFFF000000010408001DF5BF76FC100000006FFFA3FF7FFEFF7DEFFFFF641000006303FFF80F5FFFFFFF000000400410004F3FFEFBF800000000AFFFF9FF7FFFFE7CE3FFFFA00800000643FFFC0F1FFFFFFF000000009820000E52FFFFE010000000BFFFFCEF7FF9FFFE7FFFFFE1A000000041FFFE069FFFFFFF000000009840006BCDFF3FF0180000003FFFFEFF7FFFFFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "FFFFFF6164000000031FFF06BFFFFFFF00000000C8B000C667FF1FC008000000FFFFFF3F7EFFFFFFF7CFFFE9600000000023FF86BFFFFFFF0000000059013BFFF6FF3FE0080000017FFFFF9D7CFFFFFF778FFFE1F200000080021F873FFFFFFF0000000022127FFFCDFFFF80000000007FFFFFCB7BFFFFF7278FFE8390000001000023E37FFFFFFF000000000407FFFFD2FFFFC0040000017FFFFFA77EFFFFFB738FFE13100000040000061B7FFFFFFF0000000020EFFFFFFBFFFF80040000017FFFF7E76EFFFFF3738FFE170E800000000000487FFFFFFF000000035EFFFFFFFFF0070002000006FFFFF37D1DFFFFE33B8FFE070F000000000000007FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "DFC06AFF36E0E3FFBBFFFB867AC7FFC3FFFDCB1FFFF403FFFFBFFFFFFFFFD00050008000008001FFFFC036BFD6B963FE637FEFC27D57FF23FFFDE7C7FE0919FFFFAFFFFFFFFF8004ED020000008005FFFD007CDFDF2AE178D17FFEF83573FE33FFFD31C3FE113C7FFFDFFFFFFFFF8043B880880000000FFFF801DDC3E0F3F3FFA03FDBFF11FBFF79FFFDF9C3FDE01D1FFFFFFFFFFFFF833FFF407F0000001FFFE2099E75E01FFFFFE1FFFE467EFBFF78FFFFFC43EA426607FFDFFFFFFFF973FF7FF8660000000BFFE400BF0F67BFD7FF405FBFF91FFBFCFCFFFFFE6F1F8260C3FFDFFFFFFF8E3FFFFFFDC07E80C01DFE98003FAE3A5FD6DF607FDFAA07F8F8EC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "7FFFFF1C790000E0FFEFFFFFFC803FF77FFD103F31300FFC80002FC384BDD0AF803FBEFD23E6FCFC3FFFF58FF60040F87FFFFFFEE0003FFFBFFFCF8CFE1E16F004001FE4A97FF0F7802779DB08DCF3FE3FFFFFD7EC0440FFCFF7FFFC70007FFF5EFE23E0CC0137F260000FFE555FE0F50017803F007CE1FC0FFDE28FD80440FFC7FBFFDE00007FFF8EFFE3FC039E5F4004000FFA89BBE6BA0017F539001966FE0FFDEE0FF001C031E1BBFF4000007FFE0FFEF87F00385C0101001FFD23DFE77E0807253F00466F3F07FDBEDFE0013C0784FFE1000000FFFC8FFFF87FBE19EC1000000FFE8E67EF340006873F2142C73F07FFF5A8C0091F079F3858000000FFF8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "E5FEFC3A3081A8C000000FFF5FD3EEF4000223BD0031CFF387FFF69B80010FC713C780000000FFF4C1FF6E1030F294C000000BFFAFE9CCE0002CC7FD0018ACFF83FD3E39000187C780DA00000000F7C8B23E6F03FFC38EFC000003FF8F830CF80014F7FD000890F3C3FFBF638011A073448200000001FF80683F3F03FFFD8FCE000013FFC7809ED0005F8FFD000108E3E1DFFF65C013F888083BC0000001FFC07E2EFF03F1F9BFF8C60007FE23A10FA049C3CFFD0001DE3CF1FDFE8FE000F960410810000001FF00DF27FF01F1F3D7FFCE8005FD75C02BE097439DFD00037D1CF8F1F91FF0027E0411A040000003FE08FE8DFA2001C61FFFFDE001FFF9E03980";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "0905C7FD00030FC5FC21F73FF827C340CF4C70000003FD00FFE3F870039E7FFFFF9C13FFFC383F603C03EFFD0047C7E01C1DF05FFC000407FF897C800003FC00FFE3D8FC0FFFFFFFFFF181FFFF127E186807CFED0001D7F0198DE0FFFE002007CF48BF200007F400FFDBEA7C7FFEBFFFFFFF9BFFFF143E072007FDED0043F7FC03C5F17FFF76060FC0F03FC00003E100FFD0EDFCFFFE3FFFFFFF7A16FF803C00800FF3ED0057E7FE1FC5B2FFFCE01F7FFF96BF340007C000FFF21CFFFFFEBFFFFFFFFD1FFFC238024007FEED181FE7FF2CE5C1FEC6471DFFFF3E3FF900078000FFF94F7FFFFFFFFFFFFFF6CB7FE31C44B007FDFD382FFFFE23E18FFC2053B8FF";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "D3DB460027FDFA5CDE81000000003DBFFE4DC3F003C10F1817D15FF7FFF8A1F6CE823F86638A773E228D70002FFA51244E0C00000000329FFC92C3E003E03C089FD13FF7FFFEB9FA1C003E87A46CFFBEF7F124001BF11005990000000000631FFE3E3F000FF8FC05FFD11FEFFFFFCFD8F8023F9C164D7FDE27FC80000DF55C005308000000006187FA499E000FEC29E7FFE907EFFFFE19D9D0035999004E3FEFEFFAE0000CFD5E002B7E000000003187F74210078FC412D1FFE90FEFFFFDEA190000598C23861FF66BC6B00004E948007B178000000030A3FF7B180F86800EFDFFF1A3FFFFF7C02D0029FFA607005FFE237C0C0004EB7800F3F57E0000003011";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "FFEDFC33910FFC1FFFF13FBFFFB7E0B51086F7900E0040FC66FE460002435400FFC7560011003190AF3E700E04B6802FFFFD383FFFBFC0F077F7FF593E80E03277FF758003B75C01D3FFE2E00E6031847FBECFC9C86B002FFFFD317FFFFFC05E19F9FFBC3AD3E044A3FE7CE001FF5C07FDFFFEAF800001027FF807C07E80003FFFF53CBFFFFFC00CB71FFF7E77C0EC0CEFFF7E3800DD600FFFFFFFCADC000000FFAC3E0FBE0000FFFFFD3B7FEFFFC05928AFBFED5B80F8089FFFFF0E019D681BFFFFFFFC9C0F0140EFEC007B3000005FFFFB33DFAFFFC00BA2E7FEBAE282F41E0FFF7FEB01B5681FFFFFFFFE05DE2300FFCE00380000007FFBF934BFBFFFE02F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "428AFEF4BBA2FDFC87FFDFB8E3D7707FFCFFFFFFFD5F0000FFE835E0000000FFFFFB2416FFFFE152532BDFF8896BD7F013FF7FFC70E7107FFFFFFFFFFF95FC00FFD3DFE00000083FFFBD00B1FFFFE873BC1267E017E1D24101FF7FFE1FED117FFF7FFFFFFFE11E00FF29F800000000BFFF7E18FFFFFFC0A33F39F38007C0928002FE7FFF85F940FFFF7FFFFFFFFE1B80F0BF0000000000BFFFFD15BFFFFFE2823D1DE4A0C47A2D82207DFFFFE5BD43FFFEFFFFFFFFFFE2B00E138000000000FFFF5E02D7FFFFC7803F07CB7C96527640003FFFFFFC1D27FFFFFFFFFFFFFFF01AE0101C000000007FFFFA650FFFFFE2037B9B9A06BF34D244011C7FFFF41CBFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "FE7FFFFFFFFFF002001800000000017FFFFB7007FFFFE004740D91439AD1D009010F7FFF900D9FFFFEFFFFFFFFFFE800000B0100000011FFFFFBE003FFFFCE08C38260327940013200877FFF08077FFFFFFFFFFFFFFFE80000080000000011FFFFDFA001FFFFFCF8457E7D007ECE3120000800E010017FFFFF7FFFFFFFFFE80000010000000020FFFFFFB7FFFE7FE00007FF9FFF80280016FC7C7DFD60017FFFFF3FFFFFFFFFF00000010000000000FFFBFE36A23C8F97CFF3FFE42109C7FFF3FFFE12FCFFF997FFFFFFFFFFFFFFC00000020000000003FFFFE1C3FFBD7D7FFFFBFFFF063E3FFFC7FFFE9D3F5FF60FFFFFFFFFFFFFFF800000040000000003FF";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h028A46CE139B57DF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "F6FFFFFF00000113000000203FFFFFFFF80000000200000000000011C62FFFFFFFFFFFFEF9DBFFFF01FFFFFF00000310700000003FFFFFFFFC000000020000000000001A02B7FFFFFFFFFFFFFBFFFBF000FFFFFF00000000070000103FFFFFFFFE00000004000000000000080D6BFFFFFFFFFFFEF3E7CF00087FFFFF00000008006000007FFFFFFFFF000000040000000000000005FDFFFFFFFFFFFFF11FF000082FFFFF00000008000E00087FFFFFFFFF8000000400000000000008007EFFFFFFFFFFFF6F8F0000001FFFFF000000000000E0007FFFFFFFFFC00000040000000000000C017F7FFFFFFFFFFFFC780000000FFFFF0000000000000E04FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "FFE00000080000000000000401FFBFFFFFFFFFFF4FC000001007FFFF00000004000000E2FFFFFFFFFFF00000080000000000000003FF9FFFFFFFFFFF900000001003FFFF000000040000000EFFFFFFFFFFF80000180000000000000422FFCFFFFFFFFFFE000000000001FFFF00000000000000007FFFFFFFFFF80000180000000000000200FFBFFFFFFFFFE7000000002000FFFF000000020000000107FFFFFFFFFC0000100000000000000287FF4FFFFFFFFEDF4000000020007FFF000000020000000180FFFFFFFFF00000100000000000000005FE87FFFFFFF9FE2000000020003FFF0000000200000001800FFFFFFFE00000100000000000000207FD03FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "FFFF1F8E2000000040001FFF0000000000000001C000FFFFFFC00000300000000000000143FA00FFFFF2EDBC0000000040000BFF000000010000000340000FFFFF80000020000000000000004FF4207FFF6FEDFC10000000400007FF0000000100000003E00000FFFF000000200000000000000103E8003FFCFF76F800000000000003FF0000000100000003E000001FFC00000020000000000000010BD0005F8FFEFBF010000000800001FF0000000000000007F0000001FC00000060000000000000009FA0000172FFFFF010000000800000FF0000000080000006580000003E00000060000000000000001740004BCDFF3FE0080000008000007F00000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "800000069800000000E000004000000000000000C6A002F467FF1FE0000000000000003F00000000800000069C000000001C00004000000000000000C5002FFEF6FF3FC0000000010000001F000000000000000E0C0000000001E000C0000000000000006A037FFF4DFFFFC0080000010000000B000000004000000C6E00000000001C0080000000000000003417FFFF92FFFF800400000000000007000000004000000CEF000000000001E08000000000000000617FFFFFDBFFFF0004000000000000030000000040000008F100000000000031800000000000000027FFFFFFEFF0070000000006000000010000000000000018F08000000000000180000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00203F007FFC1FFFE5FFFBF90007FFBC000234E00028FC000000000000002000E00480000080020000807FC07FF81FFFFCFFDFFD0403FFFC0002183800B0E60000300000000060031E0200000080060000007CA03FF01FFFCEFFDEFF1003FF7C0002CE3C00E0C380002000000000403C47E2880000000C0004003FEC3FE01FFFDF7FFBFF4001FEFE0002063C0601E2E000000000000060C000BCFF0000001C0010001F7E1FC01FFFDE3FFE460003FDFF000003BC158199F80000000000064C008007CE0000000C0040001F8D8F803FFFBF9FBFFAE001FFFF0000019040019F3C001000000074000000023AFE80C0180000003FEF4F003FFF9F9FBFA0F801FBFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "800000E10603FF1F00100000032000008002EFAF3130080200001FE3D6003FFE7FDFBED0FC02FBFFC0000A720803BF07800000011A00000040003079FE1E180800001FF4B8001FFE7FCFF940FF01FFFFC00000281003BF0030000003A00000002101DC1F9C01382000000FFE56801FFCFFEFC100FF80F7FFF0021D202003BF00380C002300000000B1001C03F59E500000001FFE81401FFDFFE3F000FFE1EFFFF00210D000063FCE1E0400900000000010010780FF585100000007FF11E01FFDF7FB2000FFF85FFFF80240A00006C3F87B001D00000000000000078041F3F40000000FFFA0781FFBFFF9A000FFFC7FFFF80003D50006E0F860C3900000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "020103C5CF7F200000000FFF80DC1FFBFFFD8000FFFE7FFFF80017E6000EF038EC3D000000000000020091EFCF0D4800000007FF20AE3FEFFFD20000FFFF3FFFFC025F46000E78387FE000000000000003C190FC003C5F00000003FE4043FFE7FFED8000FFFFAFFFFC00FE9C000E5F8CBF0300000000000000C0C0FC00025FF0000007FC2040FFCFFFB20000FFFEB7FFFE22FD98000C0777F001800000000000005100FC0E065FFF000007F890013FDFB6404000FFFF21FFFE03FF70001F069F8001E00000000000001800FE0E0C7FFFF00003F00C203BDF69024000FFFCA2FFFF0FFAE0001D81F80001B80000000000001205DFFE39BFFFFE0001E004003C3F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "F4062000FFFE903FFFDFF8C000183F8000018E0000000000002C078FFC61BFFFFFE001C002083F9FC8040000FFF8181FFFE3FF80003FF800000083000000000000042703F000BFFFFFFE0380000A3EE7A0001000FFFE180FFE73F700003FC0000000C0C000000000000815838001FFFFFFFFE00000803FF880040800FFF41803FC3BEE00003800000000C030000000000021120300017FFFFFFFFDE000443DFE00080800FFE80801E03BDC0003000000000040C8000000000002E30000017FFFFFFFFF8000203BFD00080400FFF00800F31BF8013800000000004006000000000001308000017FFFFFFFFBF880111BFB40000000FFD00801FC1FB003C0600000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "0000408380040000000092830007FFFFFFFFF77F980B17C3D0080200FFE00C07FF0FE00C0070000000006000E0000000000018410006FFFFFFFFEFFFF980BF9FF8100100FF80041FFFA7C1C0007800000000200038000000000028780006FFFFFFFFFF7FFF92AC77F2000100FF40063FFFE70C0000FC0000000020000C000000000000780007FFFFFFFFFFBFFFF318000CC000807DD004FFFFF3600000FE00000000300007000000000001E00005FFFFFFFFFFBFFFFF1FFFFF3000C1FFFFFAFFFFFD000000FF00000000300001C4000000000D800005FFFFFFFFFFFFFFFFDFFFFFC00031FEFFFFFFFFE6000001FF80000000140001680000000010400007FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "FFFFFFBFFFFF92FFFFF8019F7EFFC1FFFF69000001FFC00000001000009A0000000141E00007FFFFFFFFFFDFFFFF183FFFFE000D7FFF21C7E600000001FFE00000001800011E8000000103D4000BFFFFFFF7FFFFFFFF4C007FDF800F79FD81FF3010800001FFF000000018000C31C000000003F9000BFFFFFFFFFFDFFFFE360007BFE007FFFE01F30020000003FFF800000008000C29D0000008017E001BFFFFFFFFFFDFFFFEFB0007BFF01577E001380040400003FFFC0000000800002274000020003E0417FFFFFFFFFFEFFFFCFF800077FC07778002800000000003FFFE0000000C8000601C000080019D8417FFFFFFFFFFFFFFF9CBC00036FF0277C03E00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "0100000003FFFF000000040060600380000000C78017FFFFFFFFFFEFFFFAFFE000FE27C16F03FF800000100007FFFF8000000408006000A00400002FC01FFFFFFFFFFFFFFFF4FFB0007FF4C1701FFF800000000007FFFFC00000060800400068100000B7E03FFFFFFFFFFFF7FFF5FFD8007FFF4181FFFF000800080007FFFFE000000604004000D840000091F02FFFFFF7FFFFFFFFEBFCEC00FFFFCD7FFFFF00100000000FFFFFF00000020C0000000F80000044F8EFFFFFEFFFFFF7FFEBFC2600FFFFFB4FFFFFC0200004000FFFFFF80000020C0080000A00000000767FFFFFFFFFFFFFFFD5FFFB01FFFF8B07FFFFC0000000000FFFFFFC0000020800800800";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "000000403E5FFFFFFFFFFFFBFF9FFFF380FFFC9F003FFF80000000000FFFFFFE0000038001000000000000641D5FFFFFFFFFFFFBFFADFFFBC2FFE9FF0007FF81000001001FFFFFFF0000016001000000000000245FDFFFFFFFFFFFFFFF6DFFFF61FC9FFF00003FE2000000001FFFFFFF800001C001000000000000092FFFFFFFFFFFFFFDFF7FFFFFF3ECFFFF000007E0000000801FFFFFFFC0000180010000000000002D23BFFFFFFFFFFFFFFEBFFFFFF85FFFFF000000C0000000001FFFFFFFE0000180030000000000001240BFFFF7FFFFFFFDFEFFFFFFFAFFFFFF00000008000000003FFFFFFFF000000002000000000000028CDFFFFFFFFFFFFFFDFFFFF3";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "246621FFC80383632F81000000003E2000323C0FFC3EF0E001CEC0000005F9F9BF001FB95C4380FEC9508FFFD0052A37AE0C000000003320026D3C1FFC1FC3F09FCEE00800017DBD7E027EB86B81007F8004DBFFEC0D2C06FD000000000063E001C1C0FFF00703E1FFFEF00000003FFFBC023FA06E81803F0A037FFFF20B240067080000000061F802B661FFF013D75BFFF6F010000179DFB801DE407E90C01F800B1FFFF70B200036FE00000000319804BDEFF8703BF5D9FFF6F8200002C20E300060605F7B600E903FCFFFF91F34006CCF8000000030AC0884E7F0797F5EF1FFEE58000007E32F200400507F7F60000C9FF3FFFB070000CC0CFE0000003096";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "109203CC6EFAFC10FFF6C440002FC0FE405300687EFFDF02107FB9FFFCAF20008038CE001100311330418FF1FBAE80307FFAC500001FE037C28A00A47E7FFFC17FFE8E7FFC4F2001200019E00E603105404130363AEB00303FFACE80007FE0013A0200427ABE7FB25FFF831FFEDF28060600019F800001028047F83FD68000201FFEC24007FFE00681E4008177FFEFF37FFE81C7FF3F100C00000039DC0001000013C1FD7E0000E00FFAC68017FFE00560D800139BFFFFF73FFE00F1FEFF001800000003BC0F00000013FFD73000006007F8CCA07FFFE00D6648014682BCFFE07FFE801CFEDF101002000001F3DE22000031FD780000004003FAC9003FFFC010";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "BE74010CCB9DFA007FFE20471D2F106003000000033F02000037E3E0000000C001FEDBEBFFFFC02D2FD80008F17DF400FFFE80038E0F2040000000000073FE00000EBFE00000084000FEFFCBFFFFC04C43F60000FBDE2180FFFE8001E017018000800000001F7C0000CBF800000000C0007CFFF7FFFFE09C80FBC440F9C56101FFFF8000780F2100018000000001F4000F4F0000000000C0003CFFCFFFFFC17DE0FDE000FC03C301FFFE0000180302000100000000001880F413800000000080001FCF0FFFFFE27FC01EEFA8E3238C83FFFE00000C0744000000000000000C2840101C0000000080000FDF0FFFFFC5FC95635BFA60873003FFFF80000C019800";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "0000000000000803000800000000018000029003FFFFCBFB8AF0EAFC60024047FFFE80007002D000008000000000100000030100000011000002D003FFFFF1F7367CD7C07E27000FFFFE8000F80160000000000000001800000000000000110000010003FFFFE307BC0068007EFE003FFFF7FF1FD0004000000000000000100000090000000021000001400000005FFFFFFFEFFF800FFFD9038382029FFF8000000000000000000000050000000001000004595CFFFF3FFFF9FFFFDE0027FFEC0000ED03000460000040000000002000000200000000020000087400FFFE1FFFF9FFFFF9008BFFB8000062C08000F00000000000000070000000000000000200";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h535300F053530FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = "3F5D7C6080039FE67C0B949209F47C000B800000000000BF020000000000000FFFFBE01FFFFFBFFFFFDE3F0081FBDFCFFE1F50001FFC7C00240000000000003F020000000000000C7FFBC037FFFE7FFFFFFB1E799FF7FF9F3E347041B3FA7C02AC000000000000BF008000000000001C07EDC03FFFFBE3F4FFE99EBF9F3FFF3F1B4CFD9277FE741BE40000000000017F00C000000000003C00FFC003FFEBC1EB7FF88D90281FCE7F0FBC57827FFC7F3FED0000000000021F006000000000007C00538015FFCFE1633FF483CD2B8DCCFE0E7C01474FFE47FFDD8000000000043F00300000000000FE803D0001FF3FC307FFF6081F120FF9FE007C0191FFFE7FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = "FFE000000000081F00180000000001FE043EC002FD7FC6EBFFE1BEA071A4EBFE1A3C00ED1FFE7FFFEEB000000000103F004C0000000003FE80BEF801F5FFF48A9FF06E78686613FE413C0029BFFEFFFFCF6000000000200F01860000000007FE00FFFFC067FFEC7EBF8E9F68FC27107D189C0015BFFEDFFFBFD000000000401F0107000000000FFF00FDFFFC9FFFE89F13F333903001B7C74C4C000671FE5FFFDFFE00000000801F0107800000001FFF22FBFFFCBFFFF99FFFF00BF4784FF3FF802C00030FFECFFFFFEB00000001001F0101C00000003FFF05FFFFFE17FFF3BE23F190EDCC46BBD3D01C011D8FFEFFFFFFF70000000200070100600000007FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "88FFFFF810FFF72021F1C0EC0C877347FD0C01FDC3FEEFFF7FFD800000040007000030000000FFFF81EFFFE0180FF508004DE0740E9FB90FFEC49FFBF1FECBFF3FFEE0000008000F000018000001FFFFC1EFFF800D0078401020077712E7EA0FFFF9FFFBF83EE3FF7FFFB0000010000700000C000003FFFFC3FFFF0006002C42103FF4BAF1F0120FFF42FFFFFE0ECDFFFFFFD00000200007040006000007FFFFC1DFFC0007822FE1106FFA586ED0350FFE98FFFFFF06C1FEFFFFFC000040000320000100000FFFFFE1B7F00003001FFC58A8FC1E7FF08E9FE9997FFFFF60E1FE7FFFEC000080000300070180001FFFFFC1F7C00001001FFFB9EC360AFF113C5E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "C09FFFDFFFF0E1FEFFFFFB0001000001000200C0003FFFFFE7DF800001801EFFFBEA14CDFEAC7C2400BBBFDFFFF9E0FDFFFFFF800200000302000060007FFFFFD6E1800000A10A7FFB9E11CDFD065988017F5FBFFFFF3CFFFFFFFF80040000030000003000FFFFFFF6F3800000E00F3FF38473E1FE08BCE402775FFFFFFF2C3FFFFFFF60080000010000005801FFFFFFE7CF8000005207DFE3BE7F76F480BC53001FCFFFFFFF8A9FFFFFFFF0100000008800000C03FFFFFFEFBF800000200DEFC39A37D9EA021D6108071FFFFFFF17F9FFFFFFD8200000018D00400207FFFFFFE2FF8000002005F7810FFC71983B8CD080270EFFFFFF8B7BFFFFFFE840000001";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "000000000000000008000000000003F8002060033007007FF01006000000FFE80000000300000000000000000000000000000000000003FC00E000004006003F600006000000FFF8000000000000000000000000000000000000000000000001FF0000007FF9FC403FE00BFFFFFF800000000003FFFFFFFF00000000000000000000000000000000FE00000A1FF9FC401FE109FFFFFF800000000007FFFFFFFF000000000000000000000000000000007E10007203FAFCC00FE111FFFFFF80000000000FFFFFFFFF000000000000000000000000000000003E1807C501FEFCC017C100FFFFFF80800000003FFFFFFFFE00000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "1C1E0F0D007FFCE003C120FFFFFF80000000003FFFFFFFFE000000000000000000000000000000000C1E0C1D001F3CE001C0407FFFFF80000000007FFFFFFFFE00000000000000000000000000000000040C0C39000C1CE000C1407FFFFF8000000000FFFFFFFFFC0000000000000000000000000000000003C80673000018E00001803FFFFF0000000001FFFFFFFFFC0000000000000000000000000000030007C000F3000001800001001FFFFC0000000003FFFFFFFFFC0000000000000000000000000000070007C001E3000009000001001FFFF80000000007FFFFFFFFFC00000000000000000000000000000F0007E00367000018000000000FFFE00000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "00000FFFFFFFFFF800000000000000000000000000001F000FEC07B306003C000000000FFF80000000001FFFFFFFFFF8000000000000000000000000000007000FDFEFFC6000000000000007FE00000000003FFFFFFFFFF8000000000000000000000000000000000F81EFFEF00003000005C003FC00000000007FFFFFFFFFF0000000000000000000000000000000000E00CFBF300003800009FC03F00000000000FFFFFFFFFFF00000000000000000000000000000003C18000F9F000007E00E19FF81C00000000001FFFFFFFFFFF00000000000000000000000000000001F80004E5F000107F87E31FFF9800000000003FFFFFFFFFFF00000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "000000000000001FFC01FE07000607FCFC71FFFC000000000007FFFFFFFFFFE00000000000000000000000000000001F3FC3FC07000607FC3CE1FFF000000000000FFFFFFFFFFFE00000000000000000000000000000001C3FF7F90700240FFE1DE1FFE000000000003FFFFFFFFFFFE0000000000000000000000000000000003FF7FFC3000007FE07C1FF8000000000003FFFFFFFFFFFE0000000000000000000000000000000303FE3FFE0380003FE0381FE0000000000007FFFFFFFFFFFC0000000000000000000000000000000787FC3F1C0780001FE0181F8000000000000FFFFFFFFFFFFC0000000000000000000400000000000FC7F83F020E00000FF";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init3 = "001FFFFFFFFFFFFF00000000000003FFF8003E003FFFFFFFFFFFFFFF7FFE000000000001F0000000001FFFFFFFFFFFFF00000000000003FFFE003C007FFFFFFFFFFFFFFF1FFC000000000001FC000000003FFFFFFFFFE1FF00000000000003FFFF8078007FFFFFFFFFFFFFFF0FFC000000000000FF000000003FFFFFFFFFE07F00000000000001FFFFC07000FFFFFFFFFFFFEFFF83FC000000000000FFC00000003FFFFFFFFFF00700000000000001FFFFF06000FFFFFFFFFFFFFFFF00F80000000000007FE00000003FFFFFFFFFF00000000000000001FFFFFCC001FFFFFFFFFFFFFFFF80380000000000003FF80000007FFFFFFFFFF00000000000000000FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init2 = "FFFED7FFFFFFFFFFFFFFFFFF000800000000F87160200000007FFFFFFFFFF00000000000000000FFFFFE7FFC0000000003FFFC000000000FFFF9FFFFE0000000007FFFFFFFFFF80000000000000000FFFFFC1FFC0000000001FFFFC00064000FFFF9FFFFE0020000007FFFFFFFFFF80000000000000000FFFFF807F80000000001FF7FFC03C20007FFF1FFFFF00C000000FFFFFFFFFFF800000000000000007FFFF003F80000000000FCFFFF3F830003FFE1FFFFF01C000000FFFFFFFFFFF807000000000000007FFFE000F00000000000F9FFFF03038003FFC1FFFFF87C000000FFFFFFFFFFFC3F000000000000007FFFC00020000000000067FFFF8003C001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init1 = "FF81FFFFFDF8000001FFFFFFFFFFFFFF000000000000003FFF800000000000000047FFFF8001E001FF01FFFFF9F0000001FFFFFFFFFFFFFF000000000000003FFF0000380000000001EFFFFFC000F800FE01FFFFE1F0000001FFFFFFFFFFFFFF000000000000003FFE00003E0000000007FE7FFF80000800FC01FFFFC0E0000001FFFFFFFFFFFFFF000000000000003FFC00007F000000000FC07FFF800000007801FFFF00E0000003FFFFFFFFFFFFFF000000000000001FF800007FC00000003F007FFF000000003001FFFC0040000003FFFFFFFFFFFFFF000000000000001FF00000FFF000000070007FFF000000000001FFF80000000003FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init0 = "000000000000001FE00000FFF800000080007FFF000000004001FFE00000000003FFFFFFFFFFFFFF000000000000001FC00000FFFE0000020000FFFE80000007C001FF800040000007FFFFFFFFFFFFFF000000000000000F8000007FFF8000030000FFFC4000001F8001FE0000C0000007FFFFFFFFFFFFFF000000000000000F0000007FFFE000030000FFF8600001FF0001FC0000E0000007FFFFFFFFFFFFFF000000000000000E0000003FFFF800070000FFF070001FFE0001F00001F0000007FFFFFFFFFFFFFF00000000000000040000003FFFFC00073000FFE078003FF10001C00001F000000FFFFFFFFFFFFFFF00000000000000000000001FFFFF0007";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = "F80083C07C003FF00001000003F800000FFFFFFFFFFFFFFF00000000000000000000000FFFFF8007FC01C0C07E003FE00000000003F800001FFFFFFFFFFFFFFF00000000000000000000000FFFFF000FFE01E1C060001FC00003800007FC0001F3FFFFFFFFFFFF7F000000000000000000000007FFFC000FFF03E1C040001F800003C0000FFC080FF3FFFFFFFFFFFE3F000000000000000000000007FFF0000FFF83F3C160001F000003F0000FFE00FFE0FFFFFFFFFFFC3F000000000000000000380003FFE0001FFFC3FFC330001E000003FC001FFF3FFFE07FFFFFFFFFF83F0000000000000000003F0003FF80001FFFE3FFEF3C000C000003FE001FFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = "E03FFFFFFFFFF03F0000000000000000007F0001FE000007FFF7E07F004000000403FF803FFFFFFFC01FFFFFFFFFE01F0000000000000000007E0000F8000061FFFFC1FF000800001E03FFE07FFF7FFFC01FFFFFFFFFC01F0000000000000000007E0000F00000C07FC380FF001800007F03FFF87FFF3FFFC00FFFFFFFFF801F0000000000000000007C0000400001C03C010C3F00180000FF83FFFCFFFFBFFFC003FFFFFFFF000F000000000000000000FC0000000003C000010C0F003E0003FFC3FFFFFFFF1FFF8001FFFFFFFE000F000000000000000000F80000000007C000030F03003F0007FFE3FFFE7FFF0FFF8000FFFFFFFC000F0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "00F0000000000F8000060F01007E0007FFF3FFFE3FFF0FFF80007FFFFFF8000F000000000000000000F000000000080000000F83806C0007FF3BFFFC0FFF07FF80003FFFFFF00007000000000000000001E000000000000000000FFB00F80007FF07FFFC07FF07FF00001FFFFFE00007000000000000000001E0000000000000001007F800F7F80FFFBDFFF801FF03FF00000FFFFFC00007000000000000000001C0000000000000001C03BC0067E00FFFFDFFF000FF03FF000007FFFF800007000000000000000003C0000000000000001801FC0047F00FFFFCFFF0009F01FF000003FFFF00000300000000000000000380000000000000001003FC0047FA0F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "FFF87FE0000F00FE000001FFFE0000030000000000000000030000000000000000100FFC00F7FA1FFFF87FE0000600FE000000FFFC0000030000000000000000030000000000010000000FFE01FBFE7FFFB83FC00000C07E0000007FF80000010000000000000000060000000000018000000DFE03F8FCFFFF383F800000F07C0000003FF0000001000000000000000006000000000001C0000000FE07F860FFFE301F800000FC3C0000001FE0000001000000000000000004000000000003E00000E03E0FF980FFFC300F000000FE1C0000000FC000000100000000000000000C000000000003F00000700F1FC7007FF8100F000000FF9C0000000780000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init3 = "C5B55BC373EF198E0DC3D212354B9EC36025C61A8600F0BD00A100081C0015A498B73B0898A197445F08E182A71357464B6F9A7B8444A1F3F353DE66DA0021B527858000C0004A4D1F4A260CDD6048628E0AF1649AC1313E22B5D772E318B1EE54510CFF0000CE3666438000C0001CADE1E45AE16F0688CEBEB3BBCCC815982943BDCD1CFF723F35E1B9007F003F69B8D16C0000FF001B54A22D2DF610A4310708F2151E23E1D6BAADB8392AA198F5EF590CA002007F9031725400007F0088C4E7E9E3F5130375B50F26CFD33AEFDAA309109EE94461134CCD600F00000090BF24C4000003C001938CBE96998BDB3C09C1C39A22DFC03DB10A7F5DB306675279";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init2 = "F3CCFFF000004CDE2064000001C002B61A7BA1D59C27336BE1E4CA014192232ED38F70174DB01BBCE4D1F18000FF7A9DD86700000000C118108F7B519D223F0657DE95E73C31AE76375B0CABA210FF77739A6FC001FDE60C186F7F0000006C33055708B347399F5CD97E3975ADBEA1167D6B344D35015F3E044E33C00C066FEF0E49F202003DD308F94E76449B7039B35E23AEAB73365F5AEF0AF5E471829BE8A7DDA2E0DAA41AEBFEC451030047A1068EFBC47FA38EF0EBF3DF57075C09612499071456C801D97AE48CB1E14D86F7A5897B6C0700924D01E84A880209EBC8ECB58F507D670022C6E450810B52291FBFD7F893492315980F5972240F00CC2898";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = "5790B44C98BFB4751C02621031E2438E721954EA3B01C5AF0248C1F80C1AD9CFA8B1D2FF0FC1DC98C8F179BB39C7505E2FD36F67F70C741971BBE96E141F2EAE6B1DE0040419280FB80D87FE0F0016B85CA256D6084F603B70E04C0BF17B9611D26B7FE2412017EE322AB4BE050252163C0F4FF00FE3A493833F83D91AE719C15BA28C19CB12D2453A0770D392A1C98FB7E960AE1876BC3F4D9C110C0E846282E49EC8A00B72DC4AE1381F4E9F48A317BD3AFD5FA3F00BEB224A5627A663AE4AABB6A8F11E17EF0F77D963E063169E68F6DA485B6D412F9FF52BEFD6808EFECEA97A03B94F63CCDBF5B0A0D660230FF12839CCE4D0EA926DB3BF4C45F6DFD8CE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = "B9853FBD7A014BCF8D3CD172FA72FC033E7B658158581FF29EEDA84CA66C480AA1C39010067C66108ECBBB2FE1EBB8FB9D22E2AFD10AF5ED817F668C1034FF0225C020849879D5B71221085F64028A377BD87FDAC9507FAC1922FC51F916D67D3EB41979049B8CFE908011F7C2D35128B3A41AF549D06E7DE75B1D34F84F30343222DF88408046A91B438E18C13AF01F2AC701FE05BA29AA714083326BC03DEC1CC68E9608DC2555143C555EB68C809A119C07EE84A80C0EE71D0DC013D5DFFA7D5D8372FED92A521F3629317CA5A4DBC9C230CD956ED1D818E3A3646D07E003C0D58AB22C75A1EC31D3F592870382043DD0FD7DA55979DA07C49232D74512C3";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "6BF038746881FF3F9C58831FB1A5B39F6593751A62FEE4DCD164E0F57E2400AE608FF8838290F3CAE44CC40434C00003879C9D219D9AD3FF2EE54A97B6BFC739938DCAD2249762197F038878381E6D928F3F003F1918FF011418CAC1E60AFB8FDCBD29B0D8D3456F79E7E8803834D3DCD703BCD7C3FE941926212398F71C000188772430C2B9CB7CFA3105B95DEE7FA3AB47B4BC837A92E7B2FF72EF517B94ADD1FE3C2D8A33AAAAAB1D1D312FFEC19E757A19FC90C3D178235275437F62FC2C677C335DC384B08A481D18992D0EFFFE8A816DB6B188D7AC372E7C9A607D1A4EA35B4B2C9F2D728A81803FC2E2042C32A73C0098DA8BFF0758CDD2FF22184C1F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "3E9F68533D6FF8FD79D66D3F1FF736F182EFFB386DFFAC8FB1FF4FE2E9AED5534A0BA5E083C1F3162EFA485E73BE76C9E79B5B1C1FEBE6A22FE1FE7DDFFFD8BF7BC3131A89DA7FFA5377CDC2E08FC96D126A8EF15D5C7DF878849E1819CFCFB180B03DFCDC3EC7EEB3DBF19E0B963FF95C332513965C69D703C2533DD089D77620928BABB2DE0EB60F808640DC11C736F23FD73B34793FF8C17EF933F133D77E89A0F0203FFB88ADD84E4684BE9C964CE600098FAF0F00EE613F913A755C1FF0CC7B8283A5AF7F9A83E4E793982D59741FCE0D19FFF5DF933D10D347FF3ED2354FBF1925D51BDAB77967BF0D8D050FBE3AFD4D730BB23C103382820231FD5726";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "727D1DBFE3B9747D1FFF49B71F89F03802629DD392889E7FEBDD886906E8BFED10A03E475FFEE907C07DED7FFDEF2C793AFF43078D620F87DD09206A6E9E00B3A1ADE1D4ADD88270C74121C7AE4EEFF93D231C3FE5E2402A683CD9CB2E7E238514B27F6188A6C59BD30AAF91CE4F6309870AB8A2FD678E947533A53FF2FC00FE1CCD6ACC0F0B717BA6B11B7767D2CEE65BC80048DEDC2C9CAD2BB8D3EC26987697463FFFF83FB27D9A0757DC0003E86014BF815B84C7E73D0AE173D83716D960381F26A1C332DF518FF776FFFC9C8192C0000B010071301F63E4660B4782949FC38FDD5382E5A073DDF78736EC0E4390089366FFF0FE581E3D25714100F14FEB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "96EBCD3E10B540E678B6322D121A1ADEC6BD2D156F6ECB3060CBE7FFF03F73B0EA7A5481004664B14127C9E01E87EC3ABDC4982CA89C65FF0BE11E35E3EF882DBACFFFFF80D9897A410EAF8C0047F1E4424D9337D873F63BFBED0BD3B2256FEC46D2F9DB0AA7B611A12FBFFF00D48E7ABDFA9580408061A8C1B6CD485AB02A497D7BAD4A07E047C6F582FF51CEED914CBE3E1FFF0FCE73771BC87D1E402D5BB042A06B3534EDB87C3D4B8D7F145413265BE1138E274FF78B383BAFFF1FF979ED773CD37CF0DFE5E770DAB0CC313BEDBEB7E70C2BB65BEDA79591CE43FB6BC2B7E6570EFFFFF039483414DE73F014D8578060C3B6F5D0E8FF7E63F8B0AEA1FDE6";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init3 = "7BE07F5FF9C7BD0C2718AEFB48631DC3405F8507A83A01C1D8B6FCD7DEAED45C33169B1727B4C80FB301FF7C2730B25C04777BDC9DF960F0422058A87F5924449F652A1C1F762D7237819021E5BBC87E9F193F7ADE11E2DF4270DAECCDF93C388D0C142B500E9082255044175B05ED60539D32A7B36CE06F02170D7FE0FDACE2BA217FFFC1FD140094C91F8A36F2E406DA8A9F9E9DCF5001F0492D8DE7FE214C50117FFFFFFF24A5014DFFFFFFFF6CA1D800568768A6DB0D02944BB4043E6A476C0ADD3D6FCF89830D48FFFFFFFF9C84F39CFFFFFFFF67C38019445497FD72CF954B3470D558DDAE3D9FF1D6BAC1354F01EFFFFFFFF1E6C0812CFFFFFFFFC642";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init2 = "806B7DD865EF21EEA52254D803D6445BCD06130916118C6F256FFFFFFFE39B40C007FBFFFFFF7D6905B5A8740000208509FFEED5C5B48EFE9E2B44BF1D872290018FFFFFFFCF9C2E27CFFFFFFFFF216AD435EDF8A9F1B12DAABFED08896D9BC84130FF5869D3FBA08056FFFFFFC1F447E3AF8FFFFFFF6331149BCBFBD7532B31B665CFD536E697FECCDBCDE5F236F61C0543FFFFFFFFF6311F118FFFFFFF63B7E87C1FEB11B4266BB1782ECA974772B76309EF3DD5F47EBA8C5BFFFFFFFFB1334836EE7767FFFD566F5019643508A12401B7B56C4F4890FED4D1F4478CD066ABCA47FFFFF7FFA31F13657EE17EFF8FC002DFC1C1E4108588C26130736801DA8E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init1 = "54B071D7FFC8194DC73DFFFF18FB78E31877E01AFEFF2C91278FB5A21043910950D0869850CFF513080CFFFFC7523E8D272CFFFF791FF2B177C248BF67FFDDF003BF051C874BA7362182535DC060793EB7207FEAD9449302AFC4FFFF40FCB349708A489DFFFFCB6AD77F269436113E90030A5AC47A0C1CDFD625FFA3BAA1EBF5FC37FFFF0FFF9DEE63C0AF56BFFFFA4AFD9389348029BE55012340882587E20AF749FFD941ADF4C52F3FFFFFFFF0CDC1234410A4CBFF3B42B6A5E84586CB029567DA0051FF6D8767F1C1D77950755BB2A1BFFFFFFC6F0DD013500013F70FD1391A179448287B347C0601DDBA8F01D154C76DF378E89833A6881D1EFF9D4AD3D3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init0 = "075A00C9396F10C636D80848E278B965952CDD5A7559E953B69B4FE43CC95B88033E87FAF2CD8FBFF58A8003A6620E452EB06A44651E9F5A7A4FF07EE114BA5377A5B7272FCFE8D8167FFF0BFECD8BE9A10C00081694843957EC284CDE07022A5D54E3DFF043B63F61AEAD89C5C79C18B4CFFC8567C415F3F68E0000C3178B4803098705088323B46503CF2B8329349827DC5D77A5C080977C1FD0A8E08424DF111C00003062A9209ED3351922E18032E1B9A43926BF0D51D94760A697434AE9EEF8E53FF48006FF6F4C0000010681766165D1BA0018397FBB84A3E847E18FC80BC1B2C84F917D7A1F954184AE00747CBF1300008003FDA0A7958A8C0C4CB60F";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "CCBF7CFA848C60C05128BEF306F8EB75BE8679FFEEF8C408D7644DF7EFD03EDD108C1B2D1999372F003328817E0700036AA050ED98DB23FD3765DF519849A2040097364964CA0E2F30F39CAAA5E0B8428E8CCE0975C100019DDA88229FAE8C6307716B58A2D7E84950E5581183C5C2B7E4FC79899382D0EC1AC0C004A67C2AAA96B9CDF362F81147F782B17EA1FDA75FB06097CCB17CE3ABDE7CFBEA958663E37A1DDB5015EC5555179772F3C8C89DC0F8BC2B1B6568DDED6B48B08CBD9D8E4A4600C27544CF3BB9C0E3E7E1F293FFFF1A92BBF6866008A13E0F6EC19FE75D6939FD803EFE5F3374206F3F0B6CCC6CC77DC3F1161EB40000BCDA8CFF3D23F1F6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "3E9C680BB90FFDF832CC0EFEBF8508216D9000BC6933EC2E8CC7A2979F290004023852FF7608545B2CD46FD7643AC6F4EF9F4448EFF70424806104FFF2A07F0B02FB2BB894162AA8583595E335F9A8C2836798B3C2B8BDF4BDC0265D1DEF152DA700CA7FBF85EC86E027FBDDBA01FFFF211EBB3DA52CEC489FCF7D5B92E404164F1B8D02DE5FE146C042C53F8D53C80DA638A46E5DD2FFFEE173494783B66B99A9B8A8851D4EE335D93D026FF5BD9DE589C0CB7FF727FF6520384DE75DC62AAB5419F19FA369EF6B12CAFEB219415CFD0ECB4FB9F07F2E6A3380BB5FFBA37E5FD938F05D9BDE854193DDC59FA13CAE8B34DE371AE6BAFC2833D76AE27AE9958C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "8011ED1FC9D8F8DE8530FC6977A58FC73FD8E3DF7F309971A7DE515C732E1B7F14B33765FFD9D00C1211753FF7DDFC6E01386A245A4E8001C133D4ED9F5912FE0A5A043CA0F3710DA16D3B03CFC447F996A3F2FF7AEDEE4EF83DEDD5FE778402ABC9F601F5A4B4F822CDF39BCBB5D378D05FAC577AC9E49410B137FFDCBDEF78827E9B2DEF15AAC2AD2DBB73898486742192F59291C6F2E9C1BB0670F24C1BD4F59470FFFFFE31B3F2E13E5CFC3FA514ABFA34106383EF06FD8D50E27A9C9EFCCB79CD4DC257E08981EFBFFFFFFDE1B8919EE0BF70728272B716C68673DD2B9C771B67D509206567F21F1E7929B9CA6B4217FFFFFFBF619DD8ED356770F22E6E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "5F893C4E5E7BB75BD39C0C67DDE776DE0F63163A6048D9E33996FFFFFFBFAB320E44FCCF00C7C8B396ADFD801B6963F11FB607D14F3D53FEE8E5BB47671EB32206E7FFFFFF79BD67FD6C82FC00C72DF18362AD07835CE7F7BCEAAF33E09D4FDDBBF1BD54E927048E1D9F7FFFFF7BC0E2B7B64C8F4081A07B21B3D94823959D8474BA4B5260C637779584F0544D674C97B996FFFFFFEF71EC361A277F402099DA84ACA00A6F9CCCD9B77A918582CE8E4F7BC3EA87D999DE578EB1DFFFFFBD76CF5E851FFEF3D9C82B612DAD3B2553F9F936107B6B28813D9FDECDA40984F121EAFDC3FFFFFFFC7D49DD6A1EFBF3D1FE150224C648EC64D2FA72249125B02B13F7";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init3 = "49B15F0FE07FA57D8A6DEF9583B128FF74B3060006001D79FB000000000048C432A2EF5B9E5046B721B1DCD43EACF2D8FBBE8B03F584CC721C2FC6E2C2001F3B0B5200000000809CD762B5EE1A4DC3A6F839EBAB2F3FF979C83EB0A3533C48CCA2040FFF0000037003610000000040AA088871C26104A7BF770BC7EA5DF4DE6A260E3C9679D282CAF36A007F003FD4FFF810000000000C75493914F380FFB70BE6C0A77A8E4324E74A42E64C8DCC2580480C0002007F663F8748000000000076494BCA12A2D697E900F689CEF80DCAD35DEB003C936F1897FBFA00000000723FBC6C000000000C335C3D0FF84B623662E3C581E53ADC867CE7D79A819314423B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init2 = "5C1F00000000917FBC9C00000000003C85925EB0368CB1AB47D963843ED8923740E956419D59973E60FC600000FF391F55780000000041CB312984E41BDCDE2939E3B5FDD39D49C80D583BB6300A3FFC6E646E8001FD338DCE3800000000CD76B986C6FFBCCD297A4FF1D8774070DFCE7FBE8B82EA00BBBEF4BB3FC00F07428C3AA4100000000FFBC94C1860B234AC1EF469F3BF8AA1C2A78E2A5AB2CF005DD7C2B168001DCC15BD588440000000023B0BCAB791A9FF4FC234F518BFCE462257EA50FFC7360039E760CCC62093D4DE0FC480B00000005538BD72974E05F4690249EDBA73F874C5532DB6B7316C167DBFB0A65478BF7BFC879900DA0000007F79";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = "B7D01559E00010CC589A655AC9139E4741BB819FF5FE3E9CC06830483C3EE9B7100C2D000009187E93F51AA10638225F0F451C83C403C10E194B5F388BA05EBE282292FCE03DDFE6200C16000002EE7FF7F68362688FD13BA6D1D73F6EE72E46BE2C3AACD1E8EF9F2839BC7FE017BEFEBC0C0B000026D5FD966C92700B9AB7E700A9D85881A8B00FFA18784CF4F547CEEAB27447E02572E6D400ACC0004CFFFF4DDC724003B9D7ACACD46B0ACE53520FFFC3F0A94CF6FDDED8FE28C1F35CFFBBDE00024080181FF1FE427FC03BB88D74A06F37CDA9C23C8FE84BDD94014FAAEFDFFD14944C6ACD073E2002E02424FFFFBB7A00C05F902595CDD7C327C5EA505E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = "7D896C438E206BFE08C740269857CFF1763E00600066FFFDD13C39F041097C76E7505AAC43022C44859D7C4F8FF9D6FC98C38C8E2737C7B1E034009A00BEFFFD763890784295EA45F3DC84A6591F47E0CE92D8F40FDC84FE1CC3FCCFFFEFC70DD03000C6205BFFFF52E5000880F54D12BCCE9F94BEA031AFAFEB1B27003C896681E36217564FE7692338014F01D5FFFF07950000020DD3B46ABE4A83E0A0205FBBE3BDCD08AD08744BE3BE2FB559720F103C1FB9026F0FFF7718100002F07FF54F3DA6D91F534D3CD50DFA7D423EC71929FC47F795F81230DFE3E3F1822903F304E80700173D1BBC787DE33E31102900BEC2BF1FC34EAAEC63FC8F5BA6CFF3E7";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "34BFFFB604700000322F260C70F42B59C24FE83CB5B83E4111B04369100D580EFF700400839F0FA069C0109CD307000335E8B8E19584A3FE53F714452897E89E86449CA0E74379D43FFC7FD59A01FB0E464C0E0EF80000004499DAE30F8A9D91FB2E76B4E5F59BA463E8E3187CB94142FBFFFE7C8C01D300EE000002E87C2AAA23EAD60C63CB3421FF2BC9E215E73D31C5F6D2C07CFC894BE1FFFC2F85FE4FFFDE1C1826D6E000002FB9710CF18B2A247E58F6290ADCB455D2C19CD87E00440D8600033DA6FC0B96EC00008A230C00002CBE4809B9EBB32BF65EC3748EF3BAC84F7177BCBF80543CC0103F5BE503A02FD2FFF1D2C04FFFFF55F49200C25B25CD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "BC0E2AA8A79FBDE613CFCAEDBFF8DF41707F00BDEA302047CDFFE3E07FF7FFFF2D09DC000A235914ACA77C67DC1F0EFCE9ED2B0EDFF96F3C301E007FF9A07342CFFBF8C07B61D55451C2B1FC409076DFEA9BFA73C7ED97EBDFA8E66F17CF8798907F2DFF782DE30AEFFF25AFC5E8000184A5EB3E1F70BB52879DD8FEDA8619B196225113F3FEF6BB703DFCFFFDCBC35C29C7D5FE92B40000C3022F073A1D4F47F1F653283CD4212C5ABECEAFED7C38C2703FBB87FF570305BFC7A7DF92FBD555DA3C1E9F465C575F01E64462090888EC3D45D95FE8F02F08687F5E8FF7BD02C7AFC7C1186010FFFF0736858356368D6ECA6B9D3EE5E0C9DE02513244F2F1CE2F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "17FEB6FFFFD8006FC7CFE8B7E6CAFFFFC8A1B64B24A31882826C16B8CE79798621838E71AFC8E84DD7FEBAFFE9D60C8E0BC74FB9EEE27FFE3A775EB0233A4D3C94CF61AC674B5C1F0702C569DFA7B7CD1A5CF2FFF17A0E891BC21398CEEE3FFCA2955ABF852BF142A244B3CF0CAF120CDCBE486FF815EF0F5A4DB9FFB3B30FA86B003833F0E723BE09CF6D408E96EA80BBFD3E53BEC89AA4304BBCA0FB01B49A2C4A7FFFFFFC2B346F193263FFC1C78A489DAED7C9D4A97CF2E6823A074FAC6379E9DF33C46A989590917FFFFFFD04132D373EC0FF8CFFBD139DD6633D7DAF0E435ABA66EE05F851831769BF5A4F64668B09FFFFFFFF797521184B80FF0C1BAF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "3E2E15273550CBCDF47E7E546FBEE43F05E75D4145FE6F2C499FFFFFFFFFBCF3309AE700FF386886027A3D3DA99800D5BFD17DEAE93D50FF1B696C92F131B61E2B4FFFFFFFFFE2F6FBEA3403FF38987601B7EE9B93E41853FFC9C7E61E15C7EDA2E83CE1FE2FF37E092FFFFFFFEDCC7A7343447FBF7FBEFE87D91191588E913B3FCB37ABC50967F4D7C71BCCE1DC3FBC6CF3FFFFFFF0F5F3C2D69CFFBFDF874B25E2FC18598139C83A75DA6FBD3E1FB60BDE116F4942B5BC4E63FFFFFFF27C78AB8CE0FF0FE69B72E0A03EE0D05D86B27200CA49A1C78BF79E774223D3EACF9D85EBFFFFFFFFFC794A2FE1FC0FEE0DB6F067A9CF125488FF7F1421C454C5F9CF";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init3 = "705BFFFC062ABF80C76C58FCF7E36A22888F02EE9F23BE023AA3CC379F84A7CAB0040707CDCC000F75C17FFF1FFDFD64A9FADB3F81F9EB604C10D9296C0358C38F89DC99C6E626D2980F3F0095C600695B0AFFFDE1E11FC931AAFB1FC1F9B5C046140C99760B7C41AB5EC87F8F7D623571132565B7FD40118B89FFFDFFF200D79F32FFFFC1FDC74062A566D5400D6D01265261BF9EC80DD64B47433FAD8A61D084B7FFFFFFFFC7F801F9FFFFFFFFADC00011B2085700AB003A7991CF93FA698FA4A81AB1EC1E0AFCF087FFFFFFFFBBC8CF46FFFFFFFFAF2000185D6CD7EE7FCC86F63A1B81FBF68DFF98478004061F2FF1C7FFFFFFFFCFC8CCDAFFFFFFFF4221";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init2 = "00131D99980C53EC3310575CA6B541FC30BC79693DF5FF2FF30FFFFFFFFD926DF02FFBFFFFFFF9430034EBF0000024667DFFE5B5A48ECDFA9F3321EC6F8EDBEFFD6FFFFFFFF1F4501013FFFFFFFF6E410F8F4383AE2D1AE1F8FD8BC0497A1CFA012A2F4CEE5DEECF7E2FFFFFFFFFC31F280F8FFFFFFF6AA2C40F494F773137F03AE7E07DE1160465CE553207F992E2FF7A5FFFFFFFFFFC9604418FFFFFFFE3401C8740EEB07505EA535E9A9F5B7B14CA4DD3F0CC9B36117C703FFFFFFFFFE5BD0126EE7767FFCD8002EA574EB5203C3764FB8725E9DBED3E620CFBEFD524F51230DFFFFFFFFFE9254F7DFFE17EFF4C90210A6B37BE20152AEBC7E4B8770DF81A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init1 = "0120FFAFD961B60C3F1FFFFFFFFFDCBFBFD4C996FEFFED30428577E1F4C0AC7AF057E4012155EBD717CA7FFFF9AB479C1C5FFFFF87FF6453C8C1604AE7FFDF3C4EC36F6CB70888A8C16CA3F59D25343CA5E0FFDFCFD3F602993FFFFFBFFFCFBF3505D967FFFFCD1C15678646161C2D85C7825F8151AA1709FD79FFFFA4A3E305AC3FFFFFFFFEE5F725C1C799BFFFFC442B48E12B850C1FE30CB431F48E92414446C7FFD68728C3716FBFFFFFFF9DBFF5D50001C34FFF3CC400A67CB5064018AE219E1BD040589048F9EFEFEC115BF34863BFFFFFFADF6BEFAA1000F039FF1FE6C317B10849B032DEAF1783F3DA7C878C8EBFCFA22D6341A7687EFFFFCCC155ED";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init0 = "59000007731F3026C3E996A498012C35EE520E760AF0E82233F9BAF7015AA8DD27BC7FFF0ECC18C972830000D81E0D6F37F11BC07B14A62912C41C5F3C4438DE5AF65FF48F2094F877FCFFD0FECC3FEDBB83000079337379453CDC700F4435C1E834A47F0970DBA86BDFFCB4B44F8FD4353FFD8367C439FFD081000005F56922F6C16A300010A8D725437BBA11B61493BBA252AAE5E385CD51FFF860E084074759010000001ECF49EABB75870021A31B16C9A57BF22F905CFA4BEEF061900DE24EFC430074802A4F8311000000015D346D25FB8F800E21671AB830F947380F1BD323AFBC269013F9A3EB21032E0039DD4B00000000004AE451B6AF8F403336EC";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "FFFFF8001FFF83FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFE007E0FFFFFFFFFFFFFF01C000000000FFFFFFE0000FFF83FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF07FE0FFFFFFFEFFFFFE0180000000007FFFFF80000FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFC7FFFFC0180000000003FFFFE000007FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFF8FFFFF80100000000001FFFFF000003FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF3FFFFF00000000000000E7FFFC00003FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFCFFFFFC0000000000000047FFFF00001FF87FFFFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "FFFFFFFFFFFFFFFFFFF0FFFFFF9FFFFF000000000000400E7FFFFC0001FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFE7FFFFE000000000000601F7FFFFE0000FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF9FFFFFE000000000000E01FFFFFFF8000FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF7FFFFFE040000000000F01FFFFFFFE0007F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFCFFFFFF00A0000000000F87F3FFFFFF8007F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFBF3FFFFFE4000000000000F8FE1FFFFFFC00FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFDCFFFFFFE0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "000000000001FDF807FFFFFF00FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFD3FFFFFFD0000000000001F9E007FFFFFFC1FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE7FFFFFF40003000000001800001FFFFFFF3FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFC0003800000000000000FFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFDFFFFFFE80003C180000000000007FFFFFFFFFBFFFFFFFFFFFFFFFFCFFFC1FFFFFFFFFFFFFFFFEFF8FFFFFF900000E180000000000003FFFFFFFFFBFFFFFFFFFFFFFFFF81FC00FFFFFFFFFFFFFFFFFFE07FFFFF0000003180000000000001FFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "FFFFFFFFFFFFF801000FFFFFFFFFFFFFFFFFF807FFFFE0000001880000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFE003FFFFC8000000400000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFC003FFFFF80000002000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFE00003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF0000007FFE5FFFCFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFE0000007FFC3FFFC3FFFFFFEFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00007FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFF00FFFCC00007F00000000000000003F0000000000000007FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFF800FFEC00001F00000000000000003E0000000000000003FFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFF8001FF400000E0000000000000000380000000000000003FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFF80001FC0000020000000000000000300000000000000003FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001C0000020000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFE00000FE0001FFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "FFFFFFC0000000FFFFE00000FE0001FFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFC00000FC0000FE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFC00000FC0000E0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FC00000F8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001C00000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000E0000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000E00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000003FFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFE00000000";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "FFFF7FFFFFFFFFFFF0FFE0000003FF83FFFC1FFFFFFDFFFFFFFFFFFFFFFFE000F003FFFFFFFFFFFFFFFF7FFFFFFFFFFFE0FFE0000003FF81FFFC0FFFFFF9FFFFFFFFFFFFFFFFE000FE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FC0000003FF01FFFC07FFFFF1FFFFFFFFFFFFFFFFE007FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FC0000003FF00FFFC03FFFFE1FFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF803FC0000001FE00FFF801FFFFC3FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF803FC0000001FC007FFC00FFFF83FFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001F80000001FC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "3FFC007FFF03FFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF000F80000001F8001FFC003FFE03FFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE000F80000000F8001FFC003FFC07FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000780000000F0000FF8003FF807FFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFC000700000000F0000FF8007FF007FFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFF8000300000000E00007FC01FFE00FFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFEFFFE0FFFFF8000300000000400007FC03FFC00FFFFFFFFFF8000000FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFC0FFFFF0000000000000400003FC0FFF800FFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFF0000000000000000003F83FFF000FFFFFFFE200000000FFFFFFFFFFFFFFFFFFFFFFFFF7FFE07FFFE0000200000000000001FCFFFF001FFFFFFE0380000000FFBFFFFFFFFFFFFFFFFFFFFFF7FFF03FFFC0000600000000000001F9FFFC001FFFFFF003E0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FCFC0001C00000000000000FFFFF8001FFFFF0001F0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC780003C000000000000007FFFF0001FFFF80001FC000001FFFFFFFFFFFFFFFFFFFFFFFFFBFFFE0FC180";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "00FC000000000000007FFFE0003FFF000001FF000001FFFFFFFFFFFFFFFFFFFFFFFFFBFFFF0FC00001F8000000000000007BFFC0003FF8000000FFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87C00003F8000000000000003BFFC0003F80000000FFE00003FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC3C0001FF8000000000000001FFF00003800000000FFF80003FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE3C0003FF8000000000000001FFE00000000000000FFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF1C0007FF0000000000000000BFC000000000000007FFF8007FFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF9C0001FF0000000000000000BF80000000000";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFE00000001F0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFF0000001FE00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFF000001FFE00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFF00001FFFE00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFF0000FFFFE00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFF800FFFFFE0000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "0000003FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFF80FFFFFFC00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFF83FFFFFFC00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFF3FFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFE003FFFFFFFFFF03FFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFC007FFFFFFFFF803FFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFC00FFFFFFFFF8001FFFFFFF800000000000000000000000800000000000000FFFFFFFFFFFFFFFFFFC01FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "FFFFC0001FFFFFFF800000000000000000000001C00000000000000FFFFFFFFFFFFFFFFFF803FFFFFFFC00001FFFFFFF800000000000000000000001C00000000000000FFFFFFFFFFFFFFFFFF807FFFFFFC000001FFFFFFF800000000000000000000001E00000000000000FFFFFFFFFFFFFFFFFF80FFFFFFC0000000FFFFFFF000000000000000000000003F00000000000000FFFFFFFFFFFFFFFFFF81FFFFFC00000000FFFFFFF000000000000000000000003F000000000000007FFFFFFFFFFFFFFFFF03FFFFE000000000FFFFFFE000000000000000000000003F800000000000007FFFFFFFFFFFFFFFFF07FFF00000000000FFFFFFE0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000003F800000000000007FFFFFFFFFFFFFFFFF0FFF8000000000007FFFFFE000000000000000000000003FC00000000000003FFFFFFFFFFFFFFFFF1FF80000000000007FFFFFE000000000000000000000007FC00000000000003FFFFFFFFFFFFFFFFE3F800000000000007FFFFFC000000000000000000000007FE00000000000003FFFFFFFFFFFFFFFFE7C000000000000007FFFFFC000000000000000000000007FF00000000000003FFFFFFFFFFFFFFFFEC0000000000000003FFFFFC00000000000000000000000FFF00000000000003FFFFFFFFFFFFFFFFD00000000000000003FFFFFC00000000000000000000000FFF80000000000003FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "000000000000000008000000000007F8003FE00020F000007001FE0000007FE800000007FFFFFFFF000000000000000000000000000047FC00FFE0004FF003006001FC0000007FF800000003FFFFFFFF000000000000000000007FFFFFFFFC07FFE1F0007FF9FC403FE1FBFFFFFF800FFFFFFFFFFFFFFFFF00000000F00000000800FFFFFFDFFC0FFEE0701E3FFBFCFF1FE1F9FFFFFF803FFFFFFFFFFFFFFFFF00000001F80000000500FFFFFFCFFC1FFEF0F3FA1FFFFCFE0FE3F1FFFFFF807FFFFFFFFFFFFFFFFF00000003FC0000000780FFFFFF87FE3FFEFCFFE40FFFFDFE07C3F0FFFFFF81FFFFFFFFFFFFFFFFFF80000007FF00000007E0FFFFFF87FE7F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "FEFFFFD80FFFFFFC03C1E0FFFFFF87FFFFFFFFFFFFFFFFFF8000000FFF00000007F8FFFFFF03FEFFFC7FFFB807FFFFF801C1C07FFFFF9FFFFFFFFFFFFFFFFFFFC000001FFFC0000003FEFFFFFF03FFFFFCFFFF3001FE7FF000C3C03FFFFFBFFFFFFFFFFFFFFFFFFFC000003FFFC0000003FFFFFFFE01FFFFFFFFFE6001E3FFE00001803FFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFE0000003FFFFFFFC00FFFFFFFFF2E000C7FFE000E3801FFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFF0000003FFFFFFFC00FFFFFFFFF1400007FFF000F3001FFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFC000001FFFFFFF8007FFFFFFFF3000007FFF000FB000FFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "FFFFFFFFFFFFFFFFE00003FFFFFE000001FFFFFFF8007FFFFFFFF7800607FFF000FC000FFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFF000001FFFFFFF0007FFFFFFFFF800607FFF800FE0007FFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFF000000FFFFFFF001FFFFFFCFEF3E0007FFF800FFC003FFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFC00000FFFFFFE01FFFFFFF0FCF1F0007F7F803FFFC03FFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFC00000FFFFFFC1FFFFFFFC0F8E1C0001E7F81FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFE00000FFFFFFDFFFFFFFF00F0C080003CFFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFF000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "007FFFFFFFFFFFFFFC0F040000078FFFFFF7FFFEFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFC00007FFFFFDFFFFFFFFFC7800000060FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFE00007FFFFFE7FFFFFFFFFFC00000060FFFFFEFFFE07FFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFF00003FFFFFFFFFFFFFFFF7E38000040FFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFF00003FFFFFFE7FFFFFFFE3F7C0380007FFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFF800038FFFFFFBFFFFFFFC3E000700003FFFFBFFC001FFF87FFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFC00040FFFFFFAFFFFFFF83E000600001FF";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc}),
	.portaaddr({\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init2 = "0000600006000060000600006000060000600006000060000600005000050000500005000040000400004000040000400004000040000400005000050000400004000040000400004000040000400004000040000400004000040000400004000040000400004000040000400004000040000400004000040000400004000050";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init1 = "00050000300003000020000000000000000000000000000000000000000000000000000001000010000000000000000000100001000010000100001000000000000000000010000100000000010000B0000F0000F0000F0000F0000C0000200002000020000100001000020000200001000000000000000000010000000000000000000000000000010000400007000080000800008000080000800008000010000000000000000000000000000000000000000000000000000000000000000100002000070000E0000F0000F0000F0000F0000F0000F0000F0000D0000E0000F0000F0000E0000E0000E0000E0000C0000C0000B0000B0000B0000B0000B000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init0 = "0B0000B0000B0000B0000C0000C0000C0000A0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000F0000E00004000050000500005000050000600006000070000D0000E0000F0000F0000F0000F0000E0000C0000700003000030000300003000020000200003000030000300003000030000300003000030000300005000050000500004000040000300002000020000100001000000000100001000000000000001000020000200003000040000400003000040000500006000070000800008000080000800008000040000100000000000000000000000000000000000000000000000000000000000000000000010000200001";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init3 = "001FFFFFFFFFC000000000000000000000003E000007C0003FFFFFFFFFFE01FE00000000001C0000001FFFFFFFFFC000000000000000000000003C00000380001FFFFFFFFFFC00FC00000000001C0000001FFFFFFFFFE000000000000000000000007800000180001FFFFFFFEFFC00FC0000000000060000003FFFFFFFFFE000000000000000000000007000000000000FFFFFFFFFFC00780000000000000000003FFFFFFFFFF000000000000000000000006000000000000FFFFFFFFFFC00700000000000000000003FFFFFFFFFF0000000000000000000000040000000000007FFFFFFFFF800300000000000000000003FFFFFFFFFF0000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init2 = "000000000000000007FFFFFFFFF83F800000000000000000007FFFFFFFFFF000000000000000000000007FFC0000000003FFFE007FF7FFE00001FFFFE0000000007FFFFFFFFFF800000000000000000000001FFC0000000001FFF7C07FE6FFE00001FFFFE0000000007FFFFFFFFFF8000000000000000000000007F80000000001FFE3FC7FC77FC00001FFFFF000000000FFFFFFFFFFF8000000000000000000000003F80000000000FFE3FF3F83BFC00001FFFFF000000000FFFFFFFFFFF8030000000000000000000000F00000000000FBE3F00303CF800001FFFFF800000000FFFFFFFFFFFC3F00000000000000000000002000000000007FE3C00003E300";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init1 = "0001FFFFFC00000000FFFFFFFFFFFFFF00000000000000000000000000000000001FE7E00003F0000001FFFFF800000000FFFFFFFFFFFFFF00000000000000000000000000000000001FFFF0001CF8000001FFFFF000000001FFFFFFFFFFFFFF00000000000000000000000000000000001C3FF8001C08000001FFFFC000000001FFFFFFFFFFFFFF0000000000000000000300000000000000003FFC003C00000001FFFF0000000001FFFFFFFFFFFFFF0000000000000000000300000000000000007FFE003C00000001FFFC0000000003FFFFFFFFFFFFFF0000000000000000000300000000000000007FFF003E04000001FFF80000000003FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init0 = "000000000000000000070000000000000000FFFF803E07800001FFE00000000003FFFFFFFFFFFFFF000000000000000000070000000000020000FFFFC03F04078001FF800000000003FFFFFFFFFFFFFF000000000000000000030000000000020000FFFFE07F001F0001FE000000000007FFFFFFFFFFFFFF800000000000000000070000000000070000FFFFF07F000E1001FC000000000007FFFFFFFFFFFFFFE000000000000000000E0000000000070000FFFFF87F00003001F0000000000007FFFFFFFFFFFFFFF000000000000000000E0000000000073000FFFFFCFF800031C1C000000000000FFFFFFFFFFFFFFFF000000000000000000F000000000007";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 23;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = "78003FFFFEFF000071E10000000000000FFFFFFFFFFFFFFFFC00000000000000000F00000000000FFC003FFFFFFF000070E00000000000000FFFFFFFFFFFFFFFFC00000000000000001F00000000000E7E001FFFFEFF000030C1000000000001F7FFFFFFFFFFFFFFFC00000000000000000F00000000000C7F001FFCFE7E00001801C0000000000FF3FFFFFFFFFFFFFFFC0000000000000000020000000000187F800FE07E3E00000001F000000000FFE1FFFFFFFFFFFFFFF800000000000000003C0000000000183FC00FC03F1C00000001F80000000FFFE0FFFFFFFFFFFFFFF800000000000000003F0000000000003FE00FE33FF800000001FE0000007FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = "E07FFFFFFFFFFFFFF800000000000000007F0000000000003FF0007FFDF800000001FF8000007FFFE03FFFFFFFFFFFFFF800000000000000007E0000000000003FF0C3FFF80800000001FFE000007FFFC01FFFFFFFFFFFFFF000000000000000007E0000000000003FC183FFF80800000001FFF000003FFFC00FFFFFFFFFFFFFF000000000000000007C0000000000001C0003FFF80030000001FFFC00003FFFC007FFFFFFFFFFFFF00000000000000000FC000000000000000001FFF806700200017FFE00007FFFC003FFFFFFFFFFFFF00000000000000000F8000000000000000000FFFC073007E001FFFE00007FFF8001FFFFFFFFFFFFE000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "00F0000000000000000000EFFC060007FC01FFFC00007FFF8000FFFFFFFFFFFFE00000000000000001F00000000000000000004FFE040007FF01FFFC00007FFF80007FFFFFFFFFFFE00000000000000001E00000000000000000003FFE800007FF01FFF800007FFF00003FFFFFFFFFFFC00000000000000001E00000000000000010073FF0F0000FFF01FFF800007FFF00001FFFFFFFFFFFC00000000000000001C0000000001000000C033FF0E0000FFF01FFF000007FFF00000FFFFFFFFFFFC00000000000000003800000000018000008001FE040200FFF81FFF000007FFF000007FFFFFFFFFFC0000000000000000380000000001C000000020FE040700F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "FF81FFE000007FFE000003FFFFFFFFFF80000000000000000300000000000E0000000C0FE0C1F81FFF81FFC000007FFE000001FFFFFFFFFF80000000000000000300000000000F0000000407C189FC0FFF81FFC00000FFFE000000FFFFFFFFFF00000000000000000600000000000F8001C00007C308FC07FF01FF8000007FFE0000007FFFFFFFFF00000000000000000600000000000FC001C00003C6082003FE01FF8000007FFC0000003FFFFFFFFF00000000000000000400000000000FE000C3E003C8000001FC01FF0000007FFC0000001FFFFFFFFF000000000000000008000000000007F0008FF00198000000F801FE0000007FDC0000000FFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 64'h444403CF777703CF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 64'h0C002EAA1D553FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "C00000000000000000000000001FFBFC01EF7C03DF0C3F00AE0207FFFFFF801DFFFFFFFF80000000F7FFFF799DF8FFFCCE010000001FBBFF01EF7FF0B00EFCC09F8207FFFFFF8007FFFFFFFC00000000FFFFFFFFFFFFFFFFFE018000000FF3F9FE1E1FEFBFF3FFBFDFF6F7FFFFFF001100000007FFFFFFFFFFFFFFFF0FFFFFFFF7FF0000002FFBF0FF1F9FE9DFFDFF40EFEFF3FFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFEAFF00000037FBEFFF1F0CF4AFFBFFC1E7CDF9FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFE07F0000407FFDDFFF1B0FD837FEFEC1F3E5E0FFFFFF02FFFFFFFFFFFFFFFFFF7FFFFFF800FFFFFFE01F0400007BF9BF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "DD3E0F2411FFFCE3FDC7D07FFFFF0BFFFFFFFFFFFFFFFFFF7FFFFFF020FFFFFFC207010000FFFD7FFF9E0E401BFF3DE7FEC7E07FFFFF2FFFFFFFFFFFFFFFFFFF3FFFFFE1003FFFFFC701020008FDF8FFF75C0CC80EDD9FEFFF05807FFFFF5FFFFFFFFFFFFFFFFFFF3FFFFFC0003FFFFFC30000C001FEF1FFF3CC0790065C1FF7FFC6403FFFFF7FFFFFFFFFFFFFFFFFFF3FFFFF80001FFFFF818000F803FFF3FF87C8011003280FF07F10003FFFFEFFFFFFFFFFFFFFFFFFFF3FFFFF00000FFFFF81C0006003FF67FC07C060A003C00FE00708800FFFFBFFFFFFFFFFFFFFFFFFFF1FFFFE000003FFFF83C0000007FFFF8007E5F38003E81FF00024000FFFEFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "FFFFFFFFFFFFFFFF1FFFFC000001FFFF80E0000007FFBF800FEFE7000BF83FF8007B0007FF9FFFFFFFFFFFFFFFFFFFFF1FFFF8400000FFFF00E000030FFFBF800FDFE47C09FBFFF000FD0007FF7FFFFFFFFFFFFFFFFFFFFF1FFFF0600000FFFF01F000000FFE01800FB7C0C415FBE3F001FDB007FDFFFFFFFFFFFFFFFFFFFFFF0FFFE1C000003FFF00F000001FE010200EF380AF08398FF000FDFB03F7FFFFFFFFFFFFFFFFFFFFFF0FFFC18000003FFF007800003E00183C1BF001EF183E1FFC27F9FF33EFFFFFFFFFFFFFFFFFFFFFFF0FFF810000001FFE0078000020003C3FCCF0C3F4083F37FA7FF1FFF3BFFFFFFFFFFFFFFFFFFFFFFF07FF000000000FFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "00FC000180003C3FFB31EB80000E77FDFFF9FFFDFFFFFFFFFFFFFFFFFFFFFFFF07FE0000000003FE00FE000F20003C3FFF3BF000070FF7FCFFE1FFF57FFFFFFFFFFFFFFFFFFFFFFF07FC0000000001FE003E00FF18003C1FFFF7F10003BDFFFE3FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF03F82000000040FC007F0FFE00003C1FFFE057C1039B37FE0FC1FFBFFFFFFFFFFFFFFFFFFFFFFFFF03F04000000068FC007E7FFE01803E3FFFC4082006003BFE0781FEFFDFFF3FFFFFFFFFFFFFFFFFFF03E000000000007C00077FFC00403E7FFF8011C0B8003DFE09C1FBFFFFFF3BFFFFFFFFFFFFFFFFFF03C000000000003800BF7FF800503FFFFF001C0080003EFF";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init3 = "000FFFFFFFFF2000FFFFFFFFFFFFF80000003C00001800001FFFF3033FFDFEFD0001E0000FE20000001FFFFFFFFFE000FF83FFFFFFFFF80000007800000C40003FFFF32F0FFFFFFE0001C00002620000003FFFFFFFFFD800FC03FFFFFFFFF80000003000000640000FFFF33F17FFFF7A0001800000B80000001FFFFFFFFFFF00C003FFFFFFFFF800000020000001C0001FFFF87F01FFFFFC00018000006F0000003FFFFFFFFFEFF00003FFFFFFFFF800000040000001C00007FFF9FF007BFFB800010000003F0000003FFFFFFFFFEFFF0003FFFFFFFFFC00000080000000C0000FFFFFFF003FFFC000000000000F0000007FFFFFFFFFFFFF0007FFFFFFFFFC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init2 = "0000F2600000C00003FFFAFF000FC0700001860640030000003FFFFFFFFFFFFF0007FFFFFFFFFC0000013FFC0000000003FFE5008008FFD8000BFFFFC0000000003FFFFFFFFFF7FF000FFFFFFFFFFE000000BFF80000000003FF8FA080FF7FD80003FFFFF7E2000000FFFFFFFFFFF7FF000FFFFFFFFFFE000001CFF80000000000FE3DFA8FBABFB40003FFFFF7800000007FFFFFFFFFFFFF000FFFFFFFFFFE000003C1F00000000000FCF4FCC07F4FB40003FFFFFA004000007FFFFFFFFFFFFC000FFFFFFFFFFE000007E0F0000000000075C4C80CFFB3780003FFFFF800400000FFFFFFFFFFFBCF000FFFFFFFFFFF00000FE070000000000043C5A003FFCCFC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init1 = "0003FFFFF800400001FFFFFFFFFFFCFF0003FFFFFFFFFF00001FF000000000000067DBD007FDEFFD0003FFFFFC00600001FFFFFFFFFFFFFF00003FFFFFFFFF00003FF00000000000002F03E001E377FF0003FFFFE000680000FFFFFFFFFFFFFF000007FFFFFFFF8000FFF800000000000023C3F007E2151E0003FFFF80007C0003FFFFFFFFFFFFFF0000007FFFFFFF8000FCFC0000000000000FC7F807C2030F0003FFFF80007E0003FFFFFFFFFFFFFF0000000FFFFFFF8001FCFC0000000000000F87FD0FC307862003FFFE0000740001FFFFFFFFFFFFFF00000000FFFFFF8003FCFC0000000000000785FEBFC10BC02003FFF00000740001FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init0 = "000000000FFFFF8007F8FC0000000002000701FF7FC10840E803FFC00000770007FFFFFFFFFFFFFFC000000000FFFF800FF8FC0000000000000301FFBFC01BCBFC03FFC000407B0007FFFFFFFFFFFFFFE0000000000FFFC01FFCF8000000000F300301FFFF80BF0FFF03FF000000782003FFFFFFFFFFFFFF700000000000FFC03FF8F0000000001A300100FFEF80BF85EFC3F8000000783803FFFFFFFFFFFFFF1C00000000001FE07FF1E0000000007E00010AFFF780E00ECFF3E0000000781C0FFFFFFFFFFFFFFF0C000000000001E4FFF1E000000000FF000100FFFB006001CE3BE00000007C0607FFFFFFFFFFFFFF0E0000000000000FFFF0C000000001FF";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init3 = "B000C0FFFD1FC0018E1F800000007D0087FFFFFFFFFFFFFF0200000000000003FFF0C00000009FF77800C07FFE7E80008F1F000000007D8DF7FFFFFFFFFFFFFF0300000000000000FFE0C00000003FFFFC0060FFF13C80004F32800000007FF67BFFFFFFFFFFFF3F03000000000000001FF0800000003FFEBE0021DB01BD800027F0200000007E77E7FFFFFFFFFFFF3F030000000000000000FD800000003FEC3F0033D161DD80001FC0080000007F7FF7FFFFFFFFFFFE3F06000000000000000073800000007FE07F8017E778E380000F000400000077FFFFFFFFFFFFFFFC3F0600000000000000007FC00000007E103FC0175CFD87C800000001000000FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init2 = "EFFFFFFFFFFFF81F0600000000000000003FC00000007E001FE0EFA302E7D000000000400000FFFFCFDFFFFFFFFFF01F0600000000000000007F7E0000003C201FFF04E307F71000000000100000BFFFFFEFFFFFFFFFE01F0C0000000000000000FCFFC000003C3C1FA205FF0613F800000000080000FFFFFFFFFFFFFFFFC01F0C0000000000000000FCFFFC4000383F3B0105FF041FCC00000000020000DFFF9FFBFFFFFFFF800F0C0000000000000000787FFE0000301F81E002EF040D8C050000800300009FFF9FFFFFFFFFFF000F0C0000000000000000F87FFC0000301E03E001C7800FCC03D800003F80008FFFFFFEFFFFFFFE000F1C00000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = "01F87FF80000000001E00115864CFC07FA0201FFC0008FFFBFFFFFFFFFFC0007180000000000000000E07FE000001800000800B3CC883E07FE001FFBF00087FF3FFFBFFFFFF80007180000000000000001E07F800000000000000DC7E1783C0FFF03FFFFFC0083FFFFFFDFFFFFF00007300000000000000001C07F0000006000000828F8CFE03807FF83FFF7FE0083FFFFFDEFFFFFE00007300000000000000003C0FC000000E8000019FC1DEF60200FFF80FFFFFF0081FF7FFFFFFFFFC00003300000000000000001C0F0000000E4F800D0FD1CDE00D00FFF00FFEFFFE081FE7FFFFBFFFF8000033000000000000000038040000001E2FF81D0351CD881881F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = "FF407FFFFFF880FFFFFFFFFFFF0000036000000000000000038000000003FDFFF3C0060CD926100FFF427FFFFFFD80FFFFFFFEFFFE0000036000000000000000060000000003FDBFF7C0180EF2723817FF423FBFFFFF007CFFFFFFFFF8000001E000000000000000020000000007F5FFE2227802B4D8380BFE821FFFFFFF803DFFFFFFFFF8000001C000000000000000040000000007F1FFC273F00629005C05FD821F7FFFFF803FFFFFFFDFF0000001C0000000000000000C000000000FE3FF833CF80026389C02FB820FFFFFFF801DFFFFFFEFE0000001C00000000000000004000000000FFBFB0376E00264FC1E01F7120FFFFFFF803BFFFFFFFFC0000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 64'h404C434F707C737F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "1881F7FFEFFF05FFFFFFFFFFFFFFFFFF0386000000000C180BCF7FF800003FFFFE023C00C0003F7F38E1DFFFFFFF01FFFFFFFFFFFFFFFFFF010C000000000C083FEF7FF000011FFFFC027E0000003FBF79F97BFFF7FF03FFFFFFFFFFFFFFFFFF000C000000000C03FFFF7FF00003BFFFF8007E0000003FDFF1FDFFFFFFFF07FFFFFFFFFFFFFFFFFF03020000000000FFFFF77FE000075FFF7000FC0000003FEE73FEFFFFFFFF03FFEFFFFFFFFFFFFFFF07000000000007FFFFE77FE0000DC7FF2001800000003FF5F7FE3FFFFDFF03FFC7FFFFFFFFFFFFFF0780000300007FFFFFF77FC00037C1FF200000000000FFFBE7FECFFFFFFF0FFF87FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "0F9000060007FFFFFFFB7F80007FC07EF00000000000FFF5AFFEF3FFFEFF0FFF07FFFFFFFFFFFFFF1F808001007FFFFFFFF37F8001FFC03FC00000000000DFEEAFFEFDFFFFFF07FE07FFFFFFFFFFFFFF3FE0006003FFFFFFFFFB7F0006FFC00F9E00000000007FE38FFEFF7FFF7F07FC03FFFFFFFFFFFFFFFFC800003FFFFFFFFFFF7F000BFFC001FB00000000007FE09FFEFF9FFFFF1FF803FFFFFFFFFFFFFFFFC00003FFFFFFFFFFFD7D003FFFC00FF50000000000F780DFFEFFF7FFFF1FF003FFFFFFFFFFFFFFFFC0003FFFFFFFFFFFF97BC0DFFFC01B0FC000000001FF01EFFEFFFBFF7F0FE003FFFFFFFFFFFFFFFFF403FFFFFFFFFFFFFD7FA37FFFC01F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "004400000000FA07EFFEFFFEFFFF3FC001FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFF7FEDFFFFC02F803000000000F61FFBFEFFFF3FFF3F8001FFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFF7FDBFFFFC0BFC0180000000243FFFFFEFFFFCDFF1F0001FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFD7FEFFFFFC03FC07C3800000001FFFFFEFFFFF7FF1E0001FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF7FEFFFFFC17FE05E2400000000FFFFFEFFFFFFFF3C0000FFFFFFFFFFFB7FF20FFFFFFFFFFFFFFFFF7F0FFFFFC6FFE01704000000007FFF7EFFFFFFFF780000FFFFFFFFFFFC2F201FFFFFFFFFFFFFFFFE3C0FFFFFCFFFF00780000000003FFFFEFFFFFFFF3000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "00FFFFFFFFFFFC02000FFFFFFFFFFFFFFFFF3C07FFFFDFFFF000D0000000001FFFFEFFFFFFFF2000007FFFFFFFFFF0000007FFFFFFFFFFFFFFFF7007FFFFF7FFF800A8001800001FFFF6FFFFFFFFC000007FFFFFFFFFF8000007FFFFFFFFFFFFFFFF8003FFFFC7FFF80014010000001FFFFAFFFFFFFF8000007FFFFFFFFFF800000FFFFFFFFFFFFFFFFE840000003FFFF9FFE000000FFFFFFFFC000000000000007FFFFFFFFFF0000007FFFFFFFFFFFFFFFC7FFF00007FFFF5FFE000000FFFDA0003000000000000003FFFFFFFFFE0000003FFFFFFFFFFFFFFF07FFF0001FFFFF9FFF0000003FFDC0003C00000050000003FFFFFFFFFE000C007FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "0000FFFFBFF87FFFFFFFFE1FFFFF0000000007FF3FFB078018080800000007FFFE1DCFFE0060000000003FFFCFF0FFFFFFFFFC3FFFFF000000000F7FF3FD0F00060C0800000007FFFF8D9FE00070000000007FFFF3F1FFFFFFFFFC7FFFFE000000001FFFFE3E8C0001141800000003FFFFED7F0000FC000000007FFFFDF3FFFFFFFFFFFFFFFE000000003FFFFFE3300000D00800000003FFFFFDF00000FE000000007FFFFF77FFFFFFFFFDFFFFFC000000007FBFFFFE380000D00000400007FFFFFF000000FE000000001FFFFF9FFFFFFFFFFFFFFFFC00000000FFBFFFFFEFFFFFE000007D0012000FEC000000FF800000001FFFFFFFFFFFFFFFE3FFFFFC0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "0001FFFFFFFFF17FFFC00000FC0002001FF8000001FFC00000003FFFFFFFFFFFFFFFC3FFFFFC00000003FFFFFFFFF817FFF80000FE000301FF00000001FFE00000002FFFFF3FFFFFFFFF01FFFFFC00000007FFDFFFFFFC02FFFE0000F800011FF000000001FFE00000000FFFFF3FFFFFFFFC01FFFFFC0000000FFFDFFFFFFE002FFFC000F00001FF0000000001FFF00000001FFFFC3FFFFFFFF001FFFFFC0000001FFFFFFFFFFF000287E000F80001F80000000003FFFC0000001FFFF83FFFFFFFE001FFFFF00000003FFFFFFFFFFF800000F800E00001800000000003FFFE00000007FFF07FFFFFFF8000FFFFF00000007FFFEFFFFFFFC000000000F0000E00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "0000000003FFFF00000007FFF07FFFFFFE0000FFFFF0000000FFFFFFFFFFFFE000000000C000FE000000000003FFFF8000000FFFC07FFFFFF80000FFFFF0000001FFFFFFFFFFFFF000000000600FFE000000000007FFFFC000000BFFC07FFFFFF000007FFFF0000003FFFFF7FFFFFFF80000000020FFFE000000000007FFFFE0000003FF00FFFFFFC000007FFFF0000007FFFFF7FFFFFFFC0000000003FFFE000000000007FFFFF0000007FF00FFFFFF0000007FFFF000000FFFFFFFFFFFFFFE0000000607FFFF00000000000FFFFFF8000007FC00FFFFFF0000007FFFC000001FFFFFFFFFFFFFFF0000000001FFFF00000000000FFFFFFC000007F801FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "0000003FFFC000003FFFFFFBFFFFFFFF800000000007FF00000000000FFFFFFE000001F001FFFFFF0000003FFFC000007FFFFFFBFFFFFFFFC00000000000FF00000000000FFFFFFF000001F001FFFFFF0000003FFFC00000FFFFFFFFFFFFFFFFE000000000000F80000000001FFFFFFF800003C001FFFFFF0000003FFF000001FFFFFFFFFFFFFFFFF000000000000180000000001FFFFFFFC000028003FFFFFF0000001FFF800003FFFFFFFDFFFFFFFFF800000000000000000000001FFFFFFFE000000003FFFFFF0000001FFF800007FFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFE000010003FFFFFF0000001FFFE0000FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "FC00000000000000000000003FFFFFFFF800030003FFFFFF0000001FFFF0001FFFFFFFFFFFFFFFFE0800000000000000000000003FFFFFFFF800030007FFFFFF0000000FFF38003FFFFFFFFEFFFFFFE01800000000000000000000003FFFFFFFFE00078007FFFFFF0000000FFFFC007FFFFFFFFFFFFFFE001800000000000000000000007FFFFFFFFF000F8007FFFFFF0000000FFFFE00FFFFFFFFFFFFFFE0001800000000000000000000007FFFFFFFFF801F8007FFFFFF00000007FE7F03FFFFFFFFFFFFFF00001000000000000000000000007FFFFFFFFFC03FC00FFFFFFF00000007FE7F83FFFFFFFFFF7FF000001000000000000000000000007FFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "FFE07FC00FFFFFFF00000007FFFFC7FFFFFFFFFFFF000000300000000000000000000000FFFFFFFFFFF0FFC00FFFFFFF00000007FFFFAFFFFFFFFFFFFC000000200000000000000000000000FFFFFFFFFFF9FFC01FFFFFFF00000003FDFFBFFFFFFFFFFEC0000000200000000000000000000000FFFFFFFFFFFFFFE01FFFFFFF00000003FDFF4FFFFFFFFFFC40000000200000000000000000000001FFFFFFFFFFFFFFE01FFFFFFF00000003FFFE07FFFFFFFF4000000000200000000000000000000001FFFFFFFFFFFFFFE01FFFFFFF00000003FF7C03FFFFFFF400200000004000000000000000000000037FFFFFFFFFFFFFF03FFFFFFF00000001F9F201FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "FFFF2000200000004000000000000000000000023FFFFFFFFFFFFFF03FFFFFFF00000001FF5400FFFFF20000000000004000000000000000000000023FFFFFFFFFFFFFF03FFFFFFF00000001FFE0007FFFA00000000000004000000000000000000000021FFFFFFFFFFFFFF03FFFFFFF00000000FFD0003FFA00000010000000C000000000000000000000040FFFFFFFFFFFFFF07FFFFFFF00000000F7A0001FB0000000100000008000000000000000000000040FFFFFFFFFFFFFF87FFFFFFF00000000FE400001000000000000000180000000000000000000000407FFFFFFFFFFFFF87FFFFFFF00000000FC8000F000000000000000018000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "0000000407FFFFFFC3FFFFF8FFFFFFFF000000006D000600000000000800000100000000000000000000000C03FFFFFFC03FFFFCFFFFFFFF000000006A007000000000000800000100000000000000000000000803FFFFFF8003FFFCFFFFFFFF0000000074070000000000000000000300000000000000000000000801FFFFFF00003FFCFFFFFFFF0000000068300000000000000000000300000000000000000000000800FFFFFE000007FCFFFFFFFF0000000013800000000000000400000200000000000000000000001000FFFFFC0000007DFFFFFFFF00000000280000000000000000000002000000000000000000000010007FFFF80000000DFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 22;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "FFC0FFFF8003FFFFE1FFE0000007FFCC0003E000001A0000003FFFFFFFFFF000CC03FFFFFFFFFFFFFF80FFFFC003FFFFF07FC0000007FF0E0002300000760000003FFFFFFFFFC00FFDC3FFFFFFFFFFFFFE003FFFC00FFFFFE0FFE0000003FF860002180001EE0000001FFFFFFFFFC078FFCDFFFFFFFFFFFFF8003FFFE01FFFFF803FC0000001FE0700030C0007DE0000001FFFFFFFFFE700FFF9FFFFFFFFFFFFF0007FFFE01FFFFFC03FC0000003FE03000706000FBC0000001FFFFFFFFFB800FFFE3FFFFFFFFFFFC0005FFFF07FFFFF001F80000003FE01800303003F7C0000000FFFFFFFF9D000FFFF03FFFFFFFFFF00001FFFF0FFFFFF801FC0000000F801";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "C0030180FEFC0000000FFFFFFF9FC000FFFFC07FFFFFFFFC00003FFFF9FFFFFE001F80000000FC01E00300C3FDFC0060000FFFFFFDFFC000FFFFF803FFFFFFF800003FFFF9FFFFFE000780000001F000E00300C7FBF80070000FFFFFCFFF8000FFFF80007FFFFFE000000FFFFBFFFFFE000F00000001F8007007011FF7F800008007FFFCFFFF8000FFFF802007FFFF8000000FFFF5FFFFF800038000000060007007007FEFF800000007FFC7FFFF8000FFFFF00C00FFFE0000000FFFEE3FFFFC0003000000006000380200FFDFF000000007FEFFFFFF8001FFFFF01F0007FC0000001FFFDD1FFFF0000000000000E000380307FFBFF004000007E7FFFFFF0003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "FFFFE0000000F000000007FFB807FFF800010000000080001C030FBF7FF0078007027FFFFFFF0007FFFFE00000000000000007FFBC83FFE000020000000010000C071F7EFFF20700001DFFFFFFFF000FFFFFE00000C3C00000000FFFDA00FFF000040000000018000E027FFCFFE0000001807FFFFFFF005FFFFFE001E1E7C00000000FFFEE003FE00018000000003E000607FEFBFFE020000C019FFFFFFE007FFFFFF000E0DFC000000003FFF6201F800062000000003F800301FFF7FFE01F80C003EFFFFFFE007FFFFFF000C0FFC000000003FFFB8003C000C2000000003FC00381FDEFFFE000060002FBFFFFFE00FFFFFFF00001FFC000000007FFFD900200";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "0300000000001FF00181FFDFFFC100E00000FEFFFFFE01FFFFFFF00003FFC000000005FFFEE000800E04800000000FF80185FBBFFFC006000001FF3FFFFC03FFFFFFF07007FF8000000001FFFF6800C01C04400000000FFF00C5FF3FFFC060000001FFDFFFFC07FFFFFFF8781FFF0000000003FFFFB401F06005400000000FFF8061F6FFFFC7000000007FF7FFFC0FFFFFFFF838FFFF0000000003FFFFDC01F9C000600000000FFFC021EDFFFFF0000000007FFDFFF81FFFFFFFF81DFFFF00000000019FFFEA03F88008600000000FFFE035E3FFFC4000000000FFFE7FF83FFFFFFFFC1FFFFF0000000003F1FFF607E02008000000000FFFF815D7FFC0600000";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 64'h300035553AAA3FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "FFE0FFFF7FFDFFFFE1FFF03F01CFFFB4000220000022FC00001FFFFFFFFFD0032B07FFFFFFFFFFFFFF40BFFFBFFFFFFFC1FFE00F8313FFF20003D00000A6FF00001FFFFFFFFFF013C12FFFFFFFFFFFFFFD007FFFBFF7FFFFE03FE0060C05FF7A0003E80002C6FFC0003FFFFFFFFFD0B8F82BFFFFFFFFFFFFFC003FFFDFEFFFFFE03FE0001007FEF90002F4000397FFE0001FFFFFFFFFFB00FFE6FFFFFFFFFFFFE0007FFCFFFFFFFFC05FC0004003FDFD0006FA0017A5FFF8000FFFFFFFFF7800FFF9DFFFFFFFFFFFA0007FFE6FBFFFFFC01FC0018000FFFE8002FD005E65FFFE001FFFFFFFF5D000FFFEFDFFFFFFFFFE80001FFFFE7FFFFE002FC0060003FFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "C002FE807C87FFFF801FFFFFFF5FC000FFFE3F9FFFFFFFFE00003FFFE6FFFFFE801FC01C0002FBFE6002FF41F90FFF9FE00FFFFFFBEFC0007FFE07FDFFFFFFF000002FFFFFFFFFFD001F00300001FFFF2002FF0FF01BFF8FF007FFFFAFC08000BFFF7FFFBFFFFFD000001FFFFCFFFFFE000300C0000277FFB006FECFE61BFFFF7C0FFFFAFC0180009FFF7FDFFBFFFF4000000FFFFE3FFFFE000303800001E7FF9006FFAFC81FFFFFFF07FFA780008001CFFF0FF3FF3FFF0000000FFFF1DFFFF400050C0000005FFFD803FEC790C7FFFFFF83FDF880038003E7FF0FE0FFFBFA00000017FFE3E7FFF40001184000007FFFC802FF9FB857FBFFFFC3D7E413E30007";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "FBFF9FFFFFFB600000000FFFC71BFFE00002600000003FFFEC02F7DC521FF87FF8F57FCE01C1000FF8FF9FFFFFFFD000000007FFC34CBFE80001C0000000AFFFF406FF988E3DF8FFFFD9F90D01C3001FFCFF9FFFFF3C380000000FFF65833FC00009C0000001A7FFF2017F788C2FFFFFF97F628020D7007FFE7F9FFE1E18B00000000BFEF1C0DFB00029C000000041FFFA07FF77C16FDFFFEB045C00605A003FFFBF8FFF1F23B000000003FDF9E077E00023E00000004C7FFD03FE67F07FE07CBC061F20600A00FFFFDFCFFF3F07A000400003FBFC602B400145F00000004E3FFD81FE8FF07FFFE5C001E2E2C00201FFFFEFCFFFFE1F2000000007F7FF602840";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "0503F00000002F8FFE81F99FF85EFE9C00027083C00603FFFFF7CFFFFC7F2000000007EFFF10204006077000000077C7FE85FD7FFC5FE5C000037EBA800C07FFFFFBEF8FF9FF4000000001DFFF9001303C07B800000037E0FF45F03FFFFE5C0000027F3C001C0FFFFFFDE787E3FEC0000000839FFFCC0048A002BC00000037F87FA1F8FFFFC6E0000001BF87801C1FFFFFFCE7C70FFEC0000000023FFFE003E6C0079E20000037FE3FE1F1FFFF0E800000013FF9C0083FFFFFFF67E23FFEC000000002AFFFF607A5800F9E00000017FE1FD5DBFFF3A000000001BFFD71087FFFFFFFB3E07FFE8000000007D6FFF82318600FFF00000013FE07E5E7FE30100000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "7843E0001FFDF9C7D9FFFFFFFFFFFFFF03B9FFFFFFFFF3DC01F0BFF00001C3FE7F02033E3623DE7F51D3800017F97FF8DBFFFFFFFFFFFFDF0173FFFFFFFFF3EC9FF1BFF800016FFE7E0041011A01DF3FB1F3C40007FB3DFF8FFFFFFFFFFFFFDF01F3FFFFFFFFF3D1FFE09FE000031FFFFC0201612A00DF9F7BF3000001F779FFFFFFFFFFFFFFFFDF00FDFFFFFFFFFF3FFFF8BFF00007EFFFB800830178805FCF73E6800005E73BFFF3FFFFFFFFFFFFEF03FFFFFFFFFFFBFBFFF8BFC0000DC3FF1000700178805FE6E39FE00003EF3FFFEFFFFFFFFFFFFFF70F7FFFFCFFFFBFFDFFE9FF800037C2FE30010007B00147F43E7F280002FF13FFCFC7FFFFFFFFFFFB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "1F6FFFF9FFFBFFFEFFF4FFC0006FC0FFC00F0003204000FF74FF6A0001DF3BFF83FFFFFFFFFFFFFD3FFF7FFEFF9FFFFF7FF4BB0001BFC01F28FE0001A040E0FFB3FF7100013F37FF03FFCFFFFFFFFFFE7F9FFF9FFDFFFFFFBFF4BF8006FFC0066D030001804070ED3FFF7840003F3FFE07FFFCFFFFFFFFFE7FB7FFFFDFFFFFFFDFF8B8000BFFC003FA0F80010001E0603FFFFF50003F67FC03FFFFCFFFFFFFFFFFBFFFFCFFFFFFFFEFFEFB0037FFC00E1583C002000170809FFF7FC000BF7FF801FFFFFEFFFFFFFFFFFFFFCFFFFFFFFFF7FAFF40FFFFC01AF78FC0044021FB014FFFFFF200BF6FF001FFFFFF8FFFFFFFFFCBFCFFFFFFFFFFFBFAF3A37FFFC01F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "FDABC0086000FE061FFF7FF8C1FF4FE003FFFFFFF9FFFFFFFFDFEFFFFFFFFFFFFDFCB7ADFFFFC02F7C17C0107003E21803FFFFFCA0FF4FC001FFFFFFFF3FFFFFFFDE7FFFFFFFFFFFFEFEA7DFFFFFC0BFBFF8E020401D71F403FF7FFF21FF5F8000FFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFF7E0FFFFFFFC03FFFDC36000410728801FF7FFFC7FF7E0000FFFFFFFFFF7FFFFCCFFFFFFFFFFFFFFFBC9FBFFFFFC17FDF2E07000601C10800FFFFFFF7FF5E0001FFFFFFFFFFF1BFE98FFFFFFFFFFFFFFFDE1F1FFFFFC6FFFFBF23607003838200FFFFFFF7FF3C0000FFFFFFFFFFF4C7900FFFFFFFFFFFFFFFEE7F0FFFFFCFFFEE0D85BC402301C4003F7FFFEFFF3800";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "007FFFFFFFFFF006801FFFFFFFFFFFFFFFF67003FFFFDFFFFD025303A01430E4001F7FFFFFFFF00000FFFFFFFFFFFC00000FFFFFFFFFFFFFFFFB7003FFFFF7FFF5007301E618006000077FFFDFFF200000FFFFFFFFFFF8000007FFFFFFFFFFFFFFFD7F79FFFFC7FFFFC1DBFEFFC19D6CDE3700003FFF0000007FFFFFFFFFF0000007FFFFFFFFFFFFFFFF5BFFFFFFF87802001000FE80000FFFFCFFFFF0018000003FFFFFFFFFE800000BFFFFFFFFFFFFFFFAC7FEFFFCBFFFF9FFE07E8013FFCA0003000000026000007FFFFFFFFFF0008007FFFFFFFFFFFFFFF87BFFFFFEFFFFE2FFE07F003FFFAC000240000009F800003FFFFFFFFFE000A007FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00011FFE71A8FFFFFFFFD1E1FFFC800000000F874FFD2A602807F70000001BF001EDAFF9001800000000DFFFAEB1FFFFFFFFE3C7FFFC800000001F00D43E20800A03F780000009E0007D9F18008800000000DFFFCB13FFFFFFFFF38FFFF9800000003F00065DF300031BE78000000DE00015FC800002000000009FFFF3B7FFFFFFFFF81FFFFD800000007FC000640C00015FF7C001000D800002C8000001000000009FFFFC7FFFFFFFFFFEFFFFFB00000000FF80000E37FFFF4FFF40BF0009FFFE02C0000101800000006FFFFF4FFFFFFFFFF2FFFFFB00000001FFC000001BE791DF040082002E000F9200000100400000004FFFFF0FFFFFFFFFF37FFFFA0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "0003FF80000062FFFFFF00007D0060001C0000000000200000002FFFFF87FFFFFFFFA1BFFFFA00000007FFE00000703FFFE7800078018101C0F0000000001000000017FFFFDFFFFFFFFE83DFFFF20000000FFFC00000F8007FC1E0007806071E0F21000002001800000027FFFEDE7FFFFFFA01EFFFF20000001FFFE00000FC00078030007C0802C0F8C0800002000800000037FFFA5FBFFFFFF800F7FFE00000003FFFC00001FE0005B81E00603000070000000000000000000007FFF47FCFFFFFC000FBFFEC0000007FFFF00001FF000077070078C0067E010000000000010000001FFFFC3FF3FFFF4001FDFFEC000000FFFFE00003FF80007FFF8043003190";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "0400000004000080000013FFE8BFF8FFFD0000FEFFEC000001FFFFE00007F9C00043C7F04E0701C00C0020000400004000001BFFB0BFFFFFFC00007F7FE8000003FFFFE80007FFE000403FE0987001C01800100000000020000007FF80BFFFDFE80000FFBFC8000007FFFFF00007FFF0000003C0810001C03000100008000010000009FFC07FFFCFA000007FDFC800000FFFFFF8000FFFF80080007ECC0001E0000008000800000800000DFC817FFFF18000007FEF8800001FFFFFF0001FFFEC00800019B80000E0C00008000000000000000DFB01FFFFFF0000003FF7B800003FFFFFFC001FFFFE00000020FE0000E18000040000000000000001F600FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "0000007FFBB000007FFFFFF8003FFFFF0100070207F800E30000000010000001000006FC02FFFFFF0000007FFDB00000FFFFFFFC007FFFFF8100E03F007F00E400000000100000008000046002FFFFFF0000003FFE200001FFFFFFF8007FFFFFC10781FF0007F07400000000000000004000063002FFFFFF0000001FFFE00003FFFFFFFE00FFFFFFE1203FFE0000FE7800000100000000000000014001FFFFFF0000003FFF600007FFFFFFFC00FFFFFFF3C1FFFF00001FF000000000200000001000028001FFFFFF0000001FFFA0000FFFFFFFFC01FFFFFFF81FFFFF000001E000000000200000001800030005FFFFFF0000000FFFE0001FFFFFFFFD01FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "F87FFFFE0000000000000040000000000400000005FFFFFF0000000FFF10003FFFFFFFFF03FFFFFE0F7FFFFF0000000000000000000000000600050003FFFFFF0000001FFF48007FFFFFFFFF07FFFFE01FBFFFFF000000000000000040000000010018800BFFFFFF0000000FFF8400FFFFFFFFFE07FFFE0014DFFFFF000000000000000000000000008031800BFFFFFF00000007FE0201FFFFFFFFFE8FFFE0001467FFFF000000000000000000000000004065800FFFFFFF0000000FFF8101FFFFFFFFFF8FFF00001877FFFF0000000000000808800000000000C4C007FFFFFF0000000FFE8087FFFFFFFFFF9FF00000181BFFFF000000000000008080000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "0011804017FFFFFF00000007FF004FFFFFFFFFFF3F000000281DFFFF000000000000001C00000000000B004017FFFFFF00000003FC007FFFFFFFFFFFFC0000003806FFFF000000000000000600000000000601C00FFFFFFF00000007FE004FFFFFFFFFFDC000000030037FFF000000000000000100000000000007E00FFFFFFF00000003FC0097FFFFFFFFE8000000001001BFFF000000000000000300000000000609E02FFFFFFF00000003FE0183FFFFFFFE60000000000000DFFF0000000000000003C0200000000F02203FFFFFFF00000001F88301FFFFFFEE002000000060006FFF000000000000000140060000003F80301FFFFFFF00000003FA0C00FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "FFFE800000000000600037FF00000000000000002D000000003FC0305FFFFFFF00000001FCA8007FFFF900002000000060001BFF00000002000000062B80000000FFE0105FFFFFFF00000000F818003FFF5000000000000020000DFF00000002000000061E80000001FFF0105FFFFFFF00000001F020001FF700000010000000A00006FF00000000000000000000000001FFF870BFFFFFFF00000001F040000F6000000000000000E000037F00000000000000080806030001FFFC68BFFFFFFF00000000F980000C0000000008000001400001BF000000000000000C0002000001FFFE18BFFFFFFF00000000730000C80000000000000001400000DE00000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "0000000C0406040334FFFF187FFFFFFF00000000F20005800000000008000001C000006E000000000000000402001C0E20C7FFC57FFFFFFF00000000E4006800000000000000000180000037000000000000000802000800400CFFC57FFFFFFF000000007806800100000000040000028000001B0000000000000018010000008000CFE57FFFFFFF00000000102C000080000000000000020000000C400000000000001800000001000009F57FFFFFFF0000000042400000000000000000000300000006000000000000000000C0E0020000008CFFFFFFFF000000002C000000200000000600000300000C0300000000400000000050E0A400000014FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h0055FF550F330F33;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = "3001C77FFF60A030AE1BFFFFF21882FF7FFFFFFFFFFFFFFF030000000000000CFFF0B00000016037B801409EF89DE0270F127FFFF60882721BFFFFFFFFFFFF7F028000000000000F0FE0B00000034075BC01A0DC0D5AE0CFBF2CFFFFE404800AA7FFFFFFFFFFFFFF028000000000001FE1F0E000000C58FB7E0060E7DC8B719F77CA3FFFCC06019BE9FFFFFFFFFFFEFF02C000000000003FFF3D60000011DEEC3F8013DF9F40513F3C3203FFD802033FF8FFFFFFFFFFFDBF05E000000000007FFFBA600000639C047FC027E1F4EA747E30C207FFD0033FFFE07FFFFFFFFFFB9F05F00000000000FFFFFE3801018F99EC5FE260A99C7430FE07C201FFB0013FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = "D03FFFFFFFFFF7BF05F80000000001FFFFFE3F00063F992E7FF776D1914029FC07C2003F60007FFFD03FFFFFFFFFEFDF05FC0000000003FFFFBE81E00CFFD25FDFEB2DFFFC50E8FC13E2004F60017FFFE01FFFFFFFFFDFDF0BFE0000000007FFFF7C303C71FFD243DF165267F995343C21F2000E40017FFFC007FFFFFFFFBFCF0BFF000000000FFFFFFA3783A7FFD4CCF2FB281FF201E85800F2000A8001FFFFE007FFFFFFFF7FDF0BFF800000001FFFFEF89FE11FFFC86E7E190F57F23FB83B8062800D80011FFFA001FFFFFFFEFFEF0BFFC00000003FFFFFF4BFF23FFFC0E1E413832B4F720AE3106200CC70019FFF8001FFFFFFFDFFEF13FFE00000007FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "FEF8BFA41FFFFFFFF01602DB0A333B83F790067E300187FF40017FFFFFFBFFEF17FFF0000000FFFFFEF0BDD01FFFE43FF0F5C9B5B360C00FFE1E67FC0C01B7FFC0007FFFFFF7FFF717FFF8000001FFFFFCF0BC400FFFE07FF017F24B9970400FFF847FFC0301B7FF80003FFFFFEFFFF72FFFFC000003FFFFFFC0BC0007FF907FF023D0BD3CF6540FFF04FFF001C0BBFF00021FFFFFDFFFF32FFFFE000007FFFFFFA01A0007FF26FFF87A009A0856440FFFC6FFE000F1BBFE800007FFFFBFFFF72FFFFF00000FFFFFFDC0080003FF7207F807022D31E7401FF8467FE000191DFE800007FFFF7FFFFB2FFFFF80001FFFFFFD00A00003FEE900788BC81D1727921F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "8E8A7FC000079EFF000001FFFEFFFFFB5FFFFFC0003FFFFFFF00800001FCD1000D99F717063E0A1CFEE83FE00002BE7E000001FFFDFFFFF95FFFFFE0007FFFFFFF01000001FCD3C00B97EB0D2C721A7BFF297FC000004F7F0000007FFFFFFFFBDFFFFFF000FFFFFFFF01000000F9DB801E7DA00E60F170F5FF70FFC00000E37C0000003FF7FFFFFDFFFFFFF801FFFFFFFC010000007BCFC036AD880291F8428FFE70DF00000099BC0000003FEFFFFFFDBFFFFFFE03FFFFFFF4010000007395E071CFD40715C162477C70FE0000008E3E0000001FDFFFFFFCBFFFFFFE07FFFFFFF40100000037CBF4C1D97FC54333E14368E0E7000000812C00000007BFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init3 = "003FFFFFFFFC8000F80000000000060000005F9C000800007FDFCCFDFFFE0DFCFFFE1C0030620008002FFFFFFFFFBE00C07C00000000060000003F50000440002FFFCCD79FFE5D79FFFE38000DA30010006FFFFFFFFFE7E083FC00000000060000003CC0000240003FFFCCCF93FC1C79FFFE7000035900C0005FFFFFFFFFD0FC3FFC0000000005000000F1000003C000077FE7BF81F800B3FFFE600000960100005FFFFFFFFFE00FFFFC0000000005000020EC000002C000077FE6FF80FD84AFFFFEE00000400600005FFFFFFFFFF000FFFC000000000100000098000001400012FFE1FF8A1D09FFFFFB80001FF00800003FFFFFFFFFE000FFF8000000000380";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init2 = "0002CD9F80030000087DA500FF03C078000279F9BFFC600000BFFFFFFFFFE800FFF80000000003800002F7FE0000000001FFD800BC1D0017FFC5FFFFDFF9400000FFFFFFFFFFF000FFF000000000018000074FFC0000200001FFBB50FF15BF840019FFFFF81C4000003FFFFFFFFFF800FFF0000000000180000E0FFC0000100001FF57F090671F680033FFFFE87EF000007FFFFFFFFFF400FFF00000000001C0001DA5F00000200001F84DFACFC7923A0027FFFFFDFCB00001FFFFFFFFFFFC053EF0000000000140003B9970000000000064D865B583D4F600CFFFFFFFC0B800017FFFFFFFFFFC57003000000000004000779C00000020000021DA500E01D5F3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init1 = "019FFFFFFB88BE0000FFFFFFFFFFF97F002C0000000000E000EF8A10000000000023D9E8081BE00A833FFFFFF3009F0001FFFFFFFFFFFFFF0040C000000000E001DF88380000000000E68FC81E223800827FFFFFE910978003FFFFFFFFFFFFFF0040180000000060031F852400000000004A7DE418631EE1CCFFFFFFED0083C000FFFFFFFFFFFFFF0040018000000060077C824100002000085079F3384304F0F9FFFFFE7CE081E002FFFFFFFFFFFFFF00800010000000700E5C8240400020001080F9F8F0C20E79C3FFFFFBFEC08BF004FFFFFFFFFFFFFF00800003000000501DFC8280300000004108FBFD40C1033F47FFFFF7FF408BF807FFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init0 = "E08000003000005039F883800C00000D82007EFF8041987FD7FFFFFFFF0088FC01FFFFFFFFFFFFFF208000000300007073F882000600203DFC047EFE44C08BB143FFFF1FFE8084FE07FFFFFFFFFFFFFFD800000000300030EBFC8600018020F2CC01FEFCD0805CE6BCFFFFFFFEE087DF0BFFFFFFFFFFFFFF6D00000000030039CFF88C00006003E2C801FFFDFC80C0726E3FFBFFFDE087C78FFFFFFFFFFFFFFF130000000000601F85F19C0000182F8BA000F57BFD809F05CFCFFFFFF93087E393FFFFFFFFFFFFFF0B0000000000061B1BF19C0000063F1E80003F77FF0F5018CE379FFFFB1083F9F7FFFFFFFFFFFFFF0D000000000000707FF0B80000033E3F";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "3FFFFFFF8FFFFFFFE1010000002FC3FB82F4F3FD5F03C241D1F1F400000080DE000000037FFFFFFF080000866207000331FE8F1E6FFFBFFE86709C0FB1E9043F3071F2000000803C00000003FFFFFFFF000000007200000081FE851C00114B5B83DE2011DFFE7BBFDFEB0DFFFFFF1CFEFFFFFFFB7FFFFFFF800000014FFFFFFFE6007FFFFFEFE617FF55A8753FF2FA4CCFE20DFFFFFF07C000000007FFFFFFFF8000000AF7FFFFFFDAC07FFFFFBFF6227E697D6577F0ED7997E004FFFFFF3FB20000000FFFFFFFFFC0000005FBFFFFFFDC7D7FFFBFFBF0CF3C7E17BFDBE97CF18BE819FFFFFF1D320000001FFFFFFFFF60000E2BFCFFFFFFCE1F7BFFFF4BF79F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "BC5FFBAD26EFFDC301EA207FFFFF34720000003FFFFFFFFE72001C17DEFFFFFFE9077EFFFFCDE33FCEBC0D55283E1EE600C2307FFFFF00FB0000007FFFFFFFFE3004046EFF3FFFFFA2017DFFF6C5C63FCDAE1CC9332DBDEC0010607FFFFFE0F9000000FFFFFFFFFE3000005FFFBFFFFF85807F3FFD87CF7C0FE865D138BC1BC900FBE01FFFFF80F9000001FFFFFFFFFE300000BFFFDFFFFFC7007F07FFC3EF707BE5FD811D1319D0A10D401FFFFD00FD800003FFFFFFFFFE3000007FFFEFFFFFC1800F9FFB13DF03EBEF99A12C9B9BD00975001FFFFC60FD800007FFFFFFFFFD10000EFFFFF3FFFF40E003FFFC01CF7F0FE26B611CD3DBE80150001FFFF241FC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "80000FFFFFFFFFFD180015FFFFF9FFFF03C001FFF01C1C7017FE1BA707A3FDE000E28007FFEE07FE80001FFFFFFFFFFD1C003BBFFFFCFFFF80F0007CF840804007EFEBB8791CBBF0013BC003FE9F4FFE40003FFFFFFFFFFB1C00179FFFFEFFFF8160001FE80676701F19F00EEA0997F400066803FEFE4FFE40007FFFFFFFFFFB0C006E3FFFFF3FFE0178000FD06C695C1C1CE066F7C86BEC0DC94681F9FE4FFF4000FFFFFFFFFFFB0C00DE7FFFFFBFFE01F00003E22067F30E1F400A07CFDFF04ADBFC89D7FE4FFF6001FFFFFFFFFFFF0E00BEFFFFFFDFFF007C0000A00042FF3B16820B16C517F8BFBBFFE8C7FE7FBF6003FFFFFFFFFFFF06077FFFFFFFEFFD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "00FA0002380053FFD6C1987DB7F74F3FFF7BFFF93FFF7FFF2007FFFFFFFFFFFF070EFFFFFFFFF3FC003C0073A600539F9EAB0FC132FFA9FE7EE3FFFE7CFE7FFFE00FFFFFFFFFFFFF0615FFFFFFFFF9FC00FF037E1B0053FEBFF30B83374D1FFCDDD3FFD0BFF27FFFE01FFFFFFFFFFFFF023BDFFFFFFFBCFE007E33FF00C05BCFBFF3BD420268C7FEF7C3FF005FFE7FFF803FFFFFFFFFFFEF0337BFFFFFFF96FC00199FFC01B04D97FFE223CFDDCFC3FEFBC3FE003FFFCEFF907FFFFFFFFFFFEF026FFFFFFFFFFF780017FFFC004C5DFB7FC61E672C0FC1FF75C3FE002FFFDC7FD0FFFFFFFFFFFFEF03DFFFFFFFFFFFBC01E13FFC005358FC7F800232541FCCFE";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h0145236789CDABEF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h470F4400470F77FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "FFCCB0012E58C8FFFFFFA9E60C227FFFFFFFEFF910648D504817F5FF00C18D0FCDEFBA05E095FF0EFFCDB0306141D0FFFFFFDBC800307BEFFFFFDFFF21DBDE301623F47E00819A1E4673D0D600AFFC7FFFCD7E203AE38BFFFFFFE3B001F57BFFFFFFBF71DAE23E00063BE67F01809E18DF93624000013E7FFF8C6FC84D5702FFFFFFF0E001097FFFFFFFFF3A0FAC8B800667F63F8400047DFFF12F0001307BFEFFFD038002CC07E3FFFFDB00000EFFFFFFFFFF3F00722FFFFF0D1EBFBE00020001E1A000008534FCFFFFD38000CB0DFFFFFFFC000006FFFFFFFFFFFB000FF8186E18FB007BBFC8000E540000014032FFFFFF940008DE003FFFFFDF83CC03FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "FFFBFFFC0000213FFFECC3C07A81861C1BE6000000189BFFFFFFC410001BF03FFFFD1B05CC01FFFFFFDFFFBC1F40903FFFE760607000070120FB000002004DFFFFFE5C300281FD3EFFF67184CC09FFFFFFEFFFF91FE80C003FED90E062010B19CCC480000006953FFFFE78100021FB1FFFDDDEC00801FFFFFFFFFFF1BFC906005FC82FF06A1C1DF0E70500000204DF1FFFFFC80007A05C1FFFEF4DE00013FFFFFFBFFFF9FF880300024811D05EC07EF6FF9FC00000494BBCFFFFE1000ED237FFFF9FEEF0001FFFFFBFFFFFD9F8020100006B06E8D721F871FE1F4000040034F9FFFFF8180B800DFCFF3FFFF8001BFFFFFCFFFFF3F8040080007E3E7C3D9FF1EF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "FA38600000001635FFFFEC00070007FAFEFEF7FC31DBFFFFFDFFFFEFFF220660006C3BCC343B01BFF078C0000400073AFFFF890163C30838F6FFFFFE118FFFFFFBFFFFF6FFA800300000C01ED0104DBFE1E6E0000804099BFFFF9C0021C10F2FC59FDFFF01AFFFFFFFFFFFE6FF88001000C00C06D300597F41C768000000C58FFFFF9E80A18038379E6FEFFF84A7FFFF6FFFFFF7FF500008000000984480595FE18FB0000801C005FFFF97826080700F7FCFFFBFC047FFFFFFFFFFF7F8200016000000294847825F0FBFB4000001F016FFFFD206A7400000CFFFF7FFF877FFFFFFFFFFF2FCA00003018003D10E0787DE1E3C38001301C06BFCFF980D82430005";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "FFFFFFFFFC7FFFFF7FFFFFFB2C400001018018CDF8381ADC043C3E000100C004FA33BD0BA5400000FFFFFFBFFC6FFFFEFFFFFFFF1E000000808318C2EF8F00BA3F1FFE001F000086343FD98F85400000FFFFFFDFFC9FFFFFFFFFFFFF1E80000060084E00E1F87068FE3FFF000F00001313FEC8E887410000FFFFFFDFFEDBFFFBFFFFFFFB1C00000032DCC481E03F1E11FF3FF200210000183FFC647884400000FFFFFFFFFFD7FFFFFFFFFFFFA9000000123E00F4F1FFE0983FFFE980050100880DFC36408C400000FFFFFFFFFFDFFF6FFFFFFFFDB80000000A6C0170F1FFFE1FFE004DC02003000157E0F6008AC00000FFFFFFFFFF3BFFFFFFFFFFFEBA000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "FE8C00E1E003C0E0FD004F8000030030D2C3E5398EC00000FFFFFFCFFF1FFFBFFFFFFFFF740000064C9C0000E000F8741F870FE0430300960DC77A7888800000FFFFFFEFFFCFFF7FFFFFFFFED000006014400000FBC0FF3103FF1FE040030000006FEB97C5800000FFFFFFF7FF07BEFFFFFFFFFEA80002001B601800FFC07E73F03F0FF002C300000037D697D5000000FFFFFFEFFF03FDFFFFFFFFFF5000200013987E02F3E30CF10F03FFF8CA000000033CAA0079000000FFFFFFEFFF8139FFFFFFFFFFF00300001F88784AE3E331F91FE037D040000000F8BB5B4070000000FFFFFFF7FC80C7FFFFFFFFFF5030000007E40072FBE371F90FF0077CD4300001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "FC06FFC16A000000FFFFFFFBFC002FFFFFFFFFFF41000000B7E20042FBC3E3D9F1FFC0625430000078057FC3FA100000FFFFFFF3FE007FFFFFFFFFFF7D010000B7B90000F3C3E689FC3FC009F40000000016FE0360100000FFFFFFFFFE007FFFFFFFFFFBA08000018FFC8800F38FF1ADFFDFF8237F000000001CF82B70100000FFFFFFFFFC00A3FFFFFFFFCB20800000AFFE4C00F31F61DCFFFFFCE0FFFE01800179F62CD0000000FFFFFFFDF801F9FFFFFFED9A210000009FFF2000E30EE1FCEFFFFCF7B2DFC18001F0FDCC60000000FFFFFFFDF883DCFFFFFFD302310000007FFF8072E30CE3EE47FFFCF57E99C7E0C1C07FD040000000FFFFFFF9FE0DC6FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "FFFF9004100000005FFFC872E378E3EE63FFFFFE12E1FFC1C1C03FD0A0000000FFFFFFFFFCABB13FFFE80204100000001FFFE430E3F1F7EC7FFFFFF8347CFF83C7005FF0E0000000FFFFFFFFF41FF08FFEA88008100000005FFFFA30E3E6D7C43FFFFFFA017FE3FECE102FE1E0000000FFFFFFFFF02E00CFE9988018180000089FFFFC02E3C6FFC73CFFFFF9AFFFFEFFDE00178100000000FFFFFFFEF85800AFE80000100C0003085FFFFC82E787FFC738FFFFB58FF9FCC7FE00039940000000FFFFFFFF7138803CC800003010000319BFFFFE42E70FFFC33CFFFFD1C7FDFFFFFE0201E3C0000000FFFFFFFF6F6000E8000000200C0003093FFFFFA1EF0FFFE5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "1CFFFF3D87F9FBFCA90302E300000000FFFFFFFFF2D0074C000000200C000309BFFFFFD1FE0FFFCF9CFFFFF581FFE3F19158023E00000000FFFFFFFF658047A200000040060013087FFFFFD8F9FFFF5F9CFFFFF103FFF7FF603500BE80000000FFFFFFFF0B044E06000000800A00330B7FFFFFF4F3FFFF7D9CFFFFEB00FFFFFE4003505990800000FFFFFFFFB43B0103000001800600330AFFFFFFF1A3CFFF3FCCFBFFFB00FFFFFC0000F209B0C00000FFFFFFFFAF2C0000C00001000600330BFFFFFFF8E7CFFF3FCCFBFFE705BF1FF9000003B030C00000FFFFFFFFE7F80000400001000020330AFFFFF3E7CBFDFF3F9CFBFFF7162F1F5E0000007B30C00000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "EC3D6000207B0B3821FFFFFFFFFFFFC4BA19FFFFFFFFF3B417D31C5D1F02577CFE016A01085CC07FB82BF0000BFF81F723FFFFFFFFFFFFE86833FFFFFFFFF3D09FD01E43FE31E77F7E015DEBA676683F7684840039E7C41F47FFFFFFFFFFFFA53473FFFFFFFFF328FFF17E8BE803DFBFFE014D87D503675FF62B40000A6B87FFEFFFFFFFFFFFFF8999FDFFFFFFFFFC7FFFF94E81C004CFDFB400823F95E1E03E741E4000063F41DF65FFFFFFFFFFFFD050FFFFFFFFFF09FFFFF94E02C36BEFDFC801CE1F867CA11CB25EB800041FC9DFC81FFFFFFFFFFFE83B7FFFFCFFFC9FFEFFF80670C3B3E9DF0002FE094EC6180BF13FF600074F6187113BFFFFFFFFFFB4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "15EFFFF9FF89FFFF7FFD8260813FECAF0016FE25D8017F02E9FF9900023F4D8F0DC03FFFFFFFFF9AA27F7FFEF8BFFFFEBFF547E0413FECD79D019CB3500127034FFF8AC0021FC14E63EC33FFFFFFFF3CCC1FFF9F84FFFFFF5FF5C00C35FFE3D1F7DC90F93021312627FFA6F0013FD98846CFE33FFFFFFF5E2DB7FFF86FFFFFFFAFF9461D49FFC3E0DA9171BC0060B1A33FFF00CC01BF8940CDEFFE33FFFFFF2CFEFFFFC1FFFFFFEFD7FB171C17FFC57A65DFB1BC8021F39EFFFFAC24017F81A1CEF31FE13FFFFE5FEC3FFE5FFFFFFFFFEBFF1760FFFFC47A1337BD1AC00275208FFF080581FFB3E2CC7307F077FFFE1EBD8BE1FFFFFFFFFFFDFB0FA2FFFFEC1A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "82B38F3040327C05FFFF8005A11F8501C13F1FF046FFFE3F03DE27FFFFFFFFDFFAFD47E8FFFFFF29E3DBBF6800196417D3FF000B92DFB502063FCF81FCC7FE3F01A0FFFFFFFFFFFFFD7E5FE7FFFFEBB0302B0350B81225CBC3FF8000AECF821387B7FE1FFF04FE20C017FFFFFFFFFFFFFEBCEF4FFFFFEE20BE2C41C0E808A17589FF8C022DE7019306B7FF3FFFE08C00C23FFFFFFFFFFFFFFFDE0F5FFFFFC9401F9C1A805E4623770CFF6C0202F7C03E063FFFFFFFC08FC31B7FFFFFFFFFFFFFFFEF9E47FFFFE6801E481CD0C8FC45BC0FFF7F032EF3D1EE037FFFFFFFDFEF703F0FFFFFFFFFFFBFFFF7DD0FFFFFEE0035922E52805C9EDA0C3F9F001E3B807E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "02FFBFFF07FF601D6007FFFFFFFFFFFFFFFE7C07FFFFDC000A8745FD5F2B4F68689F80000D39407800FFBFFF07FEE000800FFFFFFFFFFF7FFFFF7C03FFFFF4001A8356FF6704FFAEECE680003AB10A78017DFFFFFFFF6C000007FFFFFFFFFF7FFFFBE085FFFFC7FFF63E0810FF8E62E321C27FFFDDB0DE7241BDFFFFFFFF68000007FFFFFFFFFF7FFFFD3BFF00004787E20018FF017B8CFFFFFD10408FFE7960017E3FFFFFFC50000007FFFFFFFFFEFFFFF0F8000003FFFFC2FFE3817D17EFCA00023DFFF00E961861FE1FFFFFFC18004001FFFFFFFFFEFFFFCF64008344BFFFDE7FF780FCC3FFC40008DA3F997D67E070C63FF8FFFFC8005F0BFFFFFFFFFEFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "FFBEBC12C7E9BFFF9E7FC0C6C035FFD80308663F3FF8FBC078A7FFF9FFDFAA0CB285FFFFFFFFFEFFFE3FFB1D12E7BFFF88BFE07044CDFF061309F1C71751FED03787FFFFFC07B8373B91FFFFFFFFFCFFFEFF3DC672A7BFFFB1DFE03993FCFE0C3FC9FBC71D2BFF3307C7FFFFFFE62B980783FFFFFFFFFDFFF7B73EE01F0FBFFF51DFE0022FF9FF037F80FDCEF84BFFDF03E3FC3FFFE439001813FFFFFFFFFDFFCFFC5F3B1E3FBFFE20CFA000BFFE7F0410C4BE0CF819FFF700FBF01FFF00B87034044FFFFFFFFDFF9FFCFFBFBC3FBFFE6047800043FD7CA78100AF38211BFFFDB0730007FE0F11C80838C4FFFFFFFDF579FCBFC78F7FBFFFC007000001FF7D22";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "4008F799327DFFFE70638978E0F043F4101C3DBFFFFFFFEBC3FFBFE7D4F7BFFD4027000300FD7402A048B35C2CF7FF9F98313FF1011057CC803907C7FFFFFFE707FFFFF3F37FBFF9800F404F007E700360F8D1418BE3FF8FEC611FC0083F1FEA00387FF81FFFFBEFF7FFCFFBFFFFBFFB001D812F008CE00190F4D6E611EFFFFF7BD9F90703FE1044E0007FDF89FFF7BC3EFFDFFDF95FBFEC0008807F0002AA01A074F2EE27EBFFFFFC8CC0707FFF8039F0008FF3FC7FF5FFFFFFC7FEF847BFEA000083FE000109C04911F8DE4F37FFFFFF7D00877FFC8023F8008FE0FF8FF1FFFFFF7FFF622BBFE8000537BE000590C05900F19107AFFBFFFFF0B41BEC1C1117";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "74401FFFFFF5BFBFFFFFE7FFC768BFD400071FFF000111C06500DFA32DE7F87FF8CB4031FE3F28ACFF305FFFFFFF2C1FFFFFA7FFA3957FC000053FFF0001E81818145FE571D5F8FFFF3506F2FE3D131BFF185FFFFF3CA701FFFFEBFFB5BD3F8800153FFF0000673C164B760273C7FFFFF5C51D7FDF2918FBFF805FFE1E1B6FF87FFFFBFF19E333E000187FFF000319F81827F783BE9FDFFB9EF003FF9FA40824FF004FFF1F246DFFC7FFC7FE8D93A34000A65FFF000212630701FC8ECF8FE07A63F0C8DF9FF444F6FFA02FFF3F183EFFB01FE3FD7267FCA04FCBAFFF00061133048BFF58EFAFFF9138F7151D3FFE09FBFFD22FFFFE609FEFFF07F5F9FC799520";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "0B1F8FFF0004E04F079BF83C078EF9D3C47F8D7C3FFA034DFFE9AFFFFC800FFFBFF0F7F7FC941F60161F5FFF000CB837C61FFE3C0BAFD33C00BD81057FF02696FFF40F8FFA027FFFFFFF03E3FEDC27E86C0BA7FF0008F81CFF1FF280004173FE387C0893FFE44CFFFFDA1787E401EFFFFFFF63AFFE6E27A5E00EA3FF0011D80779EBEDC0007C9CFF3FFFC66C7FE499FFFFBF17C71101BFFFFFFFFE0FFE302E1CCD0F91DF0011DB0130C3E38020E979E2FFFEC6013FF23DFFFFFE97E2C601BFFFFFFFDEF038D528530E1F91FF002773099CD7FF800E1E4140F3FED2324EF372FFFFFF4BE09C08FFFFFFFFF6200FE988D0E397FAFF00662581E4F7C671ACCEFF04";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h0C440C773F443F77;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "BFFFFFFF1FFFFFFFF2F7000000201BF77773EFF5B36A42B669D43DFEFFFEFF1E0000001A3C60C05C080000860207000339FF70E1902F87FC7B7EDBED72317AA108666B3C183CFEE8C000003F7FFFC7FDF1F3F1F1EDFFFFFF79FEBAE3FFCE8CA97C3E2C562228877F9FCB2A000000232EFFFFFFF880000000FFFFFFFE2C00000045F73FFFFF20D9E7FFEA77A54FF0C3B2AFD26B7FFFFF3857FFFFFF57BFFFFFFFFFFFFFF40C000000363F9FFFFF004FC4776E10954C7C5AC757F048FFFFFF0185F9FFFCC7DFFFFFFFBFFFFFF8F60000002E42BFFFBF0449003E7DEBCA31957E6C5BC806FFFFFFEA4DFFFFC0BFFFFFFFFE5FFFF1D1FE8000001F10FBFFFE34CD20";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "3E5E0DE1F7DF3DD8C9F22CFFFFFF689DFFFFFFFFF7FFFFFF4DFFE3E3DDC000003204FEFFFC32D1800D7BF8C0C05F2DC114BA20BFFFFFC124FFFFFFFFFBFFFFFE0FFBFB86FEA000004C01FDFFF63875402D85ECF4DE2BA2FB02E8783FFFFF2166FFFFFEFFFDFFFFFE0FFFFF8FFF7000006C209F3FFE7B6A83EF96959E4ED5FC3AFDA3803FFFFF8F64FFFFFBFFFEFFFFFF2FFFFF1FFFB8000042F18707FE3D178C7DD67F0EE674C7B99C75B01FFFFE7F627FFFF7FFFFFFFFFD2FFFFF3FFFDC000004A2F39FF8EC3FA394F0BB9A55EF55A81AA5600FFFF59F627FFFE7FFFFFFFFFE0FFFF07FFFEB000085007CFFF3FE0FF0FC5A8D46A30799000158C00FFFF5BE43";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "7FFFCFFFFFFFFFFE17FFE8FFFFF5000045544E3FF7E39A49ED2ECFD336459E5801126007FFF1F8C17FFF9FFFFFEFFFFBD3FFC1BFFFFA80008648E38CE7BC183F5F3C924496E560640055B807FFE0A081BFFFBFFFFFF7FFFDD3FFE39FFFF9C00000DCE1E7E7FAAA4FE1B3F8804A1ED3AA03FF2797FA219181BFFE7FFFFFFBFFDD83FF863FFFFE8C018388D0B3EC2336D3E697C874B7D3C3DC153FB279FA01B180BBFDFFFFFFFDFFDC8BFF0E7FFFFF7800808C702C1EDF344AE1468B07A85683E6AD1BF2E5D981B7829FF9FFFFFFFEFFF0C9FF1EFFFFFFB00101BEF9BF6FFE5170BB086611F519A787C279FE0A593187409FF3FFFFFFFFFFF0C1F83FFFFFFFDC02";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "0114FBFC17BFE21198C6BA636E3F70DCF2E9FFE640308700DF67FFFFFFFFDFF4C4F07FFFFFFFFB4B0115C79C29FFEB737FC75FA7D9954FFD75F5FFEABB01CF001FBFFFFFFFFFDFF405E8FFFFFFFFF58900107D0058FFEBBD7FECA265CD74EFF77FDDFE991FCDCF001FBFFFFFFFFFF7E409C1DFFFFFFFBE8000C2D43C813FC7707FFCA03EB50CCFFE59C5FEA07FF187407FBFFFFFFFFFFFF038C1BFFFFFFF95A20025A07D81CFD1033FD58D80E5A9C3FF67C9FD806EFE93406FFFFFFFFFFFFBF43187FFFFFFFFFECE0060083A0E5203B4FFE1A8861FC0DDFEEADBFC00341CC8802EFFFFFFFFFFFFF4321FFFFFFFFFFF6E0078FC340F54C5FBFDC341C9DA20D0FE";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init3 = "8047FFFFFFC3D80007C00700001C30003830BE6210602001AFAC2CFD7FFEF252CFFFD3F9D0A100140067FFFFFFFE31803E7C04007E063100041F3CAE3014600057822CD31FFFA287E3FE27D7F5CA00220097FFFFFFFFB71C63DC04003E0651000103BB2C201A600047012CDF5BFFE38587EE4B98FD49002000AFFFFFFFFFECE33CCC00003E023A8000C36EE80006E0006BBD07FF72FDFF0787BE53C0FF9782E0038FFFFFFFFFCA0FFC04000000001780005193F08004600012B4167F7C787B1E0346C3CE7F83810003FFFFFFFFFFCF30000D00000000138000086791E806A000050013FF75DAF6080004630F6010141003DFFFFFFFFFEF300009000000003900";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init2 = "00050D9E7FFC28101982512100DBC067FFFD79F9AFE49010011FFFFFFFFFFF9E0FD8040000000200000688020000200007FFF80FC3E53F8800360E002AE7B40001DFFFFFFFFFEF8F0FF0000000009000000A3FFC1002101E53FF43A18705C2060003FFFFE801310001DFFFFFFFFFEE0F07F07000000094400017B7F838CEA80FC1FF75FD7456C2EA0005FFFFEB464800013FFFFFFFFFE20F0036700000001B00002E7BF87FCA9C15E1F841E675974D680049FFFFFDC0EC0000BFFFFFFFFFF64AC1111188980033E0000D47687BFFBE49C27CA566522F87670011FFFFF43C660003BFFFFFFFFFF38BFFD2001E810032E0008373D073FF9F17C0819C4C1479FE89";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init1 = "8025FFFFFC107980027FFFFFFFFFFA3F7FC406610100124001636580FBFF338780A38A0110FDF5F60051FFFFFED8DCC0077FFFFFFFFFFBFF30A3D004180020C000C77F9878F731C7814434B62BC8B80C4499FFFFE2205660047FFFFFFFFFC3FFF8802800000030200567723A09E3B06787918FFF2BA22AE78101FFFFBEB46338147FFFFFFFFC1BFFF8800280400000300B84406682F39033169FDBE2CF8B0EF64201FFFE1B06619C157FFFFFFFE3FBFF384000303000C0081FA44220A1FF9710290D39F6FF039B595411FFFE6F606BCC1B7FFFFFFF3FF9FFFD4000050000E0682C0C4A40407FBF0EB08DBAFE9F40BBB39901FFFDF0846BC41AFFFFFFF3FFFDFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init0 = "DF0000005000FF787A086800100FB3B97C217FFF3FCD3831D401FFD1CE4478E21BFFFFFFFFFFFDFFBF0000000501F3D8F408E1C001031DDF0033FFFFFB4AFB6DFB09FF6FCD0674F199FFFFFFFFFFFCFF9580000000500088E40CE44002019F1548017EFE4F0280E85AE1FD39CDC077DEC1FFFF7FFFFFFEFF4A000000000F00E2D018EE2000E0BC2E52F2FF78F3824365ADB9FE7DDA2277C67DFFFFFFFFFFFEFF800000000000A083BA115A2000201193707175F4DA9EFEF11BA9F9FFFFC2F7E36DFFFFFFFFFFFE7F6600000000000A8B64115210000C01E7F0004F6AEC77A822FE25E57FF0E8EBF903FCFFFFFFFFFE7F3B000000000000B0801077900004125F";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init3 = "DC0159445FAEB004921396FF6DC8FAFF5FCFFFFFFFFFFE7F010000000000000100142F88000220EEFE001FFF07234049BB191DFF09F47A723DDFFFFFFFFFFEFF8800000000000003302C280400049FA73F003DC3E26610134D1D4F4D9FF87408F5FFFFFFFFFFFCFF88C0000000000039E63458040012E7365F818DE32B11C237C026C3FBA3A8EDB5FDDFFFFFFFFFFE3F00E0000000000078FFFDDBC600286167DF4255E8E4A9F240EA2E65F3C7FEC49FEAFFFFFFFFFFFC7F77F00000000000E83FAF5FE3008423B2DF8273F83FFDDA89C4E63E7FBBDC90FFC11FFFFFFFFFF85F47B80000000001CCF37F87C002D1A5185FC0BCBD7A6B1700A3A6069F4CFE9FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init2 = "D1A3FFFFFFFFF45F41FC0000000003C67B3F38E98943A435AFE011E742F02A060E3603CEBEE1BFFFF067FFFFFFFFCCBF21FE000000000734FFFFF19C91006B3F27F717E58CEAEF060C1E60005F003F7FC173FFFFFFFFCC2F2FF70000000002027E7F4F22823068CFCE7E24F1E5660FC0520A703DBC00DF7F8017FFFFFFFFB83FCE7B800000001C043EFD487208086542E4F490FDE9ADD3ADE10E0005E0005FFFE00EFFFFFFFF482F827BC000000038047579E01F26007DF14E14609FED238AD3FD9E803060008FFFA00DFFFFFFFE811F027FE000000072075C79C00F07F8CE7DB45B0F7D3205D006B7960F1040000FFFC007FFFFFFFC03171AFF70000000A007";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = "58F5C0503FFFEC1FE2CDCC7349852C07EF6C7AB228003FFFC0061FFFFFF9061F17FFF8000001E1013CF8C2080BC79219C0622707881F5D07FDE2A9FD0B000FFF4000FFFFFFE0000F07FFFC000003C0000ED1C3E007F010F3D82B22DB75D5980FFE4287F322C00FFF80007FFFFFE801073BFFFE00000708000FC1C2800C7DA8FEF81DD63A6BD9800FFFA1FFFF093151FE00027FFFFFD8010F3BFFF700000B000099C16000007F45FF7040966CC641A207FE2FFFFF9EC805FF800017FFFFA0000F29FFFD80001D00008B417000067F8D0748055BEFD934161FF6EEFFE7FE14A0FF80000FFFFF10322709FFFDC0003E0000CB01F000017E5C126209DABFEE268C9F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = "5337FFDBF1C525EE00000DFFFE80300779F1FFE000300000CF80400003FC128D4A17B2879492BE135B81BFFBF0C2016C000003FFF80038055FFBFF7000E00000C7C0000000AD2751A9986A12A84B92ADFCB8BFBBF0E130770000033FF40038559FFFFFB801E00000E3030000010A09C15434C5A34899088AF9293F3CFFF394FC000000AFF0001811BCFFFFFC02A00000620E000000D817E1382FC87EE190105273393FFAF772261E000000F7E8000C51EFFFFFDC0784F000A23E0000001453D24775D31A940BBA89E6311F8081C050DA0000003FC8000C0F2FFFFFFF0FD2FC0C64F60000007807FEE473FC2F374F24B61C857FC0008016B800000035B8300C19";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h330F330F0055FF55;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h470F4400470F77FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N20
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2603w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_width = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_width = 20;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_last_address = 255;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init2 = "62C9262C9362B9552C9542D9242E9042C8D42C8D32C9112F92E3190E3591833902308FC2D943278D72D8E7308B5308B82F8BB2E8AF2C8A02B8802B88F2C88E2D86F2C86E2C83E2C83E2C83B2D83B2D83D2C83E2C83D2C83B2D83A2E83A2E83A2E83B2D83D2C83E2C83F2C86F2C86F2C86F2C86E2B85D2C87A2D8AD2E8C32C851";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init1 = "318692D8155EAD7A8E91AFEB0AEED0ADEF1AAED1ADEF1B3F32AFF18A9EFEA9ECDACE60A9E239ED9781C0062A305C9D263A5661A225C9935E9815D97D5993E5B93F5C9405B9415993D598D44F778D4E28FFFF8FDFF8F8FFFFBFF2BDE63236B72E88438914338D8459A25FAF06EB9B76BDE73B7576B8083C34A8E8CB0EF0A9E93AFF19AFEDEA8DC9A1B77B9971CC7D2C752BC53DDC73DDC53EFC4404D258EA1375A5451A44B4A6515A34F4A3512A5540A7500AB490AD480AB4C0A64F79E4D49D4319C274CA313FF363F00DCF010EF30E0EF005F404EF10DCDA17A970B68C1E5892448625B8729C892EF8A3278931E872D1862AD8A2EC892ED842DF8730B8F3078C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init0 = "2DA892C9862BC893098E34A8422C84309693BFE8D1FF8EAFF3ECFF4F6FF6F9CFBF6FFFF8CFDF5BFCF7DFEFFCFFFFAFEFFFFBFF8C7D210914408127040EA0A17806140061230001C0E00D5D42B5435456312592F45E2C1572175E32D665302937A124441B5D61D5E41E5FE1A61F196111A6061F6311E5E01E5C21E5D41E5E81D6271C63B216B0308342B8912586E2A84731837377FC468165F8CE6C9047089C6C829758C46E88F6A87D6F92B8CB4091B998CB368AAF386B026794B346841B57C1A5A9175921959123615226282263D226852C669163720008A010640301400003000030000400014020340203303053040800508007050211A7564B279682735F";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = "AA086A7AA0060C4ADEDE09029E2046FF3B30F9FFF9FFE33EFA80000000003007057A58C4000D035C5C09033930CA98CCB5CCE200E61986727620391D3DFFE1BC770000000000301970E247C820811CFF5EC806044A477B244A2B90B22E0C88094AABF000FFFFFFFF77C0000000000007E27877E600E0176559725BDA433498A0A037C4047E549983BE67FF80FFC0A03FF8A000000000000707447420007A4923BD23C8D360816EFE6F81BC0C2A04383FBF73FFFDFF8099DF8D10000000000415C053F4D8011FAA591BE1F3CABA861B764AB9CE800C204B6FE771FFFFFFFF8FFFB1480000000000732CBEA43A85060FBBA6F521D4B826359F547A7A20A303EE7F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = "D2BDFFFFFFFF0BFFB7040000000000B9B42FA4D503DC0CD331E515E84ECC2F4A8CEAED25011EFE7FDEB99FFFFF00227FD0020000000000CB0060A9587A3FED1EEFF597D5A322A01A2AD19F8288C0BFFF809F917FFE0210DFDE09000000000DFD817B489A27CEC04C47AE76339D9316CCC0948E5CE3027FFF1BC0C03FF0F805EF21848000000001FBC0F6484B19F7E2D16EFCF223BF0F02A5D89C3C7550003B7FBD5DC7FFE03037EF6D846000000007FB8FE0E9DDB9FFE7B57E4164CB91276366C2FEBFC5D800CF9FBF215BDFE0207EDFE180200000000CF8A3E0C088180727901BB144C3626E7F35A4AF704128002F9F0F1B2B87C081FCE7F100900000005FF8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "ADE2C25200005BB02416C9DE79B353478F618BCFBE0067BFFF906F87C3C2F9EFEC00080000001EFEC0C7C23694384C66E5F7A6974156940DC3038262E6C04FDDD7CF67031FD7FFEFD000040000003FFFF2FCC39C190FF00C2109D7FB773EDE27FE0839F4D8B077DD1782A5001FC7FEEFFC0002000000F7FFF8AAC0C00B821C993A03C05BA935F607CE4707FAF5A925DF954391381F07FEF7AC0009000004FFFF254265800F802B709086606987E59617FEB3FFDE61AC53CEA500F03E0C1FFFFF960002800002FFFF718F2C0005816766B5F58863B79BC69FF7787FDB019EBFCFA000EC6FB06FCDDB860002000001FFFF14CEAC0024861F6C1D112C46A5BBB40F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "A474FFAC0E303BFF7038B15D643FCFF9D60E0020005FFFFF7661000000053E6289964A36D2575C0B27B4FE040F321876603C4707C5FFC7FF30040090001FFFFF1B018000015F18EE4CA9ACD4197841226A50BE440F1E12EFE03C01508FFFC7AFC0000048001FFFFF15C6800000F8AFDE9A59095C0EA1D04F06D93C43000C47A67C1C1D13A7FFE7EFA3000004015FFFFF908E000000A4E7AEAC25AEE5D4F85CEA8D014E25088DC67F3C1C096947FFF3AF70000020407B0FFF402180000027D9E5AC33C7F9DE4F4CBDB3511DFF7E3F211E1E00205277FFF3F3701C1C01002D03F3A00998000A738BE5B72170DA1203E04D12E11D3FFF7FEFCC1C00408247CFF3E4";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init3 = "7F85FFFFFFB2560007B3F8FFFFE3C701504F7E00202BA00075D38CB2BFFC72AAB00A3A0FD969800DFBFEFFFFFFFF69783145FBFF81F9CA803A208C310021E0017D9D8C53FF8EAB2B5C03F429FCA5802DE73FFFFFFFFE44925A25FBFFC1F9AB80029C1232480860006DBEBC93B7CEE3C4F813FC47CDC9803FF727FFFFFFFFDB9B2335FFFFC1FDC700014CDAD6E03EF80017C2D693AADDFFE678437C3E5F1B009FFC1FFFFFFFFF9D0FC2FFFFFFFFFFEE000082524E60F8F400FECBE2316AB83B5DDCB89531FDDB0CFFFC7FFFFFFFFFE0CFFCF6FFFFFFFFE880003420EC97FB4E306908070DF41EF6600065DCF0E0E210EFFC5FFFFFFFFF98CFFFF2FFFFFFFFC000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init2 = "000DBD8C7FF527EFE786459A98ADC0400016C999A01E9FEFFE5FFFFFFFFFD461F02BFBFFFFFFFA80004ABF8E000000181BFFE4F3DA7533A460B5911FD553ABFFFE5FFFFFFFFFC270F007FFFFFFFF6CC000370FFD6FDDA7E1A9FF63E09BD4C501FE3B1FBFFB97BEFFFD7FFFFFFFFFF5F018178FFFFFFF6B40086AFADFC73129F0303E2FE32A63E1BA006DFFF82CE84DFFFD1FFFFFFFFFF9C003D98FFFFFFFE4200059FD9780351AEA067BBDC75A6B9D0B80FFFFF3FD220AFFFE5FFFFFFFFFE7B5C11EEE7767FFCD800150E56F84C027B6ADF5FE984D31B048816BFFFFF6EC9FFDFC7FFFFFFFFFFED73FE5FFE17EFFCCE0137CD3F68CC002E82487C48BA5FBF8EA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init1 = "4299FFFFFB60E573FD7FFFFFFFFFF80780DFF99EFEFFEC403097CCA10400AD1848EF1F8E382DFFF800EDFFFFF83A5A23FBFFFFFFFFFFF38FCF256FFBE7FFDE20332BCF940708AE0941ED53CD4EC119DE9C67FFFFCC87F55D7EFFFFFFFFFF3BF3076003FFFFFFCE50222B4E4A361C2FCB426F5B52119DA6EF329FFFFDD963C2A66FFFFFFFFFFB69FF170000BFBFFFFF9814483B138D0C0FCC952CE9BE6B97949ACB7BFFFEAE21E15AEEFFFFFFFFDC05FBC7400067CFFF3FC012EABCCBC03008EB665398EF179F612957A3FFFC904E8BABE1FFFFFFFCC0F5FFC20000087FFF1F907684F7B4B08020FD863279EB4F1DD3ECDAF3FFE00E589BF3E73FFFFFEC3FE9FE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init0 = "8080000087FF00F9C612D3F878703C56C15E3DFD1FB3476A47FFFFF630DBC8F3EA7FFFFC0133EEFC590000000FFE0C51CC1A58380B0C8243EC493EFEFB74EA9876F5FFE03249C4ED693FFFE00133CFF96380000000FFFF7934175520048E032C88FA1EFFCF8C1ACE3593FD463867C3D997FFFE80983BCCE3D88000000005F70D302A5B4001033748090B07FA734DBC5E2B41FA822C85CBC703FFE01F1F7BD8E75A000000000107787A65F310005096B6538C15F42AE11895E777FB0004E54FE2F3FF80FF8B7FD1CE930000000000327AE4FF09800018372B657D5FEC10924441628FA280053353F9DDF31EFFD1FFC37ECC00000000003165826E2448000D3DE6";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "014000005800000004CA98000F53A7FA4DCA6203211BC5EB9D92CE09000145BA00000069639F3FA3880000866A0700032E1270E19277B7FFA175E28B465E3D3F966CB2C3E7C301433FFFFFCFC0003802AE0C0E0EADFFFFFF69E67AE3FF5CEEB3BB260B9A3DC602FE8C3D5824007E6306FFFFFF9BFFFFEFFF71FFFFFE3383D5558109CFFF9C43573BE602C47B83FD35DBC7F7A6BFFFFFF866000000AB4A018000E1E3E7D4F71FFFFFEABFEFFFFEF7D5FC6EEF55CA0EB0704DE3CCAC3FFFFFC2180600030FAB03C462B3FFFF7C0BFFFFFF8D6257FFBE0FCB56BF7D74DD514019FD2DF4895F7FFF269F00003F0CC7FFDFF21FFFF1DF787FFFFFB209EBFFFD374CC3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "7D1EFAE6D36FF8D2A5B7B21E7FFF912F8000001FFDCFDFF24DFFE3FFDABFFFFFD6F7AEFFFEB55B4FAC57F84E81FFADF5EA5AAD7F3FFFD640C000003FF65F8CF72FFBFBAEFD9FFFFFDDFD8DFFF43BE547A7FA39E217FEB1E2FD1C111FEFFFBA24400041FFFA721CF72FFFFF93FEAFFFFE12DBE73FFFF9BA2347FBAC28A8040D0A2353DEBFCFFFF126800005FFFF3C3CE4CFFFBB07EF57FFFF78CE9B07FA3D4BAA418E21D22C0316D052CD6C17FF9F4339000009FFFE38FCFDEFFFFF0DEF2BFFFE661D759FFCECDF53DCFB9E56966F83AE11E496D3FF7099DF80001BFFFF12FDBEDFFFF2BFFFF8FFFEAADF8F7FC7FE8F4C9A4B82EA234518EE01B5BDE3FCF42EDB";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "E80037FFFF87FF9FE7FFAF7EF9FCFFFEA34BB2C7C663F826027C3EC8A6523E94005C59C3FFE7D81868006FFFFFF1F35E33FF86BFF1F47FFEE38E1D94ECBB3440F8BE7A4C8C0756A242ECA6FFFFBE915EA0005FFFFFE9F15C33FFED9FF1F5BFFE4FA21E6B84CDDA8C067CEDEEB27247582FE19665FF5FB2FFA001FFFFFFF4F03A7BFF8E3FFFF9B3FDC5762F553BB38AFB51ED96C8543BF5BA642CF1C5F8FFCEBE6422FFFFFFFADC3B73FF067FFFFEA7FD07F6CFDFB458A963E48D75B2FE0600E9B7380BA1E27DB03C4006FFFFFFFF7E5939FF86FFFFFF5FCC8C450643B781A7A0B7ED2B118D4FEB6664F331D4DECF99DF140DFFFFFFFE06F335F8CFFFFFFFE3DE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "80ADC4864640067A3BD275405C5EA6FE8C7EB8D0D2CED91FD69BFFFFFFFF21F338F19BFFFFFF80B5804A3AF4EC869ADC5D14E7F682CFD6FDEE6371139F7F937D1047FFFFFFFFA1E3FDADFFFFFFFFFC7481C897BBBD830C8118829FF4A2E52FEFC9C241760C0DB27D925FFFFFFFFFEBE3F18CDFFFFFFFBA7F01DDCCC27020268FBF290E36097B8FEFABDB391DE4E88A3FD35FFFFFFFFFE26EC4CFBBFFFFFF96DE01C47FA07F881B4C35E64032CD561EFF93972D70813CC53FC17FFFFFFFFFF562CFBBFFFFFFFFFD54006477C3F109E877BC9456E81BD949FEF8E4079C6BE12EFF99FFFFFFFFFFF852CC03FFFFFFFFFEB4006683CBF0DE26FD6B209B6762D01EFF";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h051105BBAF11AFBB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "2821B50C67857AF817EFFFFFFFFFFE4A4679FFFFFFFF726A03FD23A2E0E53DFF6B92A4E2F81C6DE6FF5C0C3FF407AE6D25FFFFFFFFFFFF779743FFFCFFFFF303AFD259AC01C91EBFF5018034864AC6FF326517FFCA1F44FFF7DFFFFFFFFFFFFAC8B3FFFFFFFFF2A3FFE5AD7417FE5FFB680193985485D83FA3D3AFFCBB972207E7FFFFFFFFFFFFE6643DFFFFFFFFC377FFEDDD4E3FFFCFB97881005BA6F0EF8E4916FBCC1DDFC220DCFFFFFFFFFFFFC3ABFFFFFFFFFED7F1FFE3C5DD3C97DB1BB101698EB27516FC01AE93883AF75E20302FFFFFFFFFFDA1CCFFFFFCFFF37FF1FBFA95EF3C6FC76FB002E1D0782B39F8A1FE6890280FEE78C2EDFFFFFFFFFDF2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "FA2FFF79FF71FFF1FFF717DD7E6FD37E00000DCDD625BF38A3FF90B0361FC670D6381FFFFFFFFF683D7F7FFEE72FFFF37FF3D51FBCBBD327F9E1676B1C202A5D03CEEFBC55DB6A909C1335FFFFFFFF85639FFF9C7FFFFFE0BDF37933CEFEDC756EADED464602A61F1FFED52CF2336255B9301B7FFFFFFF275277FFF7DFFFFFE07FF1D16285FFEC3528620CE0EB0262FF7EFE7E4BF07F32B336100137FFFFFE53115FFFB57FFFFFF53FFBA7A32FFFEA85749C0E50072719257FFED2A636FF765A330CE0197FFFFF2033BF8917FFFFFFE59FF9A5171FFFEB970091C2EC87145D5D6FFE77EF7E5F5405338CF80F73FFFE61424B147FFFFFFFC407FEBFF83FF7D3DD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "B2FAB0CCA30FFED05FFEF7E513BF02FE3EC0E00FB63FFEC1FC1D1FFFFFFFFFE43FFAE7C8FFFFC0A21F65C0908197CE5EE3FE5F16EE0F32BDFBC0307E03CFFC41FE7EBFFFFFFFFFC833FDB7EFFFFFD4A99E741C801900AEEBBBBEFF3EC96F1D6C794801E000E57CDF3033FFFFFFFFFF88717EFEFFFFFFD0001D31812058034E7776FEF37D305FEF6CF84800C0001F851FB34FFFFFFFFFFF98707D5CCFFFFFF500EED2A500EFA0F531F27E13FDC9E77DC1F8C00000003F0584C34DFFFFFFFFFF92F39F9A2FFFFFDE0C7769722030E7EC1DF4FE00CCCD3F8811FC00000000200222A8F3FFFFFFFFFFD2CF9E1E07FFFFDD8509E49BCA40D51EB9F3FFE0EFFDD1AB81";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "FD004000F8008BE85100FFFFFFFFFF12CFEFFA0BFFFFDEC3FA139785522A08BB977EFFFF4AC79787FF804000F8010A07601DFFFFFFFFFF9200B54337FFFFE4EC63471F22ED8BC04D1F07FFF1B54D1587FE82000000009A840313FFFFFFFFFFB0C3D648A7FFFFF4C8EF3EDF2E7F3F62B321CBF9F8324D818DBEC2000000008500021AFFFFFFFFFEB0CFF0E2B0EFE00587F2C0E37B01037370FC702BBF4FFE069FFE81C0000003AE00800FFFFFFFFFFF30B3FEE97D4183A0702840148142E5DCE708387B780FF5F9E79E41E0000003ED00210FFFFFFFFFFF707F2E77F0FCB83DF3A6C309BE827DCEA3BFD1E5C0669B901F8F79C00700001C00BE85FFFFFFFFFD78";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00322FF9AE55B7003C6F84EAF3DCE28000007E885790D5DA93AFF0FE814E68CFB0A3853690F200F10033AFCE7F412F00FC3CD3DBFFCAC4D600006EC320E6574C2A53F53D01DE7FD9B937D985C05D0380003261DFBDE77400FFB96B9FFE0D84C700007E0E20121AF0DF4BE4FE029F7617205BD0B80078C18000775037AB4EFD00FF33F36FFEF1000000027445F389787FC88AF4BF7A99D272020F268000CC84010002447FFB1FF81CFE49BA7FFFF7800000007AC0FFB486C3E1A2E0BEBF001A00019B1F00007B4B030000B47FFE0CF200FC378BFFFFF88000000CFE04FFF07C186E668B80C444C0000D12400000BF0D00000023FFF7DDFFC00090167C33F58000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "0037FF23FFFEC1FFF2D0BC82000E82621216400002E70400000053EFFF4F0FC007CB05FA33F2000000677FC3E0BF3803DF6EDF86FD03C17DB0C7000001FF82000001CBCFFC80C2C10FAD23C333F600000057FF86E01648447EB15F00703A3954BAD2810001F972C00001CFEFFD01B4E00FE323E1F7E80000001FFFEE4037A8002F961800A544672ED72B000005FB2CE0000057FFFF6D1AE01C04B3E8FFF20000007FFFD60077C2000259C93A3D4180ECFFC0800005B6B2430000F2FFFF8CA600E650D0F7F5EA0000407FFF9607FF0E80004CFD9320C62AE5F260C00007FFC806000073A76A9FCF83E8C0407DF2E6000007FFFFDC07FB01C00001DFFAC808516F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "6AC7A00007FFE84A00001FFF115FF7E5C101097F0A20000003DFFFC000D9E6400434FDAA100CFC28028754000FFFF80500006CEEEC1CF63F870000F6EE54000007B7FFD10057E02004A17F1C88BDB2400619710007FBF60400007DCF3FFEF01C6B60207BDE74000047FFFFD1007C01C000A0353AC078A6208A38B00007FF3A4000007F629B7FC7F3759010FFEB0C0000FFFFFFE000B803CC004000E7CD7FA6C0E670500017FE3FE200006C621EFF8FFF9031006FFFE800008FFFFFFC07D8079401C000F893B87DC32040400017FE0FE5000031FE583FFFFA34108ABF66B000003FFFFFF703744F8801C0FDCE3208784E01C3CC000CFE3F9203007C7D7EBCFFFA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "0000007F30A80000FFFFFFF4D39007028080E835F9C9E5A8FBC3C6401EFF3FF805CC4B2A58BFFFFF0000001F380C0005F7FFFFFAE18100004131555C91930FDB40E0070020FFFF786BC026087BBFFFFF0000001FBEF00001FFFFFFFEE1690000109B763E9E39938A01C0030020FFFFEC2C01306779BEFFFF0000003FF6F50017B7FFFFF4E34000006AD35B7FDFC3266800C00C803EFFFFE7A0039FE778BFFFFF0000001FFF280047FFFFFFFA5590001F09861F0ACE07E355C00016803AFEFF77C203CC7F76BFFFFF0000002FF7D000B7FFFFFFFC462000798CB3FE8ECE00024681FFB2803FFCFFFEB01F00FF753FFFFF0000001FFFB4009FFFFFFFFE473C03F3";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "3EF3FF1F9FFC3F61F2FFB0205FFCFFCF213C1DC6733FFFFF0000002FCE70007FFFFFFFFD8818071AA4E3FFFE9FFF07803E78F0607CFCFF69F4388C07797FFFFF0000001FCFE000FFFFFFFFFC2A3C31A7F9DFFFFEC43F00D6C4F8E0703FFCFFFFF49005E8307FFFFF0000001FDEAA43F7FFFFFFFECCF0C67FDF83E7FEC03F81940C5EF010BD3CFFFFFE480A682EFFFFFF0000001FFF940BBFFFFFFFFF283847FFF0ED81FC8C1CF31AF0C5F81035FFFFFFFC033ABF9AFFFFFF0000001FFD98C5FFFFFFFFFE8DC53FFFD6B087B49C1CCE42E01057203FFFFFFF07742B6F9BFFFFFF00000007FFC07F5FFFFFFFFC2853FFFFDEF9F78CC41C8E0AF00FFB4CABCFFFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "03CCB1CEA9FFFFFF00000007FA9277FFFFFFFFDC277FFFFF746CE3BCC43C1C280E0030842BCFFFFF87E8F19C2DEFFFFF0000000FFD85DCFFFFFFFFFA8CFEFFFF566A7FFECC3C197403C03F520BFFFFFFFFE87E5CA7EFFFFF00000003FCCE51FFFFFFFF86736FFFFE3F2737FECC700E54002007D6B8FFFFFFFFEF7834A7EFFFFF00000005F79C2DFBFFFF7F0E137FFFFF2E0393FECCE09E270000031C8701FE7FFE89761327FFFFFF00000001E52CE6FFFFFEDCA57EFFFFFF3E03DEFEDCF11E0610000308AD593E7FFE33FDE3EFFFFFFF00000001E59923FFFFFF20FE2EFFFFFFFE31F78CDCF31C14B8000309BD69381F3EC37FDCCFFFFFFF00000007F609395B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "FF8D9FFA3FFFFFFFBE7051ACDC871C169C00000452DEE03E3EC7ADCD0FFFFFFF00000002B0E14FCFFFCAFDD81FFFFFFF1EF3FDCE9C0E081480000002747B3E7C391FB3EFAFFFFFFF00000001B0BA03B7013773F41FFFFFFE1EE3944E9C1928394000000FF17FDCA1322FDBF6EFFFFFFF00000001F789FB5FD06779A117FFFFF612E78B7C9C39003A430000084F7FF90F26FBA7865FFFFFFF000000419E37FF70E1FBF6691BFFFCF688C78F3C98780039470000447239FCBACEFFFB9FDFFFFFFF00000000CFB75F5197FCFFC017FFFCE56CC787BC9BF0003D8300002E37FDFFDC06FDFFEDFFFFFFFF00000000C27D6685B27C3CE003FFFCF520C7F14FD0F0001B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "A30000C27FF9FBFC6C04FDE13FFFFFFF000000007E2A7F72197E3CC003FFFCF420C7F8A7C1F00030A300001E7DFFE3F16209FDBCBFFFFFFF0000000067E85D540DFF3D8005FFECF460C7F860C60000A0A3000012FFFFF7FE91C3836CFFFFFFFF000000008F94C1BA879FFF4001FFCCF640C7F068EC000082E3000014FFFFFFF1207DF7B2EF7FFFFF00000000461AC2EC4FDFFE0001FFCCB6C1C630BF9C3000C0B304001CFEFFFFF18001186ECF3FFFFF000000004B33F3FFA7FFF68005FFCCB481C47FC2D83000C0F3040070FA3F1FF600004D174F3FFFFF000000003207F1FF97F7C60805DFCCF591C453D8340200C0230400FAE9EF1F53000001A04F3FFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 19;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "DC77FE6D3813BFFBD23FEFD8BA04BED5FCF479C1C01C063F87780006002004316CE6FFFFFFFFFD787102B922AD1F3FFFE65FED9626A8FFB7ECF1FE38EA906DAFC858000003F825E52331FFFFFFFFFF786F003DC9CD46BFFFB86FF859031B7F12C0313C38E0A97F8CF838000000192F092425FFFFFFFFFE3E9048BE71C0C63FFEE80FB01DEB183E7A00781631034A7E90FC2C03C0001BAA1F641DFFFFFFFFFE7C2A03DF7DD9B83FFF63338100A624FE726F3CDBF30F1AFF8EFF140FE000FE618F8B07BFFFFFFFFA9840037F9D83B1BFF3028E1D223D97FE5A7EFA5545FD1BFFE34F9CFFF801E1D2377745A3FFFFFFFA6B46031BDF1963BFF1206FDE09FEF5FEDD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "FFF08BEDC7FBFFFD4F8C76871F7F9C03EFE1AA3FFFFFBBD2BC007FEFFAB9BFB82004FC08E734BBFC7FB0EDE0D0F4FF9FD7C6C00EB5906833BEC407AEFFFFFA94F800BFF77591BFFD4021A0E88786B3FDC700EE1A7FE5FF8FDB9EE63C703D2015FF46FFE4FFFFF40608009FF9FF183FF08002B096C37485F6C70C2859F1E5FFFF622606E183FEEFBBCFFEFFD947FFFADBC1008FDC486A3FF7803F8140E0FE5DFE178C0CE5B7EDFFFFFAFB3EB67CFF7FC5C7FBCDF3C35FF90040002FCE07EC3FD8000EC5C7804FF63FEEE915D5ED33FFDFFCC6F9C77FFCFFD9B3F7CFE0FF4FE800000097E73A3C37C2004224B9000A0F3F82F801C205A3FBDFFFAB081BEC1C6EEE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "B1BF5FFFFE6C6842000007E3E7AD77B2000038E080026A3F86F997F12DF3F87FF8A9E231FE36D7571DCE1FFFFFF9ABE000005E73D32237840052AEF28041C7E7F5EE9FAEF1C9F8FFF0B1C6F2FE34E4DCBC601FFFFF3C56FE040017FF1D0403C0006CF732800264C3E7B22F3EF3CBF9C7CFE45D4FDF29E7746F3E5FFE1E1908E780000BFF6DFD874809E527328001D507EE1CD6C23E83D86442F9D3C19FA6F73BD35DEFFF1F28BA7C380037BF39E6B8BAE7C9883280071D1CFEF9CDD926A7E060B02BF8DF9FF7BBC9D18F8FFF3F2B554FAFE013FBEC58180020D2403200008EACFAF3DF5F18B7FC523425531D3FFDF384F0D5CFFFFE2735D10CF80DFE32D64580";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "1723F43200087468FA7BFA7BF4B6E442BBA46CFC39FAFFB2F8E07FFF5D0F14C043CF0FF07B0BC7187AE7193280011BA73B27FAA350B63DB3FF607CA57FF5D569FF71DF8FDCFC208600F8F9CEFD47FA27BC7D923280195FD2C067F7BFFC1F9BF1C781165BFFE52F000FB8C587EDFFB00E009F13F23D9FBA9A66F8B332C00A67E646B3E5BFFF355360C00379607FE71E0006EE56C766FFE01C70005AF601DBB21772F785D2C06604FDAF4BFB4EDC71661D0001F9423FF1F200080E3FE249FEA000FC00A3CF473EB45431EA97F2C040A8F77367FF787B39BEBF0C008D010EEC4D001C0F83E5E37563804000FE32341414D7C467F4F6C189D6611FF7ED8DFB3100FB";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h4400470F77FF470F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h3535353500F00FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "003122F71B16F700C215A33C721A9547FFDF9A32A8DB81F1187D42A0428E6AAE191D9C601CFB8FF12101404989C2AD0003C3CE1DC0E2B719D0DF88A8B5E120D875884B43820E7315A975FCF830D41B86231F81D2BD37740000D6EFD3E22F6508800EDCEE288C10FF63120420FE034DDDA3DF684511EAC1B423FB203199C6FD0000CC30333EE071CFFC3D3F75F58C9201B8ED176766041E4ACDD35C6001879C1100038C63E6BBFA1C01B62B037F87FFFFFC3CEEF0FF924D3E17BEED27AE001BFCCD2AF600027B7F030001C447FC1C720003C87313FFC37FFFFCC17FB4FF93B91CFA36DAC03EEB62002918F40003BF0D000000DEFFD6BF9FC0FF6E465C334B7FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "FC88B3BBFFD3312FED3FCD00726041A00714000C036544000000646FCE57E6C0F813B30A3367FFFF00B3FF0BE032686BEC0C7170853E8DFBDE1023CC02FF860000016A4E71E1E2C170594FAB1368FFFF003FB746E7D5F0B8FD220976F5E2020D6CCA32C806F972C00001866C6037B4E030248BFFC62FFFFF03EE7B9E4036160067D5A4006B9439E18E0A04E0027B0EE00000633C41FA7FE0E3EFA3F34033FFFF035ABBB600722C12023CDCA4FB80D6DD018FC0C004B6B24300016E3C65014B0058BF19F86BD8FFFF6B1DFFE2078A3388D64934D664020799BC308000247F88460000A146A91A231932B8A0F8ADC8FFFF9B7BFF8C07CCFA49C6454D62BC067DE6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "DB57C0000CFFA8CA0000D10FC21F7D75D291FBFC5402FFFF4779FFE000CD968082592A8EDE116F97FF87230017FFB8050000741EE97C15673B41D7DF0276FFFF3EFFFFB50044D1F182425CF8B02FBB28F119220011FBF606000071B332CEB73572E3EEDF26E3FFFF9F6EFFF50078C239CCC471AE52C7A480CA388A0035FF3A4500006554D50FC7A74315588F937BFFFF97CFFFCC0088C434D8A421354952A7137C70780026FE33EA0000765453C70D2BAAFCE0DBFC06FFFF5E77FFEE07CEF83800307C47E02B66FD385C5C0016FE00F7000021F2DA8FC0E239A2292E7164FFFF9BDEFF890319B04401BB6093181B6A3365DB604038FEB0D3030068B43C8C8158";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "FFFFE32FF3CEC00AEDFFFFD6532FF8870063399F8B5AE4547BC3D6206EFF3FF96CCD5C695023C3FFFFFF036FFAB9C18B5BFFFFF0E02EFFF9815D33E5D2E1379AC0E0135250FFFF795BC02C087223FFFFFFFF037FFEBFF15CEDFFFFE2E046FFFF61F4767FFEC835EA5DC3D70020FFFFECAC0933AD67A2FFFFFFFF039FFEE6F1A9FBFFFFFDE0BFFFFFD158FBFFBFCD6AF7F8C35E980EFFFFE5B01F9DE54CA3FFFFFFFFC19FF969FF8756FFFFD516AEFFE0CB8BEF0AAE5825DFC100579ABAFEFF774603E36D47A3FFFFFFFFC19BE894FFDFE9FFFFD0859DFF86C4E3828EAE879CB749FFB2446FFCFFFEB01F2D774207FFFFFFFFC1DFCA71FF0CD7FFF3DAC441FC0C";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "6676EF9F1FFC3F950ABFB4446FFCFFCF3B3C1D564E07FFFFFFFFC06FBD2BFBF6EFFFF3A98A66F8EFAF3AE3F61FFF04286D78F4A0ACFCFF69E539DC255347FFFFFFFFF0A5DF75A7B9FFFFF38925434ECE903FFC1EA43F0C66A926A833AFFCFFFF889B6B789A4EFFFFFFFFF04CEF40C15FFFFFF399130F2C80B1BEE61FA03F8DA90A0DF581BD3CFFFFB61A748828CCFFFFFFFFF0561AFDC2DCFFFFFF9825C46B069BE881FDCC1CF2EAB1A2055035FFFFFFFC331AC788FCFFFFFFFFF07C1AE5DDA1FFFFFFD8923EC007BD0187B5DC1CCABBE3D8B4ACFFFFFFFF072C5BD5B7BCFFFFFFFFF0204A3FEAFDFFFFFFCAA4E5003F943CEB8DA41C8FD1110F01392BCFFFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "2BF98EB6953CFFFFFFFFF006FE6C59B3FFFFFFA29280803F2F0B5DBDA43C1C260E402CE4A3CFFFFFA7F4A2A4092CFFFFFFFFF04EFAEACBD3FFFFFF465CC218FF11FE1C7E8C3C197E33C038D36BFFFFFFFFCC120C832CFFFFFFFFF063D9B18BBEFFFFDFCF4F5383CE4A99945E8C730E5AE02107D1C4FFFFFF9F2B1864ED2EFFFFFFFFF0B7CC6C70F6FF06818B7F7CFCC74DF630078CE39EE94000031598C1DE43FE9097347BFEFFFFFFFFF0BDDAF1FFF9DE0192A540FC7CC31DFDC9779CF51ECB100033219996BE43EE5430F083DEFFFFFFFFF05BD89187F411F2A78D2AFC7FC3D9CE30A19CF61DD3B80013255178389F204482F7E3DEFFFFFFFFF0BFEF382BBF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "0F71830A2AFC7FC61D8FF8919C951DD39C000022B2B2D0BEE3D8D352D3CEFFFFFFFFF0ADE2A24A03C02434283B9C3FFEF10C3C62DC7A09D10000000BFC46417DBB2F8C2113CFFFFFFFFFF0ACFA4C5B7EFD334C842B1E3FFD411C7782DDD929FDC0000065B570F45D346FC46EF78FFFFFFFFFFED5A22CFF3DE1254618061F3FF48D186135DFA901B9C300003C4D9CE5172F156887C78FFFFFFFFFFE90655D8247AE8469F0880F7CF497384415DBD801BAC700005655C9BC61B6830C96A78FFFFFFFFFFF3CADC068C2A4030000160F7C87B3387A055876013CD20000303E3D1FA3034575005287FFFFFFFFFF78C036998D4183C310010F7CF6DF380F7796F6001A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "F23000DC71191BFCDC60C4091A87FFFFFFFFFFD8B1D584FEE68103404E1F7C7C1F3887238CF000316330000E7F8F2330AE3A0D08F8C7FFFFFFFFFF1D08442EC30200C2802C7F6C55DF3844C8B60000A1C3700036FFC9361DA2577F9139C7FFFFFFFFFF7FE21DB5C818631F00007F4C967F3800E0C800008A83700060E303106CD9848F94A147FFFFFFFFFFF17B34BE9D8523F78001FB4CD6BEF9CF1BB63000CC9374006CCD83E06B400E6BCB8107FFFFFFFFFFE7295EED0361000B0C27FB4C5FDEFB8CA54A30C0DC1374009A98B710EAA00084720107FFFFFFFFFFCFF274EFC053083A1401DB4C09CEFBA230D702C0DDA37400602BE31054180040B40507FFFF";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "1F571613CF95B22BEEDFFFFFFFFFFC69D380FFF03FFC91C4CDC077A6E0CBE3FC774336F32203B4FF7B55C7C070AD67E6CBCFFFFFFFFFFEF6D0BDFFE33FDC12ADE7C695B60185EFF76F03C01E642EE4EB721F3C008499232E7EAEFFFFFFFFF7D8EE13FFC07FC019BA7F925964166EBE1B6DC3A59A849E685FF36A33035A9F9609EFCEFFFFFFFFF3F6AD74FF80FFD0BB17FEB68D6E3F1464FD7B012880AE01D7EEA7C73C33BE57EE20BFFDFFFFFFFFF8D708011F0FFFF1AFF9B8FEBDBD3CC9C1A95CC05179908BAAC6777FA6774FED0624A87FFFFFF07F7EEF44411C1CFF0B9FF0F7F8ACC93C2BDD8DE0049DCB2C03DA5A61BFA16F528DB66BA4B9FFFFFFFF7F11";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "A8C2F0896EC4FFF07BFD04BA4E8EDF27C80710D49C39B1EE20FE8D6F4DD8F5607A347FC7FFFFFF7A75317E161D7FFF7CFBBDADDE35BFD34FDC6768424E6F1D21E7FFFF78A87D5FAD9013B0FFFFFFFF4F7B8D3F93CAFEFFFEFF9451F1CD7FC5BE6CB76FD05945113D17FFDE83C2B5C6FA8D30D7DFBE1C3E8B57751F048FE7DFEF8F54BD96BFFFF512BAA2C77A206607EF7D7E5FB4227126BC8410F1B7F1073E97413C100FFC0FFF7AF67CFBA7BFF5D2F0AFFD2D46983BC3AB9FFED06FC83F1242770C6815FE1F3E509BDE7487E41FFFC8F7FCA1CCFFB8FB8DF1A32364031C78C18EFF55F276DF0CC9018CBBCFDBFF7FF5534A017F8FFFFFC9F3FD23D7FFE9D3E5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "A963715CA0B17BAF9EFF6B109C5F6A8A0EC0E088A67E7F36DE34D7FF7FFFFFEBE4E81FA4FFED48B5BAA709A0F03CFDA4236722A2195F7B95FE40307EDAC3FDC4C3E8FF9FFFFC7F97CBFF4EFBFFFFDEE28CA2F59058851B8838E70EDCBF3DA16C5A0901E00ED67C532B23F70FFFFEFFD788FDADDE7E7FC0813974D5421A9DCC61F8C7929D0CACC72CF049C0C007109C29688FFC1FFFFFFF878B7FFCADFF3FE9657ED714427582CA16BCB7930DAB7764C1F1D0E000003F7A3FA463FDFFFFFFFF8D0C7F992C7FFFD0430E2532D04C4540D09A7F80345DF34015F79000000020FB495EB0FFFFFFFFFF6D37DFF8173FFF635ADF78AE8EA04DA062F3BEA09302F3B789";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "F5904000F800828003E57FFFFFFFFF2D3082F6BF7FFF6E3C3C0897FC809E05BFD53E1FC09AB1AF97F3804000F8010248533ECCFFFFFFFDADFF4351FBFFFFD113AAEE8ED77DF32DC0521700EE1F6F09B3720200000060AC4AE4B5FFFFFC3FFC4F3C286693FFFFC3341D974A4D14674A276DC236F79A5FE58C3C420000004096F80511FFFFFFFFFACF21E0897FB2556684D4332714C564FBD702B6C6B0182E5E9FF299C00007832D887B92FFFFFFFFFB4F4ECCE90086A3E48FC293DC1EEA3E1162F4D0E687C917C9E19211E00003838A1D729D3FFFFFFFFDAF80E0E4A6459BE27CEA3C931B9049313C403665F7AED81419AFB9C1070004230F31C203FFFFFFFEB7";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 18;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "2BA976E9B295F174FD030749A19F550D3CDB294283627F27A7B8078600272975D15B7E7FFFFE7C87BF93BA8F259F7FFC4807323201693DC32CF506AB2CBF52AFC839FF0043F8636C97B0FFFFFFFE7E87C186FD8BCD16FF8E28F59D234F22BE73403540885BFBD0ACF829FC000019F75A5671F3FEFFFEFC410DC87E67F8E9FFCFC7E5AC2474C4FCCB807BB8053AABFD3E1C6FC3C0001B7D6227B57EF0037EFD8344CB3FDBC56CFCC114761A30B8DFDFFB6F3F4EDEB872FD459F560FE000C70E8BC2F12FFD03FF7D67C4FB57CEDFA266AD3D1572D26664F353BEDDFF9FD9507F194BDCFFF960179633E1947BFF0F7F7F8E36FB7DDB035067FC5228C44FE300F4D6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "57D6CAA74A7861F38E95168716F9240B858BB62FFFFF799EFCF8CBEDD1CF776C106B752A1944E5F0E3B47AA5C6D5419C44C2CF884150A8B2C1472477FF271F31F8FD09E3F3FE7F1F006A8C46C8874B300900215A57EE4188EB9AE1B3373AA0C5D0C405D6BF3F5F80687F19FC8B24FF2F007E21F0AD50533BF90CE8116CA6407D542E36D20A06AFBCF55E71D677F7B2E7C50F6A7F80E4FE91041562021FCDACF2B38C9F2984E6FC8FCDF93D75030FBCC3F6672273B83FE389B0008FF6158FF0E7049E03E85C323438A2E9EDDFDE30FEA04FE4FA0777FC3FDE7DCAE820F9F5F59F101484DBE189F8AE45812387E049033896FAD5A26295FBA30CBB431A2C1D2E60";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "F3B15A3F3985735D81FC2EF7F5553B8C00C09F1E60C7D63CB0F03FC23DE79F4F0334842DB62295CFFFE1973330E4BE20386F67DFCA886A3A004D1124608627E6FF5D9FB4155518F320D68632B2096C4CDF47C237F121193EDBE09AF38131AF0400A868E540447AD0BE95E246035FF638A7F4D770D12BE2F6C749A70212109FD4F100C77E00717EE844836A2542859687266FAF2BEE27D5940D6A5A3E90A5729FE7564F03132502830800637ED6C8BBD8DA515765430033543E49E407EBE92057FB42E1D090763809AB99CF8121083B8098E38BF98C7821FDD3F81D6CC22A75DC373DBF7157DD8265BF1E7F9D301EF4082ECEB9E002884A163239E57AC26A37F4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "3D6A8BCCD002F734C3E3DF12791E10E93BC1C9FC263968B2576A48F0A6B29B2F45EC5DEAC3728386C22C6AEC70117F4CB8E1980826D9152B7E5619056030DF6900FFA0882A006F490714D5E102B53D96ED959DEC701347998185F02E3E6FBBE9C7BDF4BE3E0AB300F0FB8484EFC6B1F18F607B95C35CE36EC912B4FD80501B1DE0A1F9AEF4578B90D03ED9B25F0B6300F95F1745B286E1E38F8F0D3EB9B67F51D275A41D8002501ECFEBE4F5D2CD561D20F799B3A7D98000F756CEE2192C43FF03CE6F1DDF2D73CEC1EF8B2D83E0848553CBCA0739B4BEA70C016C998EF0EA00E25704EBA2B45C4FBFFF0FB3430653673512F1A982C1E3599773E381F399E2FB";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h010345CFAB03EFCF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = "A4E0AAC674DEE8ABC5091DABB9E343077D1006140600517C3B32000000008111F33B915CB19EE79C45E10C689317FFF6FE9BF604EA3CFB5240A6C6E2C200D9315003000000000405DB120A809943BAD5CE22E8534C7655975EDAB1D85BAC8D3BC5D20FF50000F67E588E000000006A8A6B0B55837810C94D1D3165D214DB312A9CCAD50480C673F280B8D07D003F5B31FCE4000000008852B98565E10027C51AE233E472C4A1F9AFD7BB2ACF720CD8C0E7A75F82007F665B8A3A000000008A13D6B2B990123DDAD8A751E8E57A295FCE2D12F817A69CBA52476FFFF0000047B3B34D000000000CD219BD00A20B6FFFAAFBE0BBADDB22CF0D53885774B3E1FEF5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = "EE420FFF000022DF3652000000001B7506F7D8F0931C0DF4DDF28B1AB4B468329F95B381393D3BDD4BF66F7E00FFB459BA0900000000A48062DBDB81C24349740BCA37ED7AC377962432F54FD662FEBAFB766E8001FDC3FB78A58000000022749CE58F89D8CBE6FF89D93BF5EA525550414488919E10DF7DA2152FC0CF06C7DC3994C200008206021CCE6A208D56442C85D31C79561EE179937BC9150E803D3EB007E911F2F96E7F6734880000203DCBBB5FFC211639130415523C43EE0A3F3DF57BC39415C08AFB817820237CD26EEEFF849E0000903FCF665FCF887F87FD6D8BA377150A0EE4724A70467F2AE96EA752E597CB73636446E20C2F000040F502";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "AFFBA6F296FCF2E88AF26312F6CD10C70154B4C9DDC155DF23E9DC733D31104FD24227000048DE876CD3C5560D3B2E22063EF01DE31D2B0BF136FABF4BDED3BD6B654CBCAF77A707D5F2CF00009035812EB0DF43786CA0A50091E8590E23EA273659DFE3980E1FDECDDF06BF3E204156B5F265C00004630241B4F68E08363334E53C0F1EFF99CA47878DC2919289F1DD68C5229726208F5ED07F713000823001510725D05285588D360033CD5075C01DFE75C99A213DE3FC32E0A559F2DA406B6B79D2101202E00E5CD863800187F85C1737EEA269C86C8FE6D8787031DE6E9ED0FEF6B71FD541D7E25BDA44403900007B213338005B8D8070A2E93DBCF02A5F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "C3D9EEC6628440FEA745304B81CACF4F360E983D184B000229F1F008F19FBE107414CC2A8477761B257EBDB569AFDDE9F75FF93DFDCEC6635E0499C2805B0002E480000482C4922F7B76643CF300455FDC00BECDEDB325397F5FC63A17714489F04BFF7D81DC70014082917406721B760CD780410950658CFEAA3CF1306C1E788A7F02F209B124A5630476D0C359000006598C4C015D9B93C58D8E7BAFD05C80FBDD3D8C089F341287620310CAA691298C43E0AE83780000D41D0A000EF8C9E8E536E290570226C7E832CD5566000FDB753F9CD91D9560F1856A63DF6F0103F2C4BF22CD80818BE47063F69E4101DA027E778D0AF76436FFAB3B117F04C20069";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "6C92F307A914EEA51A5525A376EEA9E31003358670A18238D7B238664028A4164E9EF99FFFFD8C77B044FE2FEF12BE0342F19AAF6B224D7C2FD52F500DA3B549F9B000E0A3782A4FBAF8F43FFFF98D37B059FB81997BBD5C02AD8118ACF2FE211F3AE8E6601020883BF3C301E050DF2E52036CF10F3138F1EA5B3FF256F93C8DAC244E2D2D38DF3BBCD6A8A62708F76BE5DD33C7075A8E25B29FFDCCFCB9B83A616D9FFB33F5A30FE83F1EA0A19FBDFF6F141776EF731A2163A3CC673EA818E44ABF7FE24DFFBF747B2659FEC72FB150E9930EC36469B74B92A8D6CAFAFAE0DD04DBF7DE17ECCDDCD68126FD77FBEB9EF837B7DB994FF013E7063B66200EF60D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "49ED14B445789EED499870A4795A29CA686550FFCCCE1B153D3539FFE4C8FB9180577F1298E85807A59AC09D9977BED87B43D3C2D8D74BA17715911DFC5B3FF9BE024FE7E6EEF7D550707E1A6DBEF3C16E443A154BC8BE8D9C4EEA2A41867110CB967A99DFDEF7DC9B8058D9F4D2FE958C052828740C4ACA167CBEDBE25CBF9E456C000617CF647AE6AF285609FB78CBDBF03DDDD01979278001E661810FE92024F48879E88B0371C639A9545371538AEE101A9E6ABFF3F4A93F76AFCAD13972830A8EFD24BBB6E14E2926FC671D3D67AF8EE6CD4BFDDDB57A4937F0B11BE030E0EBBDE3D326393B9A001EA68D1ED5FC433935ED5EB21B2C4F654B48609D6C07";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "FCAEF5F2F5DE68454E13D4DBB3A6382C81D1DBDE501D8C0398BF9FCB2D3568B7FA2475154A0E1F3219DF4ACCFDD2E0AA17904E7B95136B0C02AB1109500ED32421A47B4226B5EFEC4ACCB0424C27C6F844671FCBFFF528DE2ADD76BB9C84740C8D76B858208DF90A5DA1EB265729F6AF9C32458D5E284760E2149AFE5CCD7C2CBAC162BE945BE51E14C950D801010C06FBF8BE0F5210D6D444A82DBC1FA67F016658E7F5DC3907DEBAF8FF4DB6BDD57D9058079808B349487913BF47293600D6AAFDF24F8982B50CF99E18733F545DB7A5E05F5E2F8105903BB85C919912F7AC81DB9EAA2A2A0002A9FF91152865D9CBDBE1E613F7CAA882184B8DE6CC397210";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "B7AB7E3DAA7E52683E01BAF29AEEFD4B6872F6F1164FB5A62F7F61FFADCE3B104F2B01EDA9A334A93E5CEC1D087DDCBE047FBFA3F21CB62C31D26911104247190C33180F2FDCEC79BB2E29FE22B7B884D5239B9D486B99EBAFCFFD2D9AB562F57707A190677BEC00F63C12B31AA3DE51707E48C1D8ADFD795B669A38204B15B6B73FEC110A6CF3D8E89588583837E500F92FE3CE7E680E238F774A5AD540C4B5C7FA8700800324AB8F71E7F9524D42D1113A5A8AFBA9A4001757152B51D56C1C0331BD48B59AD04E78FDB6F88022B8D46B3FC07DAAE7B69B7DFD89E18A909D00299BFF03A9B1C030BCDF2AFAC200B2A61A62E9580205DC37520BCDBAEE835CCB";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "71C2E8079F7B23007903D1E0381BD9485025D763A004B185F6D4EA900106734D217FC9DDCBBE46FD52792A8F5D57AB00FFF2EE732F4854912F20FCE57BB04DE4EF3FA2364142DABFCC47AFBCB38C26B951ACC15D60F61100FC66EC85102353207F314DD90ACB01A72A7BC1D4FD14EFBE6813167EA274DDCB5172D6652BE47D00FEFC7D65C2B20EF783841E45F0DF3668B18927FEFB1E4FE705AC44C32010A469230E2B5C1D43909CFDA418289B400000C3A6E8A8FFF0879DEA79F00F218057BBF34EFC8101711B7B0000CC78837A400003D8490E4E1E00000373782CFE542139EAD572C03CD6210C5EDEB804020D5B600000452184CCF87CFF6CD231028C0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "0323BC8B3FE91001547E360C38560769D6E343000066124000006AAA3D379A7C18AABD8106870000FFA5701327AC404278E653AE459B4CBC18BD1C08037CA8010001A0C1658BA8F99478DF8926890000FFB0FCE628D794D779D4FEF4DB1D14B3A85434F0011079C000016BA39D0C7CF0DEAA89C635B40000FC88670A4731140801FC0AF8CD20DCA9B56E83C0079A23E000019FD0BD9679E16F4B9874BEBA0000FC93F65E00769F0C239CB16073207D4483D28A602134264B00001C0026E3D40051D507BCB2160000456473F7C4F2939C4017431E1B60125BA72EC0411BFF4B4E01018EA05876FFE65091879A7DD90000EAA431D8C4310582EC4D6D7ED18CC449";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "D66FE4011B7EE56E0001352148EA8FCCB5AD0CECE60B00005E7F01B800D8DFC1081798E49D0A9BDA81E7B1000C7E5B570000E2569F0C9E36762202D6B0C9000075BA005900BC08C14A875AD62813343F2C59BC003BFB969F00007157FEDA580E260960DFAC8E00000CB78C2100B980208E0977243637879BC923C1003AFF0A4E000043132F6165A354BA9C3D93CA0000B33DCC7D009701C90C91D324552CE515767748041DFE6FA70000563B3E698A8B63F8038CDCC10000CBA5CC04C7D1C36418E1B805DB36C4B4D46C304C39FE49450000A42678A7A96921212805AB1B000032EFDEF10330A31609891C75CC11F066C89FF2AC54FE3DA6F301EEEEF6347EA2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "000015B67D363FBBB201FEEDD30CF85908D70EA7F6D7E5FA0BD3CCBCA4F73CA301CEC51016CF3C030000FC1BD9223E64DC00FF65017DFF0748AFB29931B45A47F0E0010027C7FF6019C138D8248F00000000FC8BEDB90E418C00FF7390C0FF9888ACAAD2405AE6D8A0DC211873CFFFEC7B3534F75A0E00000000FCB3E7920E30BB00FFE2233AFF8032E86B7D9056D8D8F1DC8E00BEEFFFFF8E6295587F0F000000003E92C31E019866FF7376503DFF213320370BAE23B9315E0513904AFEFF5577F0F1B2F48F000000003EFD9AC101F31DFF737D49FE7F36724FF6AF0E4A20A3D4FFA38A9DFCFFF2B51F3FDBF729000000003E09F03F21FE5BFF7FE314C07C6D";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "1CEF97BB8203498DABDEFFFFFFFC7D7903BA01ECC3C6BE1EFBC11F6EEFFB937D6EA3F851621E47F7BD477BDCE50F58D08773FFFFFFFFEE426193C39BC3A2A048FB4045DCCD8BAFB77988DBB11A2F56E7B7D31A6C18793A6FF73FFEFFFFFFFB9E82093F388F3F902FFBE049C7D583FCDF5B1A46C8D15FEDFF193BAC071B0F0373E7F5FEFFFFFFF9B0683C1E7F0FAF00BFF7F30D33B8EFDA1F76815994BF03605E977EFEB3E687F82DE3FFEFFFF8FFB59F1BBFE0F78FD9F9FFF9E5F57125BACDACF681835C544A82843C0E5574AA87F1220E1FBBFFFFFFBAA72407E3EC86C0DFB8F4E413E704D7D6A8D002926984FA9CB0733F0028CB9AF51C9438FF87E07FBBD6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "516D799994FAFF7D67F93097B6BEC27EA80C85D6D40EC44C6BF76C50CC1B9419672EDFBB4FFF7F0A5E6E40E893AF6FAD3BD585B27CBDE39FF24CBBF58274496149EFFFA397769864231202FF7BFC7FEDD35E510B72FD4E665E5D65CE14FD43B65C75A7F0E401DA7647BFFCCA50FF3F6FA234121F5F6A3D3940062CEF7F5FAE64DE34FB62A1FDE304E747AAD882055F607E373C285AB593FBD6110DE9FAEB3BF3123AAFE9F8B78CFBA65DC980FFFEEACCE7BFF7429C370D3418F653AFEAF5B2F0014CB7C39F677B15EA90D53FDABF8C4A53DB6F9ABE35D9988B8B93D2C83A129DBDFFA07E821F8844878CCDEF2DFF1773EE0E1CFE47FF9DF205DAB79B38BF59D1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "D6B27ED0C199BAA4B7FE9865BBDB0AE2B743070CBA7FB5AB7CAB3FF8CFFC9DD205EC7FC4FD61F49E2BE702A8F0BCC0558406AD773DBD0AF048C3300120D3FEF3BE16BE67FFF3F785CD6C97EBFC7F5525ABED6A10B8103DC8300694EB028C009C7D7EC1E011B4FC7C31E7E817FFF17DF78FFCBC9EBDBFCED92C429BE26087FE53DC1720BC04F75FA4CD3E20C218DD84D0FC17FFEFFFFFFDC6A45DBCD87EDFC66A5971498061E7285EE5EF12150003C805C9A1181F0039E84C42FE3AFFFFFFFD1D057FDDC6FF3FCEC2BB55DE7060C0B771A0FF40B8DE4F4C19CD00FFFE00A16D65C55BE1FFFFFFB959F167BE047FFFC30AFF643088A24AEC14915FE2D76B493684";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "3B8840FC0800126C33349FFFFFFFF99D875B34F6FFFFF50D318D9217E4876630274EA387BB43862D2B98401098C154F003962FFFFC1F7E6DEF595C167FE353D1EE63573983CF19611397395E3C546314DC0A4000039F175BD00F0F7FFBCF7FAF35E80CD3FFFFD036A98FFA5E1E88A3F3B97F86449A6A1999B20A4000FFB69BFC3885FFFFFCFFF2FF10FC1B50959B9B03C2A13766E94CF451CD024DFC741B1C96615140001861811CD4107FFFFFFFF7FB15466E83AFDAB628A46593D8FCE8FF73F7550685282BE3A7BC2861000C429A225A3853FFFFFFF2598F20FDE0CCEC9BA91CA4E5D68B6434871FAFFF4948BCCD06D37AC6C7008B0717A1CD7C1FFFFE0F45";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "2ABB9041C1C4391D424FB9A17FFCFF82B2271700D728000000003FFCDF222573BCFF7FD1179D78EEC1251368C18001D8E178F96456FCFF22F52B8E03F768000000000F19F70F0B66FFFF7FB83292EAA9DA9503630620309ED7D1042497FCFFFFB9C626A92431000000000FBFA6EA7E5AFFFF7FEE734D10BC3AAE256A13A0869CA0B0BA74ED3CFFFF80F6DC2968B7000000000F74EFC86FABFFFF73CD507FAFE91B97395C48947748565DF28905FFFFFFB4DD001C400F000000000F93EDEEC26F7FFF73A1B2F8F84A247E87F6581C1C18A48857207EFFFFFF146D3C5E5B5F000000000FDFABE432ED03FFC79152127CC079F949CE0414BA4A326C888C62CFFFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "50BF0032D5DF000000000FF8668BC73603FF8FEE38136300621E1E780434F6E30EBFFB20AFCFFFFFD775D90B782F000000000FBF3FEB465D003F8FA49FE726F0E7D463CB283D756F4B4E70AEFAFFFFFF733A8B37E82F000000000F1824A9F86F30002F701854FC305C0B362320708E5A5826049AC3FFFFC3FE2923B7A32D000000000F08A8FD99FFF0EB62AC2D43033B1BAFAA7AA08D9E0C8100304C52BDA27F6EBCA027740D000000000F465DD2B3652D9D12946FCF833761F5B7A2F0CF5F5551C00A0469D2C27FF3A68574E7ED000000000FA37EC40F7F6E315726258B8037A5C7765D90FE5E5EF9002B3CAF2C8B53C31F5339FEED000000000F4CBC3617BC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "8655F2543B0B8039E18F9E4C90875E1E1C0038961CF10F6724D8FA1246B5000000000F30F834B6572632D1C62C6BC300CC044383418C4A13800200696573FCC4687475778434000000000F356FCF03571EA10F202DE5C30ED0150BC346712A39F003013EF469C0D8FE417231307400000000012814B5453CF25283618964D3158D19D2480C77067FFB13030203A3D11E3A66E7112C7700000000011C62E4E7320E3509A29B7494140738FBEA596FC658163303EBEFC14CA91B57CF193C770000000000C3A6CF372690331C71023294A2D038594CCC91C6FF0B33833407C72E3A0A3DAE738D7B000000000086B3DBFFA470931F41C273B41DAD380B300279C71A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "AB43C3DBD9E92A0638D9ACC5E57B000000000024374F88AE9E81C00025E3B4578BF844AB23FFC7B13843E335DDCDC2C198C015859F3B0000000000E2A5750AE731021AC24380A4BCCBF883A5CA17C7ADF821F1D2A6B7D5AB4D894D311EBB000000000080C54B335A1A64EDD00180802B4BF8292ED594C797E02031B498F4EFBB148340A7EC7B00000000000E0B89764442250E042174807F462940F6A1BDC7F951F431B739F61D6DB3331484CF3B000000000018F699739C45C10E30277480E3B62B067681BC07EBF3F431BB7F5A0D595C18B3FA0F3B000000000033C2E75A8191C8393210D4807DA52BB5DDA4CE07CE8BF43109890F5D13200081C703390000";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h0055FF55330F330F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h0F1111110FDDDDDD;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init3 = "8ECCFEAF98647BE0B622AB9CB8A21E3380137E5395F93280CEC21B713E2690EE34B25C4E8EFBFC10C857BEF8C789C09C786E2ACC813B1C308C0EFBC46E55F4C3F121E5857F2D871D9AFCFA635EB0482C2C79D0EC23F6B93C75243B33730B6100C199D5A31300A8E2972F9C4297460CC650FC6CC5176380DEF7C1F0835FE0B67673419F1FC1FD4AC198A3214BB612AA833EB147D918DA382E7F3D8EF8453862BF69399DFDFFF1800AABCC1FFFFFFE0C0024301A8B9B06C6B143309E8B30EBC28938FADAC28F2D0C7C052F1FFFFFF1AEC29A941FFFFFFE4460805C0CE4F490CBDB657280BE187E14D6C2A04EBD4F993BE265C81FFFD54EAFA3328E0FFFFFFF4082";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init2 = "800B37214E6C3D38E28D87332D062212FA096F780B882CC0CB553FFF001EA730F0ADFB00FFFF7EC08E706E56000002252DFFEBE71F7EEB3F90F6C3EA441CED83738C3FFFFC3EF4F47714FC00FFFFC8F2205F0F1725F51FF9D1977BCD557A5B58CF9176726C6129F5FE9B7FFFFF3CFB86DB52FFF0FFFFAA75203A613406893CF0596D204F1337CE1FBDB14D9E2C80B73CF687FFFFFF81E577ADA9FFF0FFFF11320B8049D5B9570BEAF2BB71FEC9331734964ECE2E508E0A593E7BFFFFFFC3AF23D7C6EB5707FF0ED63DBE6CEC071D96162632970610C59C41B515F4137A5065626CF9FFFFC87927DE9604046578FFFEA01535B892201F1767453FC641F204E0FA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init1 = "512EF093A881C8201827FFFFB4D569C687D5E3E8FAFF79DC6C6BCD523D3786E4692DBEB24647F6E2068291FFDF0878B2F9A7FFFE4BAFF1C3FD454FB0A7FF129B15E6F48C85EBBADAE09C7C2374C597B963D03F77D8C2698EF65FFFFE4CFAA77FF303665F3EFFCF3888A0D9FA545DBAF084A3D6CE00590FAD336AFFBC9202924883C9FFFF1FF1337A6840FD6620037348679E0600827D29CABB2B72C392DBADD8DB75CFF4EEC0AD8311B5F8FFFFBD35FF4F182B6CE501F3948B3DB807448B9FD9091BA5CB3EED1892E8BDFB5EF4B16E6702BEC001F9DB2B97D5920715BE013CAFABE8232C08FF80D78B3112D3EF5419B64ED1F0406757902EB137E1FFEB143BB7";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init0 = "C60BC0320C0ECADA15B16640806426D1DF03149534C97069A716CC95F7C494C3C81BD0F9F34C49BE5900003D62BEB796A4650DB06D101BCAE888C45FB21515993F2A9FC8160BA7BF049A2F84FECC78C752088037C64600419776F3707B4A094D5C5A5A3CACBD96D40622FD910BC485DDEDB3F98D67C4899DB086801F3AC491806004C42A49F2AD83052E2AFE3AD2AC93CF17DB96CD449E11633FC425A084E15B703400074DA22FDA4A07BD890061BEC737214216D3C7EBC508F56CF27E952BB60FFC6DC67580E6C5456600830E13C285D158351B001A120A03D85BA03DA55DF34926D9FC6C7B36E8B9ABE95DAE00F658C37D0000400502BD3F9C724EE5518A4C";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "DF8C34CB3545FAB33C303E564A3149CE1CA640FC4B1CDB7297693870F0284CC87B54BC8FFFF9AF3D0840BE739147B70B73DB3FB8026C7CFA1CBA1D07DA4C4209486638F9B0FA89E14B13F003FFF0B97F1023ACF3DD37395D63A728E3462C9F681394B9613DBBAE3C392C33FFF838E5D4B19B670100C150FF9F4AFFE7A8023D77D0BFE10C4E307ECB08EEA478EEAAE220A43D380FFFBAB0688CE67F3BFCC17C83E8F53718623F6FBF6EDCAA804F6C3A793F26CA2A6C7DD83CFD47838FFFE9330C28F44FD237F8592BA85357FD97F879F3D466C9C26F3A161EFECC62F772C58032992B2AA9B9BC02B3A640B5FF23B41DEF6C4B51DBA1C3BA4D8F69ED2073466EDA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "8BC63784BCC09E09A4FA8F728A8CAE827D30727EE69FFF71CE4AA9D3A1B8F64E5066A1017A72B12ECDB4D2C040B5A2B2237F076611973E5BFB88F712FFFCF3275D70AF6F64EB7E28F0448016FE318005D78EEF874D1AA276960A6D418FAF3608C0C2EF27DFAEBD7809017FBB18C2F6CB141528D2A82232EE1FE20D6E91F7BFF3EEBE8126D7B80237B17D16790FF89ECAED012D5E87BBB57D083605C1B093F6DC6DA20B761EE0031087D11269BA9DD711EF560793167FE6D437C0ECBE9138367380AF9D7D6A967E379E67E2E47E4B01191A07C812291CB7A4318BEC6A7E8DF722EF00CFE7B5883A6C5F074F0418004125621607A4753E0F62A7063FF64F42AA89";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "FA485FC081CC726987277C8F82A8F22E8417EFF558CC8439C27C5FFEA76E8A40FF3842DEE11F868EBA4C0CCCC84E2B745193C7F3C237BBD730A9894DD08301418D341BF92021B899B250E15CFE1C8E122FCE3DC96B2E750FAAF3C6EE624F60A889BB02B8F3C3CC0F5DB233D4C6922E78EFF17BEC8BC35BC67E6419FDAF4E93DC23FEC2EE23CF221CBA013CFAF17DD7441E9F96A9C49D2A211BC6CCEE897CADD1DDAC68E10DB483AF9407B29FEDF73DE4A156359E36AE76EA8F538FD29D126E0953D9F40316571E932180E0629A4764B0AB0CE7BD212342383C4A0787A50A1C0A4E87BDB73B275221C62D049317EE5CAE27F2EC11C0AFEE38DEF6DB2E58B47445";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "00075107A9206F9EB3A3BCA40B1CD4BE30CCEDD2A0A76B7C85640C08AFB09D9600F38FE59A80F31B48934C17464173EEEE47FF01307829D6A97F32C54CA6C94FF3B002940A8E60304CC689E47F781AECABD20A318033621E44A3F1D0039D17CF17BAE77F59345E00F97A9D0D791998A0FF6914CB9720F8B02F0D69E4201CBF719D3BF37F233BF986707859FBCE13E3001F2E8892BED2D2C00059320749770AB2B49D844562541C55B4EFEB340851FF655192B8837100B4007627AD55395A93E340B10F13BE08DC748F97A4154B81E9B10F5FC6361A37CABFFD93207B6B76BF0061BB13ABD6E6184F032DD32E5816129F587559A80C03400B8F01E2B9CEF9CDEB";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "F39AED1486C53300C199EA09D771D9BFAF6F9A05932B61E0BABAF289604432B4F6CB851C57EA65F7D21F0F9D3E122F0072B7F96D95EBAD38FF456AACDBD65ED86197D259B055528CB34D810EA94254F9D006BB723FD5EC00F07E6EC6DCCCD698FCC1AD76AD66271FAA2DAE08F48E460C457DC123218271DBD052C1059DB3D50001F3383C029CFF387F663DF6C7607B7673FF4324B405EE26C05DDB53867F763D7F5A82A0C3633F1C01565F0227FBFFFF3FE44DC30047D6C6D72109D289040944FB6A7943A403CA3F7F8164234BCFCB00032BA66DB12EFFFFFF05B48F188EA3A1C7156182C2D8F9191E53E70F13B97D38FF8370DE275F6F40FFB2EE9A31347FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "FF4E3D671E4DB107CBD22F868567F1F9A4460100918987F3FFC257ED1226AE18F9C6415EB916FFFFFF8BF367AF18F9F2EBD42ADEC996C947A92548301512F2C3FFF9AA8BAC42D041B314ADAD3829FFFFFF9BADB7E8D8101FFE8BBB34971030D1FBF729B411F942C7FFFC50AE4869FFE0F506B4CDD46CFFFFBF79F5F34F03767450C03A883ED4EC1E85D29950213B8CE07FFCEE3F84F689600368A2650107FFFF3F9A9EEFC0472E803A7AD4C269A1BACFAC8941303F11BF433FC68CDF063D6EF0800934102803FFFFDA2FBDFE672BDE1FAA4DD4FF2083589446C9C1E3099C1D1AFEF9CD84FDCD25149FF788F80F3FFFFF2122CE9D6723BF4C900E98EAC114C0A9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "D166C66396BD1846FFF8E032B13EC9F633231DBF4E2FFFFFCE51FE8040D526C34251212CC03761DD1406E5819EBDB9A7FFFFE2103D6C6F3F91BC28FE2B8EFFFFBBE7FFEE03CDE28204EDDD0E986414CAF4F900806B3B5656FFFF55AC99D576D736F604353D15FFFFC62A73E5004CFF7956D01E4233ADF0BEB71AEA04370F09AFFFFF19A23431522A079EE4A3CD95FFFF81D93E6440A6299704C88FFA87D6B42C557F210EE81EED5EF3FF888279FD8029B808AD264AD6FFFF2DB3BE60E769281A5809E18FA837F93E525A0DAEFB1EE7F9F0FF39919330455CDD9D61EE2C7FFFFF19FA2D0EF35A164601839C3C62B9587222E4DE4C04161B08E3FFF7F9DA825894";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "0000088730EFFF180BFE0D62A7B700EC0159C40F62E16593880368CA1F03337AA7CEC4B0DEB5FFFC000001BEFED4FE407EFF1C64232A00B2094CA040D48473214B204E6C1103FE40CAFEEBCFFED1FFFF0000009FFD6172B6EEFF38F5AB14007FC9F5260CDE97B10620CF2B005403FFA90D954F903BD4FFFF00000036D6027200A3FF301EAF8700C1AAF3E34319FE7F2167EFEA896703FF82FBB3993874D4FFFF000000D3D31672C3FE00BDF16E4F00E2D3004EB8028A4F5FCAF834166902FF637FCA7772C35CFFFF0000004DEFA372E9DF00B14BEBDC808E243E6D97A27B0C9924FFD0121F84FFEE79DF3F8ACE1EFFFF000000DD46AB52096600B1A37FAA809C";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "18AB20D4164BD84139DE8FFFFFF0BD683639C008400B031B2DFB71DEC76D37FE70F086DCD0B50377970FCB032D596DD7F97EFFFFFFFC764D9B720013406F4C2C3BE855B403FE7737E6C9400F380A0BA3F9D5659B7CB7BBFDD64C7DFFFFFFFFE0F6C00020808577B9F97BEEB195CC1E3B63E1F592A04246FF1CFF4FEB1A33A61BDFE5DDFFFD7FB1AE70B5006300614B973925CBF67ED87C7D284266B5B6221BCFC5B6E2605497FBAEE7FED01FF71F79D7B5B9A0F300EF25F51FF046D1DC9CC6BC0E51AEB78430DC67913F021EAD560308137FC50F0F8F39DDA20CE32700E27FD4EDFF945A3B2BD56BC00786604A7C98132EFF067D9BEDDC55AC3DFF7B1FBE391E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "417BAEFFC01DFF396DB5299E3BAEE4779009F026D204D782A5F79043A25BE6CBD4775F6EFFF9FDADC95CC5CA9E3F9670BB16E4157239C7FEA142DB84CC14015C17C6EAA73856B6F24FBA23FF7580FF9E77D81B16FE7E9E385F3D71BBEE7FEF7B63A14D106A17AF00A7C702C9465DCD34A7AA605F4DB6F7B1DEF4FB8A472A7CFF5F3F6BDACBFF57F9B14C028B5C71D7B8FD7F223E25E1D03F30D07F55FCD7B6AA69754982FF4FFF547E1D47EC87EAEBB800CC9F869716B2E8DCFF158DEEFD9D9A0B2CA7F87F3752A728559987CDFFF3F6BF1CA98EFEF2DE0E715B3FEC0805C551ADF792E742F705DC45CD51BE73FF7EEF765AFFFE79FF6BC8F18823A0FA78C5E0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "6ACDE1F4C627F9F967B6BE6ED615578C3F52EC77877FD48A9D3FE7FD37F2EFCF3FD9EFCAF0D260419D9D562092B6E69F7FF77572119F111FA38FBEFE30CBFF9F969BBFE8FFC0B9E64DECEEEFF80042458CF552F0A116D898C2468D9C58DC3E2473F8F003F1E07D3752DBF0EFFF81FBD485FEDFDEFD9FE1B7903899E246971219B2A74124EFC7F3DCDB18381F3B0B9C70239FEEFFFFFFBBE3D49DAEC93CCFF0EFAA1838C0B2B043CBCBB641EDDFA6891149451FFFFF14D85A17454F0FFFFFBBE8ED1E5F5BBE1FE4C7F42BC4C0985FC8EC80B70274A7C32F7C38AFFFFF802E8CFD6B945BF0FFFF73C60AC7B92EFC7FD3BEFC1AD5AC218FC92589FFC548F863E1C1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "A96307FEF1C4B88B28136DFDFFFF33F2035F7BE63FFEC83C0D94887B81B89C7F57DF1F608D711CC0D7DA03FE6375FCA15D07F33FF007B2B3C02955A3BFDCE2D38FC24AAD17BC8E3D76E6F6BF95ED1DC6BABB7C17FF3EEF201A8357FFF3C7FF973F0EAB53FFFFCE3487904F27BFA2B7A921F2CD72F8ED240047303C03FF2B27C0388DF7FFF03FFF813DDBBCAA01077484904B3B67FEFB0F5DC9892BA989D40CA3EF8583FFF802A0F060953FCFF07FE37FF9A36637D8AC7EB7EA3EE1A27BBCFF76F1E843F177C3A1DC1E4787F87C41200B595DCC0FFC1E0F1FA0AF68FD793724167D319706AE7E95734306250A02FC2012DD0BDEF0FF4AEA0FFE80E4FFFF7D2EC7";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "10B1531750EBBC073BF7BB4093FCFF4E0CB37C685F1FFFFF00000093ED0B57F9B900B1F623928073876155925EE1D310F7FF2161D0FCFF88A09220950EDFFFFF000000F58D92D4FF0000B1DCB2E99C1B630A1E495581536E65875720C7DCFF00F48CA3882F7FFFFF0000001722122DF50000B3E959BF3CE3E8926646D9D37E42508BD240793CFFE04E6D7EE09CFBFFFF0000003C83E192DB0000A3FF64568D41C367E46627C81633EABE8613A1FFFFFFDB28D6ABA2B3FFFF000000540D4AA4B9800087C148A157A9ED10608427C027D0EDFCEACDDCFFFFFFE1CC704B1923FFFF0000C0D0AA317FD87C003B9955D583FEB5139CC5D7C82128368A1D2C45CCFFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "D03932BCA323FFFF0000C0932860E1EE3C0047CB16E1CD5F1E3EBD86D7884D628F30BB1ACBCCFFFF275C9BA909C3FFFF0000C00E59821E0E3FC047B57B1245091FFEFF97260288358ADDB571190CFF0084BD3E1BD703FFFF0000C0C5F7E91364CF3F861BED714C328D5DFF092E051817C3A6F3F376FCC73C29E2B77046C3FFFF0000006AB55CEBFEFB07B371703FFF684A5CE12AECC57337B4FF7B345A41CF27D82F52597AF3FFFF0000005349CBF465BF9A16C17533FF6DB9E5C3DBECBCBE8F53FC4F2134D570E5D547F7BE0533FFFF000000BBDCA544E9A2E9106C3077FF688FCE83FBEC5BBDBBFAFF6F5BBF55F35BF20CD5238733FFFF00000065B686A474";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "D873541003F7FFE333871C83AFAABD92FFFF7C475F70B7FB9B6113A4477BFFFF000000987978406F810BBA2408F7FC9D0D0D58D51F2CA9899C3F3FBE5620794AF01FCCE666FBFFFF000000DDE3139B1CEFA1E04484FBFC992D1CA4651E88E92DDC3F3F126B1DFCD9398B21EBDEDBFFFF000001BDD099E652803C171C59BBEC87EC0289F355EFC30D1F3F0FAEE34B983A2A3DC5365EC8FFFF00000106EA06080CBF5B1D3899BBE88056021B9503FF023D5C7F8F127C93905907EED70206C8FFFF0000007B53933CB0F1032470C5FDE865F7C320C98FF803352F7FF705B155DF66BB0EEEAD61CCFFFF000000853D9E11AD2492FBC05ABCC80632C387D31C1F879F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "AD4FF7DE4903DB7C6B8F9DAC2DCCFFFF00000027C075076F2498DBE5AF7CC80D14C155D3801F87355E4FF7003212E917DFE0410066CCFFFF000000E2F7858063021E3A0C28FFC82D19C1A7FB600883B0648BF3B5D2A6E37002734728754CFFFF00000081D9CFFDE2A17CB1C039FFCC7637C02F4DA90BC382D98BF2D30C69BC1ABA01E9824F2CFFFF0000000F03070D7A812C1A18658FCC099A10A122ED70C2D2B7A5FAFBAA99F287BED04FA9892CFFFF00000019DFE1452A62A3F89D148FCE6E591086EFF071C25578A47857BBAB1A3B9C112711D5ACFFFF00000035A62210A8D4A93B16210FCE36BE100F7DF582C260C0A4781DB1AE8A419408C20B9AEEFFFF";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h0350035FF350F35F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h030F1155CF0FDD55;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h4747474700CC33FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "FC00000000000000000000000000000000000000000000000000000FFF80003FFFFFFFFF07FFFFFFFE00000000000000000000000000000000000000000000000000000FFF00007FFFFFFFFF07FFFFFFFF00000000000000000000000000000000000000000000000000000FFF0000FFFFFFFFFF0FFFFFFFFF80000000000000000000000000000000000000000000000000000FFF0001FFFFFFFFFF0FFFFFFFFFC00000000000000000000000000000000000000000000000000007FF0003FFFFFFFFFF9FFFFFFFFFE00000000000000000000000000000000000000000000000000007FE0007FFFFFFFFFF9FFFFFFFFFF00000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "000000000000000000000007FE000FFFFFFFFFFFBFFFFFFFFFF80000000000000000000000000000000000000000000000000007FE001FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000003FC001FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000003FC003FFFFFFFFFF83FFFFFFFFFFF0000000000000000000000000000000000000000000000000003FC007FFFFFFFFF803FFFFFFFFFFF8000000000000000000000000000000000000000000000000003FC00FFFFFFFFFC003FFFFFFFFFFFC000000000000000000000000000000000000000000000000001F801FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "FFFFC0001FFFFFFFFFFFE000000000000000000000000000000000000000000000000001F803FFFFFFFC00001FFFFFFFFFFFF000000000000000000000000000000000000000000000000001F807FFFFFFC000001FFFFFFFFFFFF800000000000000000000000000000000000000000000000000F80FFFFFFE0000001FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000F01FFFFFE00000000FFFFFFFFFFFFE00000000000000000000000000000000000000000000000000F03FFFFE000000000FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000F07FFFF0000000000FFFFFFFFFFFFF8000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "000000000000000000000000000000000000000070FFFF08000000000FFFFFFFFFFFFFC000000000000000000000000000000000000000000000000061FFF0000000000007FFFFFFFFFFFFE000000000000000000000000000000000000000000000000063FF80000000000007FFFFFFFFFFFFF000000000000000000000000000000000000000000000000067F800000000000007FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000F8000000000000003FFFFFFFFFFFFFC000000000000000000000000000000000000000000000000180000000000000003FFFFFFFFFFFFFE0000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "0000000000007FFFFFFF00000000000000000F807FFCEFFFFFF001FFFFC000000001800000000000000000000000FFFFFFFFC0000000000000001F8007FECFFFFFF000FFFFC000000001800000000000000000000001FFFFFFFFC0000000000000003F80007F5FFFFFF000FFFF8000000001000000000000000000000003FFFFFFFFF0000000000000007FC0000FFFFFFFF0007FFF0000000001000000000000000000000007FFFFFFFFF800000000000000FFC00000FFFFFFE0003EFF000000000000000000000000000000000BFFFFFFFFF000000000000001FFC000002FFFFFE00000FFFFF0000000000000000000000000000007FFFFFFFFE20000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "0003FFC0000060FFFFE00000FFFFE0000010000000000000000000000001FFFFFFFF8300000000000007FFE00000F00FFFC00000FFFF800001F00000000000000000000000007FFFFFFE018000000000000FFFE00000F801FFC00000FFFE00000FE00000000000000000000000003FFFFFFC01C000000000001FFFE00001FC001FC00000FFF80000FFC00000000000000000000000000FFFFFF001E000000000003FFFE00001FE0001C00000FFF00007FF8000000000000000000000000003FFFFC001F000000000007FFFF00003FF0000000000FFC0007FFF0000000000000000000000000001FFFF0000F80000000000FFFFF00007FF8000780000FF0000FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "FE00000000000000000000000000007FFE0000FC0000000001FFFFF00007FFC0007FC000FC00007FFC00000000000000000000000000001FF80000FE0000000003FFFFF0000FFFE0007FF800F800007FF8000000000000000000000000000007E000007F0000000007FFFFF8000FFFF000FFFF80E000007FF00000000000000000000000000000038000007F800000000FFFFFF8001FFFF800FFFFF08000007FE00000000000000000000000000000000000007FC00000001FFFFFF8001FFFFC00FFFFFC0000003FC00000000000000000000000000000000000007FE00000003FFFFFF8003FFFFE00FFFFF00000003F80000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "0000003FF00000007FFFFFFC007FFFFF01FFFF000000003F000000000000000000000000000000000000003FF8000000FFFFFFFC007FFFFF81FFF0000000003E000000000000000000000000000000000000003FFC000001FFFFFFFC00FFFFFFC1FF00000000001C000000000000000000000000000000000000003FFE000003FFFFFFFE00FFFFFFE1F0000000000018000000000000000000000000000000000000001FFF000007FFFFFFFE01FFFFFFF380000000000010000000000000000000000000000000000000001FFF80000FFFFFFFFE01FFFFFFFC00000000000000000000000000000000000000000000000000001FFF80001FFFFFFFFE03FFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "0801F0000001000001FFFFFFFFFFFFC0000000000000000007E00000000003FE7F03E07E8000007F1001C000000381C003FFFFFFFFFFFFC000000000000000007FE00000000007FFFE01C17F0000003F30010000000383F807FFFFFFFFFFFF800000000000000003FFE0000000001FFFFC01C07F0000001FF0000000000783FF8FFFFFFFFFFFFF80000000000000003FFFE000000000CFFF7801A03F00E0000E70060000000783FFC1FFFFFFFFFFFFC000000000000003FFFFF000000001C7FF3001801F00FC0004601E0000000F83FF803FFFFFFFFFFFC00000000000003FFFFFF000000007C1FF0000000F00FF8000607E0000001F87FF0003FFFFFFFFFFE0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "000000000001FFFFFFF00000001FC07F300C0007007FC00421FE0000001F87FF00003FFFFFFFFFE800000000001FFFFFFFF00000007FC01E387C0003007FE00E03FE0000003F87FE000007FFFFFFFFF80000000001FFFFFFFFF8000000FFC00EFFFC0001007FE0010FFE0000003F87F80000007FFFFFFFFC000000000FFFFFFFFFF8000003FFC003FFF80000003FF0001FFE0000007F8FF000000007FFFFFFFF00000000FFFFFFFFFFF801000FFFC002FFF00000003FF0001FFE0000007F8FE0000000007FFFFFFF0000000FFFFFFFFFFFFC03001FFFC0061FF00000403FF8000FFE0000007F8FE0000000000FFFFFFF000000FFFFFFFFFFFFFC03807FFFC00F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "01E00000603FFC0007FE000000FF8F800000000000FFFFFF00000FFFFFFFFFFFFFFC07C1FFFFC01F80300000701FF80003FE000001FF9F8000000000000FFFFF00007FFFFFFFFFFFFFFC07C7FFFFC03F80380000781F800001FE000001FF9E00000000000000FFFF0007FFFFFFFFFFFFFFFE0FEFFFFFC07FC07C38007C18000000FE000003FF9E000000000000000FFF001FFFFFFFFFFFFFFFFE0FDFFFFFC0FFC07E1C007E000000007E000003FFBC00000000000000007F000FFFFFFFFFFFFFFFFE1F8FFFFFC1FFE0FF184078000000003E000003FFB8000000000000000007000FFFFFFFFFFFFFFFFE3E07FFFFC3FFE0FF98FC00000000001E000003FF2000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "0000000000000000000FFFFFFFFFFFFFFFFF3807FFFFC7FFF1FFD9FF00000000000E00000FFF20000000000000000000000FFFFFFFFFFFFFFFFF6003FFFFCFFFF9FFEBFF000000000006000007FF800000000000000000000007FFFFFFFFFFFFFFFFC003FFFFDFFFFBFFB7FF00000000000200000FFF800000000000000000000007FFFFFFFFFFFFFFFE800000003FFFFFFFF0000007FFE0000000000000000000000000000000000007FFFFFFFFFFFFFFF8E00000007FFFFFFFF000001FFFC0000000000000000000000000000000000007FFFFFFFFFFFFFFF078000000FFFFFFFFE0000077FFC0000000000000000000000000000000000003FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "FFC07C000001FFFFFFFFE00001FFFF80000000000000000000000000000000000003FFFFFFFFFFFFFF007F000003FFFFFFFFE00003FFFF80000000000000000000000000000000000003FFFFFFFFFFFFFE003FC00007FFFFFFFFE0000FFFFF00000000000000000000000000000000000001FFFFFFFFFFFFF8003FF0000FFFFFFFFFC0003FFFFF00000000000000000000000000000000000001FFFFFFFFFFFFE0003FF8001FFFFFFFFFC000FFFFFE000000000000000000000000000000000000001FFFFFFFFFFF80003FFE003FFFFFFFFFC001FFFFFC0000000000000000000000000000000000000001FFFFFFFFFF00001FFF807FFFFFFFFFC007FFFFFC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "000000000000000000000000000000000000001FFFFFFFFC00001FFFE0FFFFFFFFFF800FFFFDF8000000000000000000000000000000000000000003FFFFFFF000001FFFF1FFFFFFFFFF803FFFFFF80000000000000000000000000000000000000000003FFFFFC000001FFFFBFFFFFFFFFF80FFFFFFF000000000000000000000000000000000000000000003FFFF8000000FFFFBFFFFFFFFFF03FFFFFEF00000000060000000000000000000000000C0000000003FFE0000000FFFF1FFFFFFFFFF0FFFFFFFE000000001C0000000000000000000000001E00000000007F80000000FFFE1FFFFFFFFFF1FFFFFFFC00000000380000000000000000000000003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "F000000000007000000007FFC0FFFFFFFFFF7FFFFFFFC00000000F80000000000000000000000007F800000000000000000007FFC07FFFFFFFFFFFFFFFFF800000003F0000000000000000000000000FFC00000000000000000007FFE07FFFFFFFFE7FFFFFFF000000007F0000000000000000000000001FFE00000000000000000007FFF03FFFFFFFFE7FFFFFFF00000001FE0000000000000000000000003FFF00000000000000000003FFF83FDFFFFFFE3FFFFFFE00000001FC0000000000000000000000007FFF80000000000000000003FFF81FC7FFFFFC3FFFFFFE00000001FC000000000000000000000000FFFFC0000000000000000003FFFE1FC3FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "FFFC1FFFFFFC00000001F8000000000000000000000001FFFFC0000000000000000003FFFF0FC0FFFFFC1FFFFFFC00000001F8000000000000000000000003FFFFF0000000000000000001FFFF87C1FFFFFC0FFFFFF800000001F0000000000000000000000007FFFFF0000000000000000001FFFFC7C1FFFFF807FFFFF800000001F000000000000000000000000FFFFFFC000000000000000001FFFFE3C3FFFFF807FFFFF000000001E000000000000000000000001FFFFFFC0000000000000000037FFFF3C7FFFFF803FFFFE000000001C000000000000000000000003FFFFFFE00000000000000000707FFF9E7FFFFF803FFFFE000000001C00000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h550055FF330F330F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h001D1D1DFF1D1D1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "0B000000FFFFFFE0FFFFFFC0000000000000000000000000FFFFFFFE391FFFDFFFFFFFFEF8000000F9000000FFFFFFE00FFFFFE0000000000000000000000000FFFFFFF5FD8FFFBFFFFFFFFEF800000FF8800000FFFFFFF000FFFFE0000000000000000000000000FFFFFFF7F287FF7FFFFFFFFFF00000FFF0400000FFFFFFF0001FFFF0000000000000000000000000FFFFFFF7FA03FEFFFFFFFFFFF0000FFFF0300000FFFFFFF00001FFF0000000000000000000000000FFFFFFFFFE01FDFFFFFFFFFF6000FFFFF0100000FFFFFFF800001FF8000000000000000000000000FFFFFFFBFF00FBFFFFFFFFFF6007FFFFF0080000FFFFFFF8000001F800000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "0000000000000000FFFFFFFBFE0077FFFFFFFFFFC03FFFFFE0040000FFFFFFF80000001C000000000000000000000000FFFFFFFBFC002FFFFFFFFFFF8FFFFFFFE0020000FFFFFFF800000000000000000000000000000000FFFFFFFFDE003FFFFFFFFFFF3FFFFFFFE0010000FFFFFFFC00000000000000000000000000000000FFFFFFFDFE004FFFFFFFFFF47FFFFFFFC0008000FFFFFFFC00000000000000000000000000000000FFFFFFFD7800B7FFFFFFFF603FFFFFFFC0004000FFFFFFFC00000000000000000000000000000000FFFFFFFDF8017BFFFFFFF2001FFFFFFFC0002000FFFFFFFC00000000000000000000000000000000FFFFFFFFFC02FDFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "FFFFA0703FFFFFFF80001000FFFFFFFE00000000000000000000000000000000FFFFFFFEBC05FFFFFFFB12403FFFFFFF80000C00FFFFFFFE00000000000000000000000000000000FFFFFFFEB00BDFFFFFB012000FFFFFFF80000400FFFFFFFE00000000000000000000000000000000FFFFFFFFF017FFFFF90089000FFFFFFF80000200FFFFFFFE00000000000000000000000000000000FFFFFFFFF82FFFBFD00104001FFFFFFF00000100FFFFFFFF00000000000000000000000000000000FFFFFFFF605FFFFD8D0000000FFFFFFF00000080FFFFFFFF00000000000000000000000000000000FFFFFFFF60BFFF8C3200C00007FFFFFF00000040FFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000FFFFFFFFA15FFCF79800E00007FFFFFF00000020FFFFFFFF00000000000000000000000000000000FFFFFFFFB2FFCFFF0900C0000FFFFFFE00000010FFFFFFFF80000000000000000000000000000000FFFFFFFF95FC7FFFB200000007FFFFFE0000000CFFFFFFFF80000000000000000000000000000000FFFFFFFF8BE7FFFFED00000003FFFFFE00000004FFFFFFFF80000000000000000000000000000000FFFFFFFFFE7FFFFFE400000007FFFFFE00000002FFFFFFFF80000000000000000000000000000000FFFFFFFFE7FFFFFFF00FF80007FFFFF800000001FFFFFFFFC0000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "003FF3FF80023FFFF0FFE400FE03FFC00000000000180000003FFFFFFFFFE00000037FFFFF7FFC0000FFB8FF80043FFFE0FFE000FC03FF000000000000700000001FFFFFFFFFE0000001FFFFFF7FF80001FFFF3FC0083FFFE07FC100F003FF800000000001E00000001FFFFFFFFFE000000377FFFFFFF00007FFFE0FC0103FFFC07FE400C003FE000000000003C00000001FFFFFFFFFC000000200FFFFFFE0001FFFFF87E0203FFF803FC1B90001FE00000000000F800000001FFFFFFFFF8000000021FFFFFFF0007FFFDFF1F0403FFF803FC0060001FE00000000003F000000000FFFFFFFF80000000006017F3FE000FFFFFFD070803FFF001F80580001FC00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000FE000000000FFFFFFFC0000000000060CECFF003FFFFFFFC19003FFF000FC1300003FC0000000001FC000000000FFFFFFC0000000000000401E1E00FFFFFEFFB4E003FFE000F86C00000F00000000007F8000000000FFFFFC00000008000000043FEC03FFFFFEFF9AC003FFE00073F000000F8000000001FF00000000007FFFC00000000C00000000C61A07FFFFFFFFD74003FFC00078C000001E0000000000FE00000000007FFE0000000012000000000C7A1FFFFFFFFFEEE003FF80003D0000000E000000000C7C00000000007FE000000000210000000000807FFFFFFF7FF5E803FF80003600000006000000007C3800000000007E00000000004";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "0800000000008FFFFFFFFFFFBF203FF0000080000000000000000F010000000000020000000000080400000000003FFFFFFFFFFF9FD03FF0000000000000400000001F800000000000000000000000100000000000003FFFFFFFFFFF1FBC3FE0000380000000C0000000FE000000000000000000000000200100000000003FFFFFFFFBFE0FFF3FE0000D80000000C0000001FE000000000000000000000000400080000000003FFFFFFFFFFC07DEEFC0003DC0000001C0000003FE000000000000000000000000800040000000003FFFFFFFFFF807FFFF8000FFC0000001C0000003FC000000000000000000000001000020000000007FFFFFFFFFF001EFFD80";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "03FBE0000003E0000003FC000000000000000000000002000030000000007FFFFFFFFDE000F7FF0007FBE0000003E0000003F0000000000000000000000004000008000000007FFFFFFFFFC0007DFE001FFBF0000007E0000003F800000000000000000000000800000C000000007FFFFFFFFF80003BFE007FFFF8000007E0000003E000000000000000000000001000000200000000FFFFFFFFFE00001FFC01FFF7F800000FF0000003E000000000000000000000002000000300000000FFFFFFFFFC80000DF800FFF7FC00001FF0000003E000000000000000000000004000000180000000FFFFFFFFFBF80006D8003FF7FC00001FF0000003C00000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "108008001FFE81801E7EFFFFFFFFC00000000000000000000BC03FF80003C47DFE01DF817E3C00FF28E220000FFD02381DF3FFFFFFFFCC0000000000000000003FE01FF00000CA7E7C03BE809E7E007F49FA800007FF00070AFFFFFFFFFF9C40000000000000001FFFE00FF00000603F7801BF8081FE003F01FE000007FB000070F7FFFFFFFF9E4001000000000000C7FFF00FE00000763FB0005FC0811F001F03FC000003FF04002E01FFFFFFFFCE200300000000000C23FFE007C00003F9FFC0007FE08003800E17EC000003F7040047C07FFFFFFFCF30070000000000C100FFF007C0000BFEDEF003FFF08000400417BC000001EF000087FC01FFFFFFCF18";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "0F000000000603E07FF80380000FFF8EC833FFF88180600A4EFC000001FF080007FFC1FFEEFFCE141F80000000617FC03FF80380003FFFEFC583FFFC818040112DFC000000DF080007FFF81FF19FCE063F8000000614FFC01FF0010001FFFFF70403FFFE8500F00EB7FC0000007F080403FFFF807FFFFE037F800000317FFFC00FF8010001FFFFFC7E07FFFF8840F000BFFC0000003F000803FFFFF823FFFE00FFC0000301FFFF0007FC000007FFFFFD1F0FFFFEE440F8003FFC0000003F101003FFFFFF83F0FE00FFC00030CFFFFF8003F801803FFFFFF9E18FFFFCBD41F8001FFC000000BF100001FFFFFFF021DC00FFC00307FFFFFF8001FC07C0FFFFFFF0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "FE1FFFF89441F8000FFC0000001F104001FFFFFFFF00FC00FFC0101FFFFFFF0000FC0380FFFFFFE07FC7FFF08EA1E00007FC0000001F000001FFFFFFFFF00000FFE1801FFFFFF780007E0FE3FFFFFFC07FF1FFF08421400003FC0000020F210001FFFFFFFFFF0000FFF807FFFFFFFF00003C07DFFFFFFF803FB807E08226000001FC00000007200000FFFFFFFFFFF000FF80FFFFFFFFFF00001E1FEFFFFFFF003FBC3BC081FC000000FC00000407000000FFFFFFFFFFFD80F81C7FFFFFFFFF00000E3F0FFFFFFE001F0E34B084FC0300007C00000403000000FFFFFFFFFFF818800FE3FFFFFFFF0000071C0FFFFFFC001F072503C0780F80003C00000C03D000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "00FFFFFFFFFFF8010007FFFFFFFFFE0000067C07FFFFF8000E018600803C3F80001C00000001C000007FFFFFFFFFF8000004FEFFFFFFEE0000013007FFFFF000060054008018FFC0000C000018004000007FFFFFFFFFF000000FFFFFFFFFEE0000000001FFFFE000040048008101FFC00004000030000000007FFFFFFFFFF0000006FFFFFFFFDE0000017FFFFFFFFFFFFBFFF0007FFFFFE00000000000000000007FFFFFFFFFF0000002FFFFFFFFFE0000075FFF0000BFFFFBFFE000FFE7FFE00000000000020000003FFFFFFFFFF0000001FFFFFFFFFC00000FE7FF00013FFFF1FFF000FF8FFFC000000000000C0000003FFFFFFFFFE0000007FFFFFFFFFC00";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000080000000C0000000FFFFFFFFF77F8001D0000FFFFE00003FF0000003C000000000000000000000010000000020000001FFFFFFFFEF7FF801700007EFFF00003FF80000030000000000000000000000020000000030000001FFFFFFFFDFFFFF80E00001EFFF00007FF80000038000000000000000000000040000000008000001FFFFFFFFBFBFFFF00000002FFF8000FFF80000020000000000000000000000080000000004000003FFFFFFFF7FBFFFFF0000001FFFC100FFFC000002000000000000000000000014000000000E000003FFFFFFFEFFBFFFFFD7FFFFFFFFCEFF000800001C000000000000000000000018000000001D000003FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "FFFDFFFFFFFF917FFFC7FFE0FE00100000EE000000000000000000000006000000007C800003FFFFFFFBFFDFFFFF0817FFE1FFF2FC0040001E0F00000000000000000000000180000001FE400007FFFFFFF7FFDFFFFF0402FFE07FF0FC010000F01F00000000000000000000000040000003FE200007FFFFFFEFFFFFFFFE02002FC01FF8F804000F003F8000000000000000000000003000000FFE900007FFFFFFDFFFFFFFFE010002800FFAF80800F8007F8000000000000000000000000C00003FFEC8000FFFFFFFBFFFEFFFFC0080007803F8F020018000FFC00000000000000000000000020000FFFF64000FFFFFFF7FFFEFFFF80040000700FCE0800100";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "01FFE00000000000000000000000008001FFFF3A000FFFFFFEFFFFFFFFF800200000383EE200008003FFE00000000000000000000000006007FFFF51000FFFFFFDFFFFFFFFF000100080073EC400008007FFF0000000000000000000000000181FFFFFC8800FFFFFFBFFFFF7FFF000080000007ED00000800FFFF0000000000000000000000000047FFFFFEE401FFFFFF7FFFFF7FFE000040000000EC00000801FFFF800000000000000000000000001FFFFFFBB201FFFFFEFFFFFFFFFE0000201000003B00000403FFFF800000000000000000000000000FFFFFFBF901FFFFFDFFFFFFFFFC000010100000CF80000407FFFFC00000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "FFFFFFFFC83FFFFFBFFFFFFBFF800000800000E0FFC00040FFFFFE00000000000000000000000000FFFFFFDBE43FFFFF7FFFFFFFFF80000040000E00FFF80041FFFFFE00000000000000000000000000FFFFFFDBA23FFFFEFFFFFFFFFF0000002200E000FFFFC023FFFFFF00000000000000000000000000FFFFFFD6D13FFFFDFFFFFFFDFF000000120F0000FFFFF827FFFFFF00000000000000000000000000FFFFFFF2DCFFFFFBFFFFFFFDFE00000008600000FFFFFF2FFFFFFF80000000000000000000000000FFFFFFEDBF7FFFF7FFFFFFFFFE00000003000000FFFFFFF7FFFFFFC0000000000000000000000000FFFFFFED733FFFEFFFFFFFFFFC000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h2700275527AA27FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "000000000000000003FF0000000007FCFF00203CCFF8FF800FE1FFFFFFFF7E9C00000004FFFFFFFF00000000000000000FFF0000000007FEFF706007BFF9FFC09FF1F9FFFFFF000000000003FFFFFFFF000000000000000000000000000FC003FEE03003800278BFDFFFF7FFFFFF000FFFFFFFFC00000000000000000000000000000000000FC001FFE01015A0F290BFEFEEF3FFFFFF003FFFFFFFF8000000000000000000000000040000000007C000FE60118D8C054C7FF7CEE9FFFFFF00F3FFFFFFF5000000000000000000000000040000000007C0007C74183E82013C7FEBEEF1FFFFFF0173FFFFFFC3000000010000000000000000040000000003C000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "3E21F8FAC18F3DDFFDCEC07FFFFF07F3FFFFFFC7800000010000000000000000020000000003C0001C21FBE2C07E09FFFEC7A07FFFFF1FE3FFFFFF97C00000000000000000000000030000000001C00009F3FFD6C01A237FFF06803FFFFF3FE3FFFFFF1FF00000020000000000000000030000000000C3000FB7CDBCE0000707FFC243BFFFFEFFE1FFFFFE3FE00000020000000000000000038000000000C400F9FF83ACE0000E60FFC2823FFFFEFFC1FFFFFDFFFC00000000000000000000000180000000004007F8E2005CE00016F00F82879FFFF0FFC1FFFFF8FFFE000000000000000000000001C00000000046FFF8440398F0000FF00083000FFFC0FFC0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "FFFFF1FCFD000004000000000000000001C00000000020FFF01607CCEA201BF000FA0107FF40FFC0FFFFE3FC7F000004000000000000000001E00000000038FFF02017809F07FFF800FF0247FF00FF80FFFFDFFFFF400000000000000000000000F000000003E7FFF04E432E000380F800FA3007F800FF80FFFF9FFFBFA00008000000000000000000F00000001FD87FF1038E4FC981847803F40303E000FF807FFF3FFFFFC00008000000000000000000F8000001FFCC43E4019A6CBBC0001811EA0073E000FF807FFE7FFFFFC000080000000000000000007800001FFFCE207001BDA88BC2000581DA00040000FF007FFCFFFFFFF400000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "007C0001BFFFC720120205F883C7081F03A200028000FF007FFAFFFFFFFC00100000000000000000007E000F0FFFC3A0DF2783F8827C09FEC37200087800FF003FF5FFFFFFF900100000000000000000007E00FF03FFC3E3DFFBC6F8805C0FFC22C200007F00FE003FC5FFFFFFFD80100000000000000000003F0FFE01FFC1FFFFE1E3BC803C0FFC09C200403FF0FE003FD6FFFFFFFFC0000000000000000000003E7FFC007FC1CFFFC7A7DFC40807FE07C201003FFFFE003FBFFFFFFFFFC020000000000000000000307FFC001FC0F7BF87EE24B40003FF0A0204001FFF86001F3FFFFFFFFFC020000000000000000000A07FF80007C1FBBF01CFD85E1801FE";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init3 = "70A37C3F82004009800380000400FFFFF40000000000007F000000000000000000001FF00000400FF8223F3F80000010000300000404FFFFE00000000000007F000000000000000000003FF0000080067C061E879E002020000D00000800FFFE74000000000000BF000000000000000000003FF80002000E7E141FC0BE002040003D20000002F7F7E0000000000001FF000000000000000000003FF8000C001C7F040FE2D6002080007DA8001001FF7FF1000000000003FF000000000000000000247FFC001000887F8C07E4FC00210001FDFA002000CFFFE0800000000007DF0000000000000000007EFFFC004000E03FCC07F089F0120007FDFF0020007FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init2 = "C040000000000FDF0000000000000000003F3FFE018001F83FF85FFF9CB81C000BFDFF4040007FFFE020000000001FFF0000000000000000007F07FF060003963FF3B6E79C100C0021FDFFD00000BFFFE000000000003FFF0000000000000000007C003F080003219F35773708000F8080FDFFE08000FFFFC000000000007FEF000000000000000000FE0003A0000620DA0EF3CF88240FF9007DFFFB00005FFF800400000000FFFF00000000000000000078000300000420000EF3F380040FF6003DFFFE0000FFFFC00200000001FFFF000000000000000000F8000000000800000CF0FC004707E3E01DFEFF8000FFFF800100000003FFFF0000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = "01F80000000000400009F0FE80078F87FE0DFFFDC000F7FF800080000007FFF7000000000000000001F0000000001600003FF07D4097C607FFC57FFFF000FFFF00004000000FFFFF000000000000000000F0000000000000001FF004E117FC0FFFF9FFFBF800FBFF80002000001FFFFF000000000000000001C000000000000000080B3C00F80407FF43FFF7FE00FFFF00001000003FFFFB000000000000000003E00000000010000008057800E81E0FFF02FFFFFF00FDFF00000800007FFFFB000000000000000001880000000000000044021800086F0FF003FFEFFF60FEFE0000040000FFFFFF000000000000000003880000000000000008001C00A8D59F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = "0005FFFFFFF0FFFF0000020001FFFFFF000000000000000003A0000000000000000C060E014B9DD80005BFDFFFF9FF7E0000010003FFFFFD0000000000000000071F000000000080041C040402F9BD800041FFFFFFFF3FFC0000008007FFFFFF0000000000000000030F0000000001C00C7E020605D97B0000C1DFFFFFFF4FBE000000400FFFFFFF0000000000000000043F0000000003E01C418F030B081F0001C9FF7FFFFF73FC000000201FFFFFFF0000000000000000047F0000000001F03C41DFC314067E0003C9FFFFFFFF69FC000000103FFFFFFE000000000000000001FF0000000003F87E80E3F02038FF8007E9F6FFFFFF7468000000087FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_bit_number = 14;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init3 = "FFEDFFFFFFFFC000000000000000040007FFFC1FC00FC0003F800000BFFC00FE00000FFE0C00001FFFFFFFFFFFFFC000000000000000000001FFF87F8007C0001F800001EFFE00FC00001FFE0300003FFFDBFFFFFFFFDE000000000000000000007FB1FF8003C0001F00000BF3FC007800003FFF008000FFFFD9FFFFFFF7FF800000000000000200003FE7FF0001C0000F00101F7DF8007800007FFF002003FFFFFFFFFFFFFFEFF80000000000000200000FCFFF0000C0000E00007DFF7C00300000FFFF80180FFFFFFFFFFFFFFFEFFF000000000000000000037FFE00004000040001DF7FD800300001FFFFC0061FFFFFBFFFFFFFFFEFFF0000000000000100";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init2 = "000128000000000000000000FFF000000003078E9FDFFFFFFFBFFFFFFFFFBFFF00000000000001000001BFFE00003FFFFFFFE60000F400100007FFFFC00FFFFFFFFFFFFFFFFFF7FF000000000000000000033FF800003FFFFBFFB7A0038200000003FFFFF00DFFFFFFF3FFFFFFFFF7FF000000000000000000060FF800003FFFF9FEA7FA7C0700080003FFFFE032FFFFFF7FFFFFFFFFF7FFC000000000000080000C01F000003FFFF1FF65FEC04380040013FFFFF862FFFFFF7FFFFFFFFFBFF9FC000000000000800018007000003FFFF076E6F0FC03C0000023FFFFFB80FFFFFFFFFFFFFFFFFBCFFFE00000000000000030007000003FFFE0D9E3807E01E002";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init1 = "0003FFFFFA04FFFFFEFFFFFFFEFFD8FFFFC00000000000400060003000003FFFCBBBC3C07C03F0000083FFFFFE08FFFFFEBFFFFFFFFF03FFFFC000000000004000C0000400003FFFCE1F02E0380070010103FFFFF200FFFFFEBFFFFFFEC003FFFFC00000000000400180004100003FFF98018178700014000203FFFF8110FFFFFFBFFFFFFF0001FFFFC00000000000000300000080003FFFB03F81B8600000008403FFFF8100FFFFFDFFFFFFF00001FFFFC00000000000200600008020003FFFC0CF813CC00000004803FFFE0080FFFFFDFFFFFF000001FFFF800000000000200C00000008003FFF8F0F80BE800000003003FFF000C0FFFFFDFFFFE0000001FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init0 = "FF800000000000201800010006003FFF7F0780FD80000000A003FFC00040FFFFFFFFFF80000000FF3F800000000000003000030001003FF9FE0300D94000000B8003FFC00080FFFFFBFFFC00000000FF1F800000000000106000038000403FE6FC0300E3A00000FF4003FF000020FFFFFBFF0000000000FF0F00000000000010C000078000103FC6F80100279000060EC003F8000110FFFFFFFC0000000000FF0700000000000001800007C000003F03F001004F88002001C003E0000200FFFFFE8000000000007F030000000000000B00000FC000023C07F101001F8400400E8003E0000208FFFFF40000000000007F000000000000000E00000FE00000B00F";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h330A0A0A335F5F5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N44
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "840000830FFFFFFFF5FF8000000003FB00DDDFCC2FD8021E602F1DFFFFFF015FFFFFFFE680000000000000011FFFFFFFF7FF0000001007FD004FFFF9BF1903C0802F05FFFFFF7FE6800000A300000000000000002208FF003804FFFFFFD83DD0FE8000043FFF873FDFF1F1FFFFFF3FDFFFFFFFFC0000000000000000700000000C007EF3BFC828067E006035430E6E5BFFF0F3FFFFFF2313FFFFFFFF8000000080000000F80000002800F1F3018C3C0E3CA8628FF47DB023FFE0E4FFFFFF307FFFFFFFFAC000000000000001F8000000260071F703802C189E2CE8AAFE0D59B7EFE0FEFFFFFF036FFFFFFFDCE000000100000003CC000000024066FF27063838";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "0E7E7096BC8EF85FFDE0DFFFFFFF0FC7FFFFFFF87000000000000006A20000004600690277003674265C3E3ABBAFD75FFEC9BFFFFFFF0FDDFFFFFFE8380000010000000C0700000042007E0572013E6014D2186EBBEC019FFF18BFBFFFFF7FDDFFFFFFE00C000003000000180780000000807E00F401A9F0F4E43CCC9FE4071BFF843C7FFFFFFF93FFFFFFC01E0000010000003E1FC0000081007E003800A2BF1AA8734C9FC61E707F24FDDFFFFB7F22FFFFFE0003000003000000691E60000083C02E007800EFB8F97DF1BC9F8786A01770786FFFF57F22FFFFFF0001800003000000F91930000081000EF85800798FF89BF3988FE7F7300179FFFFFFF77F23";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "FFFFFE0302C00006000001E617980000012048FC50000CFFF16AF7CC97C61F100045FEF7FFA17E23FFFFFC0380E00000000003073FCC000000907838200058FFF02C1EFB9EF03E1000FEFDBFFDD57C417FFFE00000B000040000070C3EFF000101807A38A004DBFFF117BC150FFE749001FB2FFFFA0078417FFFE0004058000E00000C1C1FEF000100880191C06FE7BFF4BD715FC67E646800FE50FDF8017840FFFFC000003C000E00001C3C03C380020000420BC2FFF383E75EE47E5C3DC01821740249B8017040BFFF8000003E00040000387F0F8CE00200CC5FB0E7FFE5E07BBE83A8743E880080240026500170C1BFFF0000000B0008000078FF0F0C6002";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "004278A61FFFFAE0092D29F864388021021C000F720160C1BFFD0000000380180000D3FFFF38B8000044407097FFEF40DE9D93F85585CAFD43C4001C870040C17FFA00000006C0000001A6FFFF389800002173020DFFE5837FEFD7F86393F7FDC358001700E161005FDA0000000260000003A480FF7E0C040062F08102FFF6DCDFF277B043DF8FFEFBB4010F600F41005FE90000000030100007DB00FFDE0604003D800200BFEED85FE45880BFF487FDBDF801FF90001D005FC0000000003830000F3F01FCE69388000C8000006FF3B43FC01EFBFB1E03FFE4F00EFFB00199807FC0000000003C10001B3E07FC2EF38801CC800C003BFE72FF862FD7742611FE";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init3 = "FFF20000000007FFFFFFFFFFFFFFFBFFF4007FEFDFF03FFDBFC00001BFFC01140803F3FE0A3E000FFFE000000000207FFFFFFFFFFFFFFDFFFD827FBFBFF83FFFBF000006FFFC00007801E7FE029E007FFFC4000000003E03FFFFFFFFFFFFFDFFFF427EFFBFFC3FFFDF800014F7FC00CC1409CFFF00CE017FFFE6000000081F80FFFFFFFFFFFFFFFFFFA83BFF7FFE3FFF5E0010207CFC00007839BFFF001605FFFFC0000000000FF8FFFFFFFFFFFFFCFFFFE877FF7FFF37FFE4000082FF7C0019B86F3FFF801707FFFFC0000000001FFFFFFFFFFFFFFFFEFFFFFA0FFEFFFFBFFFF60002207FFC00000F0A7FFFC0053FFFFF80000000001FFFFFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init2 = "FFFD280000000000060432FBFBB8001FFFFD078E9FDF3FFFFFC0000000004FFFFFFFFFFFFFFFFEFFFFFD7FFCC040B00101FFDB00FF3DBFE280E7FFFFFFF17FFFFF800000000007FFFFFFFFFFFFFFFF7FFFFE8FFC0000300007FFC750FD96E077FFF7FFFFEFF47FFFFF8C000000000FFFFFFFFFFFFFFFFF7FFFF5CFFC0000380006FFF1F49C2732C3FFEFFFFFFFD35FFFFF00000000000FFF3FFFFFFFFFFFFFFFFFFBE5F000003C000EFBE2FFC0078E9FFFCFFFFFFFA04FFFFF800000000047FA03FFFFFFFFFFFF7FFFF7E1F000003E000FE7E16CFCA3C705FF9FFFFFF4824FFFFF000000000003D7001FFFFFFFFFFFBFFFEFF03000003F001F3BC4437D03E107";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = "FF7FFFFFF82047FFFE0000000100217F0427FFFFFFFFFFFFFFDFF21800003F8034BFE02B7A03F0C2FE7FFFFFF66841FFFE4000000000FFFF00207FFFFFFFFFBFFFBFF9D000003FC0321681173C0331F27CFFFFFFF86860FFFF400000013FC1FF00200FFFFFFFFF9FFD7FFDBC00003FE06B198281780203F979FFFFFFA710607FFE40000000FE03FF030000FFFFFFFFDFFEFFFCBFC0003FF0500F8044700203FF33FFFFFE3210607FFC0000000FE003FF0000000FFFFFFFFFFDFEFEFFF0003FF8409F80C2E000021FE7FFFFFA07A0703FFE000000FE0003FF00400000FFFFFFDFEBFDFF7FE0003FFC8F878141C00105176FFFFFF40D40700FFE00001FE00000FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = "000000001FFFFFCFD7FFFFFFFC003FFB7E078102800100039FFFFFF011807007FC00007E000001FFC000000001FFFFEFEFFFFC7FFD803FF7FC070027400108F1BFFFFF0C23207003F80003F0000001FF60000000001FFFFF5FFFFCFFFF203FDAFB81001F80001F2F2FFFFD3823207801FC00FF000000017F308000000001FFEFBFFFF8BFFFC03F3F77F300DD8000BA36AFFFFA0707407800F803F0000000007F1800000000003FF57FFFF87FFFF43CFAEFFF00388000E3FDBA7FF90204E87800F97F8000000000FF0C000000000003FEFFFFF01FFFFF3BFB8EFF007880019FFAFC3F840007F07C0073FC0000000000FF070000000000003DFFFBF02FFFFE4FF7";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h0047CC473347FF47;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init3 = "FFD20000000038000FE00000000000014FFF9EB6E01040027B400003DFFC01E9F7FC15EB89C0002FFFD00000000007800F83000000000E20237DFDD380C840007740000ABFFC00FF87FF6872E26000DFFF94000000003E7CF01A00000000040D0C3DBE2FC09440002C000004E7FA0037EBF7D09BF87000BFFF86000000081F87033E00000000000C0477F9FF02824000AC00106039FC003F87C70E7F7EB900FFFF80000000000FF8173E0000000005080617FAFB800348001F000382EABC006E47915C7FE11813FFFFC0000000000FFF3FFC0000000006283F8191B70004C0000E0006207A5C001FF0F4900050012DFFFF60000000001FFFFFFC000000000700";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init2 = "33C3A800C1FEF9FFA1FBC904845E003FFFFD078E9FDC5FFFFF00000000004FFFFFF000000000030800CBBFFF3FBF4FFEFBFBFE00031FC00D7F1FFFFFDFF3BFFFFF00000000000BFFF8E00000000005800002DFFDFFFB8FFFD5FF0BA044941F810017FFFFF2711FFFFFCC0000000003FFF820000000008110200D17F9EFFFD7FFF4FCE9FB2C374D34008DFFFFF5C62FFFFE80000000000FFF3E70000000000110300A1BFBCF7B9AFF6FFBFAFF0C3799400009FFFFFBED37FFFE800000000047F8E3F0000000000194C8101FEBCF1F9D7DEE7759718CD5C1BE1619FFFFFDB973FFFE0000000000057FFE140000000001D080282FD78E1F5CFEDF5AD04C72F3E2F8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init1 = "4C75FFFFFEDB79FFFE0000000100243EFBFBC600000001C504500DC39FBF5F7FB53F8C24741BF13E1871FFFFFB977EFFFD4000000000F1DCFFE0B804000000C408A01607FFFF5FBD3095FD10301C320DD0D9FFFFD79F5F7FFD400000013FBFFBFFC017C0000000A083601A40F9FF5FDE60CDB896643C3C6601B9FFFFFBED5FBFFE40000000F9FF3EFCE0013800000060C2000F54FAFF5FEC7F9FA24F583C0470C379FFFE4CCF7F9FF80000000F9FFE11FF8000170000006085611D600FCF57F410AF32C2903F05E086B9FFFDF83F6FCFF8000000F9FFFC7FFFC00003380000601AA2138187CF9FFB8FF70143203E02E8EDF9FFE3F23D6FF7FA00001F9FFFEE7F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init0 = "3FC000002F0000543600020305FD9FF77EFB8002007E0FFC83D9FFDFEEBD7FFBF4000079FFFFFF797FC0000002FF00642E00058222FF5F47FDFF0127007E171D2029FF73DCBF7FFDF000038FFFFFFE69AF000000002F0020D900158080DF97BA7C7F011AA07F816E70F3FEC7DD5D77FEF400FCFFFFFFFEB7DF0000000002FE00A0001B20484F98A2BFCE80D6907F1CCCF009FBF8F8AE7FFF7003CFFFFFFFFF8FEF80000000005F3B6E001B9036054A971FFC80BF987F2C078581FEFDF9077FFF3D7C7FFFFFFFFF8FF4000000000005FAC90017D08F8087834EFE00F784E6E00843C1BBFFFA0F7BFF8BE3FFEFFFFFFF1FFB00000000000075C0043FD04C41BD07";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "7BFFFF7C9C7E83E0EF670000003FF1F17CF273D50B2AE4E181CEE2FFFFFF81780000001D3FFFFFFFFFFFFFFE800000002A008000000FC3F9658002BA28E8FC5EB7DEF8000000FFFD7FFFFF5EFFFFFFFF200000005DF700FFC7FB20000077CA2C194012098EF583339FEF93FFFFFFC0210000009761FC3C01800000008FFFFFFFEA00810C4047D400FE4030656D0769E40FEAF5FFFFFFDCD7FFFFFFFB7FFFFFFF0000000117FFFFFFC3000E0CFE4BC0017F6080F21C91BB9C67DAE7FFFFFFCF6DFFFFFFF2BBFFFFFE8000000207FFFFFFC1C08E08FC07D2073EEA4F0244014DE8E3D2F6FFFFFFFB55FFFFFFCCDDFFFFFCC000000433FFFFFFE7A09900D881C607";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "CC5DBB1126051AA1FBD6DE7FFFFFA3E9FFFFFFD86DFFFFFCC00000095DFFFFFF85F896FD8803C80BC621DF3AA428A481FD9B8FFFFFFF2FB2FFFFFFA837FFFFFDC0000003F8FFFFFF84FE81FA8C02C19FE6FC08E37515E3CFFEE2BF3FFFFF3B217FFFFF600BF7FFFAC0000027F87FFFFFC33F81FF0A01540F174C3245444BE14DFF2E1C1FFFF9FF4E7FFFFEC01DFFFFFEE0000041E03FFFFF42FF81FFC400594321C4575DD045F8513FAAFDFFFFF01AFDFFFFFC0002FFFFFAE0000096E19FFFFF021FD1FF80009BDB32BDC17F704072C023E7784FFFE62AFCBFFFFB000177FFB0E0000106E6CFFFFF00FFF107A00031373F7811BBEA4017C0036B7FFFFF9838DD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "2FFFF60302BFFFF1E0000219E867FFFF80F7B703A8005ABBF6851B077D91C2E800EDFEEFFFDE319C7FFFEC0380DFFFF7F00004F8C033FFFF806B87C7D000A89FC7C22135C6081BE000853DBFFC2A33FEFFFFC00000AFFFF7F00008F3C100FFFE016785C74009199FFE329C9D4185C46800808BF7F3FF77FE7FFFA0004057FFF9F00013E3E010FFFE0077FE6E2037A0F1FB5F3177E26193500107AABBEFFE77BFBFEFC000003BDFF1F00023C3FC3C7FFD00F7BDF40F3BB8030AA8E57E7023A3DC3480FDE587FE0F3F5FFE8000003DFFF3F8000780F0731FFC00B7A04F0FFFB0247C4AA1B4142343C729D97FD32FFE0FBE5FFD0000000AFFEFF8008700F0F39FFC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "00BC875A57FF840003DFC9F91C2B46CB03E099F04DFE1F3E1FF9000000037FB7F8012C0000C747FE0039BF9F7AFF942025037FCF218A2C3C40297FEFE4FF3E3EDFF200000006BF9FF802590000C767FE005E8D7CF77FBA02A38DE222159E43FC20A5CFD8FEDE1FFFBFCA000000025F8FFC045B7F0081F3F8005C177EFC7FAB5B072BE7CC22EC77FF1069BAB0DFCC3FFF9FC9000000002FDFFC0824FF0021F9F80063BFFFFF5FB327F5D0776B4C037BFF4245EE004FFC22FF8D800000000037EFFC10C0FE03196C54002A7FFFFFBFADABD6800A7AF6CDFDFC1D8DF7004FFF287FA740000000003BEFFE04C1F803D10C7000333FF7FFCFA17D4DC22FDE6985EE7F";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 12;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init3 = "3F5F7C3F86FD2107C3F5EB6DF2037BFFF27FFFFFFFFFFF3FFF00000000000007F4042FF000087E0F7BDD3F1F81C4620FC1E4AFFFEC037BFE4BFFFFFFFFFFFFBFFD0000000000001B9C041FC80000C007FFFADE80DC48201E41D04FBE4C077FF0E7BBFFFFFFFFFF3FFF4000000000003BF9125FCB4005DC1D7FA85F09A8C040363494E26D90037635A9DFFFFFFFFFF7BFFF2000000000007BFF207FF9879BBE48BFBF4E45C8E0506618DC487D8002779C13FFFFFFFFFFBFFFFF900000000000CBFF96BFEA3A1E1E4CFFD367EE785280CB06BD04B8900097FEE2DFFFFFFFFFFBFFFFC80000000001417FFF1FFC087C3DC83FE5F55977A860FFBBBC01EE2001BF6B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init2 = "C05FFFFFFFFFF7DFFFE40000000003B5FBFEC3FD227E3A3C3FE2B582EDFB1B75F3FC0012E000FF0FF16DFFFFFFFFEFCFFFB000000000079D7F7F783F4DD7090B7FE4DCF808E1F3D5AFDD00168001BF65908EFFFFFFFFDFEFFE79000000000F7FFFFECFCF87F79717BEAACB409208B77EA7EE00164001FF7E4027FFFFFFFFBFEFFEF8800000001DFCFF7CC23C3FCF92696511837044E64126B3F500068E010F7EA005FFFFFFFF7FFFFEF8400000003BFCDD7FC80C53C78C1741567700016505097FD500007001EFBE4016FEFFFFF6FFE7FEFE2000000076FEFA77C01C283E9031C736EC14B586DEA7F9F4012F900197BF4009FFFFFFFDFFF7FEFF90000000A7FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = "76FFE2300F07505FD0F03ED2448445C3FCB802FFCC0197B70002FFFFFFFBFFFFFFFFC0000001C9FE7FE7C1D007F03FF7F0881E4722121B8FFF44A7E9F201B793C00157FFFFF7FFF7FFFFE4000003EEFE3DFFC7C002FFB4BFE001F08C8C6F9407FF783FABF9C19FC780006DFFFFEFFFFBFFFFF2000007FDFF3CCFC60009FFF2BDE03BEC35086AF60FFF8DEFF7FE71B3D680003FFFFF5FFFFFFBFFF900000BFFFFBFDFF800007DC21EE8299253B1536607FD2643EFFF19BDC200000BFFFFBFFFFBDFFFFE00001DFFFF9DD7F80000FFD9E3A02F5175A230161FD62019E7FF679DE2800017FFFF7FFFFFFFF8FE00003EFFFF3F77E00002FFC892409FFFEF0CFB241D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = "BF33A7EFFFF2DE690000067D7EFFFFFFFFFDFF200072FFFE5B5F0000007FC96C450DEDBA07847B027B465FDFFFF99F6E0000016FFDFFFFFDFDFFFF9000FEFFFE2A600000015EF7113A73FE361B4C79B76E46ABBFFFFFC334000000FCFBFFFFFFFFFFFFC801FBFFFFCA770000001FC2801A4BB21C12B8790EFC06817FFFFFB3A6000000DFF7FFFFFEFFFFFFA003BDCFFF18D7000000ADE88C6EEC9B288D6850ACFCEE273FFFFF01720000002FEFFFFFFE77FFFFF207EFFFF9DFBF8000005FE5C4DEA4E9711BC06B1FF1DEF2FFFFFF9536000000365FFFFFFE72FFBFFD0FD3FFFD72370000001FFDE2BDF0A5BCD43C722F73F6FFFFFFFF0BDC0000001DBFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = "B15D6CDFCB3C3CE332764B6DF64E28001D6600000000015FCC0000000000000809E457FFFFF761837DDCB023BB34598031AA2FFFE4250C01AB0000000000003FBD80000000000003A3E44FD7FFFD4FA77C7B802AB20A6F0161C80FBE4D3CB20F4E640000000004FF3F00000000000023BAF38FC0BFFF9D8C766B12BFA0228EA89F9A926D98A163FAD920000000000A5FF600000000000007FB31DFFE7871729D6F5B0DEE3D34B418978B487DF2DBC8FBE3C000000000417F5600000000000037FF3207EFC581D377BBF349E4CBEB5535E84E80B8925942C13EF000000000079FDEC00000000000BD7F78AFFDF5E3FD6BFEF1ABC1F0CB9110441351EE24DF7E94";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = "2840000000000B1FDFE0000000000049FB3FDC3DDC01B9031DA020AF096BEEAAF5C320B2AFF93EF07F6E000000001FDFCFB20000000000617F3FB84FB828C8007F3B4EBEAA566BA8FC8A20464BC82F9A718900000000278F8A78000000000081FF3D30D35C08510BDE8FEE5C85066E622631821ED810BF81A024000000007FC71AF8000000000602FFFB3DDDE830579711368650531512B93A3A88638E383F812040000000005FCF9AF8000000000403D47C37F46C384F48BEA0123C088516E3CF3A6704B000AF41813E11000008FFC71EFE000000000901FA743FED29C14FAD945C02B3B03F4107FA030173B401DF806028C0000003FFE736FF800000005800";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "77F215DC2F1892FFC01CD7B6367FA0A3FE5F040ED400DFC8A012C0000005FEE737FFC800000836017FFA7EE007F1F6F7F05ED5683E946707FE58881F7600F7EC60694800000FFFFB77FFE00000001101BFF6384042FFFF3FF8367D27F1C9512FF60A78517AC09799901A6600001FFFF37FFFF00000040200BDFE380009FF513DE82D13F07CE92507FB731018FEB331883475680000BFFFF36BFFF8000004000039BE0E00007D5096E87A612B95F48F95FD65BC0CFF69BCFC240E0800007FFFF34FFFFE80000200001BF6600006FFF213208FA2E9850FB49FECED662CFF6ADFD88503160000BFFFFD6FF8FEC000210000B936E00000FFF77DC1EA474D23F1E13F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "81EC98381FF596F601823E82859FFFFBFFFDFF00001D0001999FC000007FE793BAD5E72219B9FD219786606B0F3958F303C0401403FFFFF3DDFFFF8000010001E6A20200015CED2C89A9FFEC47383A069887F4830F1E632E83C0C0D317FFFFFBDFFFFFC00004000023F58000001F3EDFE461DA2783EFB513008FBEC7CFDCCBF847C150C20FFFFFF5FFFFFFA400423000F3C88000006DDD1382E35E82BED707A69C4739EBFFDD015F41C389001FFFFFD537FFFFD0001400063B810000005EF24B3BE75ACFFFAB9D58863FBD357EFFD43B400334318FFFFFF432FFBFFC002C000294488000004FE275585CDFDEFB9C85EDF857E2583C270A12C0035C1E4FFFFFFA";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 11;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init3 = "0E9200000007E861F01FFFFFFFFFF9FEBBFFBF71DFF2007E54B3FCF5BFFE20CAF7FDEE1677400005182000000000EB80F07CFFFFFFFFF1DFDC7D7BCD7724000D783BF8E6E7FE413E07FE8F871DE201126C44000000004E9C0FE5FFFFFFFFF8F2F2FD7A51EF6300080A7DE5E4977E0235EBF61F6507B242FC3C1600000008459BFCC1FFFFFFFFFCF3FBD62000BD758000BAC57EE077FD327987C69180812B0B389C800000000032F9E8C1FFFFFFFFFB77F9EFF105BFFC080007E5E982953DA422479023809EE7063BE8600000000027CFC003FFFFFFFFFF57C07F9E48FFFA40000BC22D2907B44007F0F6ACFFEFF7C201C0800000000031610003FFFFFFFFF87F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init2 = "CC3EA8233E01660047F9CDBC04404037DFB4078EAF1E2700C6E00000000058FE000FFFFFFFFFFC77FF377FFC3FBF67FEF30EA906F44660717F0DFFFFCA70C03D46C00000000016F0071FFFFFFFFFFBFFFFEA2FF0000470002BFD03E08222DE96FFEDFFFFCDB9A01FC60C000000000FF887DFFFFFFFFF7E6FDFE8BBFA1000180002BE3BF985941D19FF697FFFBA23BF03C740000000000BF8B18FFFFFFFFFFAAFCFE947B030844700BCFA33FC5331012DFF87FFFFF4BB1BC1CD000000000045609A8FFFFFFFFFFE2B37D73D6430E042820F68D8DAFDC90ADFE843FFFFFC7227DD8B800000000000F8E10BFFFFFFFFFEAF7E770F4271E082013F436944EA6180BF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = "11EBFFFDFE15AA7DC880000001002FA0FBAC39FFFFFFFE7AFA493DAC604090C0742457744FF1E13FE70FFFFFFBDE6365D3C000000000ECA3FFE1D7FBFFFFFF5BF4986E5A00008062B5502138A7BD818CAE27FFFEF484418153400000013E6604FFC0003FFFFFFF2F7E1C60320600806164D023A24B9419975CC5FFFFC9EA20C35140000000E50AC1FCC002C7FFFFFF9F3AF8F38A1500801B5E203256269006084AC5FFD6094850A3C70000000F5386EEFF800038FFFFFF9F5099219F3030883FE823CCD728BF046F4544FFFFF9F0E451C3800000F50000809F800001C7FFFFAFF55A2FFE7C304004CC9EF5405A5E0869D204FFF9F326F419C300001F50001780";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = "5FC0000000FFFF8BA1F07E3CD5024004780AED02F22C0FD99C27FFE7EE52404C8A00007580000386CF0000000600FFA301F0395DD550A4AE69047F24262A970903D5FF03DC10480E4E00036C00000117BF0000000070FE5F86F82F3F7FC16810A342BE1EE27B827E510DFD07DCF258034A00F2C0000000CBD58000000007017E9FF0215FB7A24657D3097F4FB0F30AE550DD5478F8817001A803AC00000001774280000000008ED311F12FCFC9F6946227E07EAF00B04465359FE2F5FA047400497A4000000000DF5700000000000E8836E16BCF707A522AE6FF0E572A9BAFEA23CDD37FFC00600027920010000000BFDA000000000000C03FF457FFB3BF0AD1";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h222205AF777705AF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = "7F5550245C5EF695A79D2261DC98D7FFA859C1F880014E7F35200000000000188A15AB379EF402A77EDD6A229E07D47E08C629F8EBD2F1BD46EE191E18000D3F45900000000080008F85C7CFBA3182466F381203A36CF2F8F5C9CDAC14E14D8DB2DC83FF00008997C6000000000040994E9D3FCCAF9A92265B687BE216F4071844C7866DA547B24144622FFF0000809F0F0000000000905EE4D3443A5A136E38B7EB32625F8A67A84BA55D410D20EAA79F270002000050B9AD8000000000A0277071F82BC43ECE15AF8D1ADA037E46EEDD1826B8A5A278251A2C00000000905325610000000060D96D03419D6ACB223C7FD3CE123D01CFA188FEA0646321BE95";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = "764B000003C035DE20E80000000012C20B4DCDC69371EA64BE2353B046B064D50E57DAFCA46572C4214600000300721D39AE0000000005234F2A48B48FAAAD3C3ECD4C88A03D8A3E6B460F7C9471F6DA98E3F00002006E577C26000000000281DCBEBF613C0B11B8FD2038BD89D15D9787511FD7664F0705DEB6F8000CF4CB3FE8F9020000000B03FADAF5E637309A76DCEB0351622E7853B31E77802EC73F95FFB42C0C1FB5A8277EF8800000008482DDC8F51CEE3841388433E79F54E53A8D0F3298A211FF2B919EF30B1C0FAF982BF2FEC00000005B01DB44E6BE6CC12A7AC7C2FEF6A04F995F8FB9FF26E3FE0BD0DFD9AA3C181E300BDAFF200000047900";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "5218DDF48E28BFF1711B780A2A9CA8CBFA4202544DFF61883FE7CC3C701B7DA9DBFFC80000017701F56EA8308FB6708C74760C4A5408E5C5DE968F1A943FAFEDDF873BC47061DC07AFFBE0000012D1012775E9803AE3B76B2019188EA6A7D5CFBBF8C4D6895F8BBA2FAC87C0C043B952A7FF780000220A00EBFAFC0085FFFBA4EA37B1B0056D27CDFDF7141A0094D1EACB89B580808D0153BBFFF000004C200033C6D00042658F08C05C2667B2909A3EA92CBC320122AF3C1BF38A00820E8C3DDFFFFE80801B000053A1800004F23A8AA88C0D389D7B24680A646603006386EDBAFCFE2415520027FFF8FE4420070000F93A640003D6856C6141C1F9C3610712";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "BE04385BE0118BE67E7D84DEEAF2004447FDFF60002D00019F1C8D00037023410C1996264863D72DE4CBF0D4F0CB7363FC3FA9124E3601AD6DFFFF8000A10001EBC08400108AF566C8272AF8AC8F5CD8DC5F8E9CF0E1A32A7C3F3EEBA9600356FFFFFF800544000003B98100011BF43F5329FAD07469353BA196ADF43023C47AB83EAECD30C103AF9FC7F00C02E23000FE5F440000247DA1B976CF1672218268252326560022290EBE3C76BD418123695780E0B242180006B85800000257600A5ED6DFC8894BC5DA34D3D61A8100DBA2AFFCCA37ED83B38E52FFBFF4022E0002FDF98030CA7C5881FD544697F86C30A60DA6A807C3D83F552BFCA3BA300323C7";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "39FFFF360B817C1F299B0000603D74C5B20CA15154BE1B7C2A19A5C40001D58AEFBFF85D1A00C3C9C40001086B000000594A8000000210419AE49D4BC89B4DE578FCCDD083475FA57FFFFF5DC4008101DEBFFFC695F700FF809B460081B913AE6F4D3D53541F8DEE78686223C3C6D7B0FFFFFF0C9E03C3FE03C0E3EE22000000E18BE10C405FDD036D10181D2F1768862D5737FFFFFF94B8FFFFFC8E5797EFF64800038CE0000000E3E0DE0CFE86220E27F857A5EEA96B0E27F0FBBBFFFF0DEE1F83BF637E000008F1000791BA00000004FA7E08FD023695F2AE337EC9BD7ECC3FCC3BF7E3FFD68E7FFF3F1EA600030AB9F31F0319800000E6909900DA704213";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "D8DE85FA02743CF393A03467FFDF67287FFF7F297A00030899FFBF434F400000E5E4B6FD897810686C7A475B5BE0ACCB877D3E63FB83F2137F80FB699A000319BFFFFBDFF9800000E6C701FACE68A2D6AD7C75C7AE36D1FC3C8C9F6BFD72D434D7FF2FA0072A03861FFF988FF8F00000C3F401FF06B87C0F3020FBEB89C2496BCC966C36DECEC88FDFFF8FC0988903095DC73571E0FC0000810F013FC69D3980E20567F07B0161642026B5B6AF89A4F51FFF9836218303251FC702B6E1F20001436051FF8D44DEC5CFDE923CCF4626E01C80900BC03A9C0F4FEF7BF0307901E0BEC35046E6D9D0150127710799965798C0EF81D782C4893244521F9ED609C63D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "DBECF6830A3F0301BEC74193E86EF039806AB703B20A43C492BB2BCCA1535541A4811E4FED5E7A09838DBC03CCBD00088FC7F4F8C03F8001815D87C7C4A071A93EB9CD1BB3958F004EFA9DBEF8894F6342CD020020D800229FC70C73C1004000803D85C7C645A44328F9EC9D69506EA228D487DEBDAF82B1028FA700D2D200E0961C07E3E011F9422038DE6E64B7E64688510F3E044841C8052D7A198F2688F0873F00000035A97ADC05A3C3FC3CA608204F35E644C4CF9CFBE64458520889C8D3A3955706E26339EF9900000034E213DE484780F073492B0046A06A9A87117A344C0F331585DD0ADDEB861F7C323321342B000000892617E71A4700F0F3F80A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "0281975D2E33CD26A2B3244E905B6934E5D766431CB0D1A3307D000000839943A931E80000C752FE022EB641C47EF81C1A3BE0E02191E5560EDBE40F5C8D93A4A34200000066D9733D52190000C77FEE001005DE72A3571C985CEF0CDA04FC7A65D374FA373EC7C5AB820000006A0E7335025F7F0081E3D8203E0138920C972B39FCC33C915B637BFC0256F932BA3D41E8EB00000060320B310524FF0021E9D824053F080FB970E5E258D160DE230731FC831CD5ECFF6BC08799000000B339D75F4CC0FE03196C240414FFDF0CBC2CA68FC92D01E9799632D82A57665917B7039CD800000003B703DEA0C1F803D10DC0036E48624C19CC212A2B081DE16DACBF";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_bit_number = 10;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init3 = "957B01000098289E701AF8FFBFBCED7EA7F0B26F376DDEA2C65C41BB97BCD5A696F936147DC40069E7C801403D1C4DB7F070FDFF833CE7DE5F9DE51E9939DFF218A4675C46B9BA6F86FA398CC24449E592EC00410003F724CEE5FFF3003C5912D130745C7368D777E902DAB4ADFBF0C0BBF6377596772F43C2CF0003002A0FACE4C19FFFDFFDFC53DA737C49B56A49FFDFFAD5F144D2CD178606D58041262F476239000000004F0AE8C11FFFFFFFD4F6F98ED777FF85C9FC9310042155E07A6A47937B803F13A5C416B00000000020B7C303FFFFFFFFD1D640072014FFE9BAF7F8CFF1ECCDE8003FF0F72B607E8F6FFE3F8000000000369E0202FFFFFFFF7ABF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init2 = "CC2FD849BE004BC3DF73E4678445A140205B078E58D678FF3940000000006F0D800E07C0FFFF4AF7FF0036FF23BF0CC648F4C100CD5348F57F8BFFFFFD9814C2B92000000000058F071E03C0FFFF937FF394BDFCC00462016BFFBE403A0B5F8AF0ADF9FFF1937DE038EC00000002103767DE0000FFFF162F53796A56105AC9000567E37AF6306D2F314ABFFF6A1900FC39E20000000029E6698F0000FFFF0E4643D1B9D4B08661F0C6F8D7FFF9AE15A67F341FFFD15EFE3E32D200000000EAB6575901889FFFF80365A66BAB34E045CA0BF9AAD19C2284F629EFBFFDC4499022758100000010B29A9D9B0E9EF9FFC08FFD8ED41077E0B79336D96CDEECF94342";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init1 = "B259FFBEF7D3528234840000210064D5CAB029F3FBFFC01A7B2EE2D4EE40AF1074B9FA512D92913C62CDFFFE46A2BE1A2D4C0000E700F72BCEC3AF8A3FFFEB6B9657820A0000BDC2D2B457F00F157F45A121FFDBBBC0333EACC40000F1B93E05C7683B3FFEFFFF77671D8F2DE618BDB5608906DDFA4A21942246FFA56CC6699CAAC100000090FE4584818147E0031FC7217D1BA38500B67304D7C725D02E408C148A7FFA44748E0C3F8100000C0C00EAC784001871021F272097E3038930B89B048CC6CEA78E46F061D77FE04E6B1B8635200000C0F80E066F10000167020F678916E40447B0767A64C1AF64837606AACA07FCB7F02319FA3780001F1F905B22";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init0 = "6248000077FE8D7244E8BDCDBCCA53AA40045210A91309010CA1FAD56F63ACBF6FC7406F6F0020075220000007E08F861888FD6D792A88B6118AC1711D540F3ED7D6FE9251C0B8F4B44A03CB80022397C16000000034FDD48AE4AAFF7D684843541C7414EDE51DCEF12DAFC59168A7DE2880E8A7800322E923A000000006E1D37FC9239FB5BFF3B16EADBAFA7FAD0F669272B8B8FBA9969F7A033B3E00035A76B95C0000000060D6E182EDEDCFEEBFEC62593FABBAC95E1EA16C24ADF9628ACDB077788001015FF696CC00000000013B1E12B4617073055DE03D39D25C1F755C7E12298DEEEE9BF7AF491C1180015F8F200000000000005B1E05900623A55EE9";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h0444F4440777F777;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init3 = "F9DB86CFF8EF10969115F70347435FE6A73222CC5C42251D372C82038AEAA84224E5C00F6ACE48F0ED83C6A14232D8CBF74C82E37CC39C5390F02EB0DFEEA674DAD484779FEBA7D69B3EAFDC35AA22621F06DFAEFE842FAF393400CCD3C3D57AA25D31A899AC8F963C583A05977F67BCE8320C6C60FB17CDD2E6FFCC3FDD0AC9184460002002CD7BABF7B18B8D280F7C98888BD0C2954162B1C788B9920F51C76170DFFFFFE125FEEA8CE0000000A79D09226A36D3E5DA030E46911BB5309B14444107B13EF456C415BF5FFFFFE17078440E00000000A2978064FA8B089306CB032910351D3AB901F0EE439143EA7BFE3EDEDFFFFFEFA69F0D030000000043EA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init2 = "1C5A42643E6D462F730FD8C46739FE6723D47482E01471FF3969FFFFFFFFE213600DF83F000035213166BDFD1FB03E3AE6E759C268331C3F6099FFFFC0CD6C4288383FFFFFFFA968C71DFC3F0000EA18FC2A28FA23F6C006C1BD57FADDFA1D560B18767FD4E253200B3E7FFFFFFDFD4754518FFF00006DC09FB6EBD5D6A105FFAEEEE732CE60498CE21FC1FFD2DA17FC0950FFFFFFC3949505A08FFF0000FBBFCDA9BDA33E842D0C9BDABDBC1194A587B3CA6FFF80B274BE33C8FFFFFF837FD8618EFE77600004BAC40DF49CBAA67CA2AC7BB6C1378D4EAC2DBC7FFEF179102A613EFFFFE8696EC05CCA716106003E95D6A05B0F76ACBB6DCAE04E381F40E918";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init1 = "B39D3FFB42F0198AB03BFFFFDDD16B51B91BF0650400BE58E81B943B315CA12ABE3457A7B667B7268C0BFFFC34DAB61A29F3FFFF18870301B1D0F672C000154B627D39FDBEBC9B0EE76A103A0363362B8566FF615582887EA99BFFFF0D211CD43BD439270100017E873BDB6837E6C610C8A21AC2915031AF01137FFBDAC352E0ADC6FFFFE041464E7838C137DFFC67C2098F02FA27DEA9AE414B1D95E37D40B5E932BFEFCEB3216531F6FBFFCA416DED8BCC3026AEFDE7FB7411E60F9CA0BF43DAB448C6EA7501B14FBFBE4BFA7958C63547C3C02D07669976422001D6FDF29ADC58DD963F7058C2BBA47EA104E40211C3C77B53A6C008B6ACA7221E6E6B13DC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init0 = "BC52000023FD12F9771D26A0AEECBDAB06EEC46EFFF20414AD747CA9E3A66B8068E8B25511FF0D8E011A00020F90C1B8FDED93314BC4C4F862CCE56705F586482FFBD57DBA5CA7C6B8A5C2527FFD546170B80008004BFB64F091811662D278864FF75ACE949F94EE57307A915D5E3026B0689B187FFCDD89D2FC00000007F06642BEF1DD3330C6BEC038675C2E49334EA0F66C8CB11905CA0C024EC1FFFCA693AD210000300015A8540C51934A0196138F91C9F73FA54B831C931FD90C5235327761277EFEFE836F29D1000001000E88A2905DAE7039B455F8D9C180DD70FBE8DC728DFA1BE5300B9F5ABA967FFEA3EE1C7200008001013832EFD8690533EF2F";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init3 = "32097DD19D842307400F62A46D8C552EE0D8BE067FFEB01FB01000000030801D0EDCFCF09F13679F7E34309FC5E96D834561EDF3D3D0BF598091A6E1E7FFF3877B8000000000061872C83464CDEFE70F7DEC365953A76C43FF0F1A187606CA6695477C00FFFF723FF34000000000402F5CE2B10021040F7CFB574E2F459B9A5506D99283CA1B8776B77FD000FFFF2C13094400000000086674D1BBFA3C442CFEA15DE79B5B717DC9F7C47A671D627492E31AAFFDFFFFE4D6ABE300000000407AA9C5DE5F356B1882F4EF85EC505BC911E6307BA82FCDC549F0AB0FFFFFFF630471D10000000000BF5296C27A74DFF2BDB602C7AE724C298048AD1CEA37641ED5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init2 = "E34407FFFC3FB3812D5400000000C11BDBDE783C014DD050B963FDD54DED797C2B58C7B671CDF378AA0B6FBFFCFF00F3331200000000437D00308A561DA9E10CFF1D6F11774EC339FF07111ABB20CD1A3FCF0EBFFDFFDF697E5800000000E645A2DF40F369085C0FFF0E845A60FB57F864E52C9E65B6F3A99B7607FFF30B750CFE8A9000008188C0A09E2C6830B35B16505C8B02C99E02F179DAF72F7BC17F89BD17D9132418FDE16489410000002962150C49F664AB414FEBDE6249A5863B79A1AAF9CF76FF7FCB96D44923301F65ECEA86A000009242E73233FD436AC9BA15B6B0146E20A624A7EC556D8A2BDEC5C21798BD53E7E04FE6D801C0000048ACE6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = "34BD0E601178A8CAB12E2CB7F7E4B3D3FA0010453E3F8B98D2E39BC38E7E8357F50028000048B661788F15608252B9F06068CA9E0B918227FF74C863AC7F5FC55314E33B881822EC99040800001085416EA2C260079C93B6605C83E64CDFB68E3B9B5691920F4BB0ECF34A3F3C64468DAC0086000020078CC77E3F81430E34198A0F92F780A534E6CF4E5209024CC1AB595A38476BA2FEA4B002BE02008E128FF4E8C6104958EC1A006AD8638A19D5FA71AFBD9B819E487339FC88C345C172CD85070F8712543F0079F4A80000AE9B7EAC1469DB8832D35B1CCD775E0F7F2973FAFCB235AB5FFF6D84889A824489FE0E5DD5A0222662D6B459D798FF75B1362D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = "AB4A488CEE8BE8E1BE7D61F091AFE3814C0D1BC118152001DD15C200330BC7865F9FDE6EBECB361A8FA318683299974D8C23C079BB0BE20EF50F1832822300032B4104000802107B6EF9FF7F58A67E0C3336D49AB0ADF13B4D23303202FFE0D3E78708F028DC000259BCF60015E59394F77C38F7AA41B4FA80D29641302FA36DA822A8D0322EF053C0380F2C105130005C32880000A74AC57BC7758E0BD73FE725F6C47F006E4CE08E3CA22C6E5AD1FE477F1F3C573001C683F04010F0C7BA40894F9399AF274F99785A98C8BD20DDE893CCAD65B17C416EAEC3A30C0C3903E2861C42CFB25DE4ABEA4FF7D87B2A809A5E05FD27CBD8BA1115CC88B786F6D034";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "FB0083478C817C1F6CCD20F1000D42D9EBF3017E2E79FBF47F86031E81E5AD2E904027327A10C38B303FEEC0AE0F00001A5A000000147659AE0EB10B90EE80C8D47BB6757CA8D8697F0FF3549E7CBD60754C003963F700FFC268DDE35E4F3A17B5F7CB9D72A35015E5E141583C22591E2FFF834B5E03C3FC7BC0E3EC4EFFFFFE673C350CC8861CCC4DC23E6477296AA3EEC249FFFFFFD80D4FFF8455D5972FA5D41C13DB02FFAAAA85F12A0CBFA2DDC302FE27ADC347B1DE97885D97E3FF5AA4E07C4F5304FC20A4B108077F8F33000022DA0208B5B6D88F7609A47C7D8F2964498D699BDDFF40508200C705A6FF70047AF31F3743800000C7A82C00D8DE2855";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "90688773EA905B64DBF15DD3E02742C9828098E8737FF41D5838BC077DC00002811EC5FD8A5A0E2A9B1246BE65BF165FF5436E6BE4718F6B807F04B261FCF08BCE3CF8F5F8CE2AA8469E21FAA043007CC06D0638ECE0B4B3D881A2756FAF978AEE000FBF83FDF716663C8808F9B83FF9C3DD201F3A7B2F34438200C219A6943A7D397A1FEF673137A000D09F58D6F741A5C7E532E0342AA9D14E08C7F498FD48E4210487B7A70A23028CECBC17B9C5A22100264997F4F0C247C72425E12E00005178D11F99A2BD6BCEE8800BD5C6F6038EDE82F928E191F46110930F0180F65B96C31D00A645D014829BE307A6059870D01B359ACC45EDE28CD58F7A6B68A4A8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "5413EA7BD602BCBE86C781082800F03900D82732310D28EE2037D3EB5041C4B8926218F7803DC9DC4E72C6EBA8883F2E3F06C1C9DC170001246E87DC62C3CC717060082490576D706114F9830CE20C0D0D3236995FAF7F5469C78BBBDD0FC0030895054635D5D1D41248657CA1007250104CB4CF37378D56DF71E98F4D07FF1EC25C1BE3E012F1D611CEDE2720C9E2871745B2265014B0BB8E690E131CD9AD4D33D55FFFDFBDB08581D08BC3FC3C6E080054EDB052E61BFA79E8366C86712AD866D59FE8EEDCF04530E736FF8FFF05A7C2625C80F0738158220D048EBDDADAC4ADEF7ED7369FC6EBD569A1D70905521E63CD66FFFF0130EDF9185918F0F3D46D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "461CC584D913A08ED3D12997A66CE293BDE18FE3ACF6FB6CC7C3E7FFFF73A8AEBF39AC3000C750E210D44CF97910999380C4BA2AA427A54B1C5D9BE1DEFEAB0B78C0FFFFFF9CDCB43631510000C706F630624E3020D04A22CC83FA045AF41C330AF6BBCED481957B548C3FFFFFC6063E3A760B7F008137F60C61093EB1363D8F6E02077DA207846CE11DC754DBCFB89467DD1FFFFF9FEBBFB3AE0CFF002163BE0D16C09D4CB38894D76AF153DE7692F9D64D834CAAFB8C1512E08FFFFF1EE21BD20EC0FE031960686938C46CADBDA57E292EEB1476A84EB51DC6236056AFEB51FF600FFFF9FC04C5E03EC1F803D12C481ED0B9E14C363A73D918A270CA2432D3";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "8E6A7560083AB38130E3A325167B0AB0007DECFF08EF735EB4927067ECBE55ECB6F80E91024863920C1F5FA4F63C9401FD0057B29A543BF400849436424B1F2106DF6CA47C78C229A8CCDB4800FDE11E0B562AE750BDFE00EC55E6BA9740AAF443CC32E73DEAF7383F8594A3CCEE9A75FC29B481385B5F2C030C968B840D0830FFC0F6363C208000001CEEDA05C11A0A63BDA742080930384AE2E00005A4C73B8020B2DF8AC98F20FDA5BA0D7C97000000BEBC1F00DC6A58E26B20D07209A2BC8DB6806020BEAC33800192DF586B58003D08E912FF6480008B4A9E6A009507FFFFC713B87EFA2471A13E28E011E2001F000183635C9F003C012E79E7F2548000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "0D0139BD00A851FF7EFCAE327F68D400DB2247C013BD093C0001A442E9B2707C0700EF3F766F00000113895640917542F956EB9CE7B5563DDA372803933DBF3C00009F4498B46CF80D6BE85057280000003C387C80821516BFC10C324FFFCE4E0AB69003937B693800005344F648F5FC09D03CAAE151000070D6F3C60009FE80775D95CD39A74280BD540A00213D4100000095CAE326E46F7F081139CF410000F1261A780005A56E24EAC59DFBF06B1864B5840C0399920B0000696AB9D6F5F3D2E3DB40E3E2000090380CE68001C0A001882E74EF1CED01EF01B00C011CAA4F8101876C7C8BC8E717BC7E876A350000291D5E3E8048347835F08B2D79ADAB0E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "ED316B0C023C3D688000A57E8505D795B0ED5167FE5A00002DED7F7C00DB0B0C3DF28763E136E5BF420FF508033C001300005B430B13F22914D2C59EAFA60000809EFF3400BB28FC9BD0416A6DC1D88D77180940053826950000C4DFB025A775D490F2BC947E00003D27FD1600D75404370A5621194B5B5DADDDBCC02270390D0000C4FB0614002CF80DFB87F2000000A914F34D406ECA5D010AFD233901D246D8F0AFE0036192FD000174B3E7B671B1A7F05618C6380000716C33A6C0FEE3D81E78DB89CA9681AA2342DEA011E1493C00018693710DF2132DFC90206BF30001066FA40C00F3C06569D641A57DC38A251E30D9001DE105850038328014ED925A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000933F8CC3844E83F83E6EA44F81ED1E8EE715E8BC498C7EBD92298D98075ED3809558EB2C3FF0000018CADA038DA7E7FCFFB5EBFFFB415F717E59106D53ACEFFB51013F90120943DC2878072FFFF0000003EC3260D86047FCE5064EB0F98A69969318DEE85C21D20E74013F80044D703F4694373FFFF0000C0DB25180DFA436FCE0D514203809E3C03B91C3976170D10A3280FD8007C3D7735BA4B73FFFF000000ED8E590197187CCE4F84967F03DCBC3BF931048159EA07457093C10036C50D4C9260B3FFFF000000E2406681F8E57EC2EF9DA4FF38140718403145F24C370C93A631C1001CFD0F09616FB7FFFF000002EE0B26A16A46FFC294DD20BCEC";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "2DF0A0877DDB7CCE5EFF41C5B2679F11C376BB11A9BDE9D8936300800000C2A1F034917C008D638F36C3F05A1D4A0E0103FB57762E13B3FCFCACFDF5D4918988CBA6FF060361E00CF681E4F0F09D2F8F724AC462E0F6BEB729EDE97145A5FCD2D2660CABAE8127997BD6FC02006140582800EBF1EFFD4C7F549B6AB58B1C2D4B92BE48BDAFC5868CB9F6437A058905E41311E3C0004B07328DEE003F00F97B602D5CDF0FEBE1633E9BF3DA3D47537F60FF54264B080FE314830ECFE00000756279D400CE57FEE056322336C8C63FF894A3DFCB8C4C4F9901008FFD2AB13560D4843BFED75E172284F169E97AF7C1F7BF423B01975B42E985A75FFBA960F4CBD2";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "7C83E50E797E00EE2BBA3CB623C0AF08DBBA158635B21D601E3BAA38E982DF5566DFDC1051FA87C32D83315994C640FB49FCD76340006F05A50FBDAAEE5631D12A00BF075722A78B44AF938584E7ACC0348FCF4240B440F76272AA5581C83154DAF322B5C91BFC8CF1113DB29523376A310F494A10C6D21EA6E953FEA9B840FF50424DD9B13126F19E5BE33205F6D7D1E971227291AF1148A7371A4BFD37310DECE132D10463C0B129426FC8BE8D8AAB4136D83FC0C0C95C1AC0E31D0BBD9E8E7D32B5FBE0BCCC9085AD139AEF633C85A4934ECDB30F925889CA5B70A3CB632390837DFCC25392E5826D02F1C6BB5482B18FD7618FFD1F17978660BA0F7EFC67";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "E7A6BC3AB0C308063620FDEEAC1094BC3A296A7F8E05E80FFD38850217000B479763C4603F7A1CE210984E10309BFFEF3663EBFBEE14B330B53B28AF8EA6D3626F63A72A08C984F5981A010A397245945A28AF037F4348D30113FF8CA9525BB8CB350BABDEF44B4DB085486611E4A3D359F692C979983290F09BBF031EE99543A6466DD97C22DD5A652187EBD83CE01DD5DAB6859FD2E888A5A5E9D858A6CE399AA4E7034191A4DFC8006DE1EA9AB8E6DF9D5EEBD9AE358BADA1D9ABF8809964447E01E6D0CA8B6C3F6577011518DA69B5609C52C749A0B7FA3F026B483B2ACEE7E01F2A449256408E1C4C0BF7658142EC0B32200D88F21EE35F4DC0E4975ACA";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "6FE5BD6F4AE705DA083BBB6CD2B4C0739D89650C5665BA968603787071EC894BE400808AB80FE56CB34D326FCF1F2C73EC71A33374107ECA3CF9914EB3689119C143F48DE0936BB6F3CBF6C4A0E93417CE6866D68FF5B0E24D0400E75B2096C8B0B3DC44DC90910CF1BEE8047DFFC1000088249C6B1D69169CB427570A4323E9E90533D277C52D86AFE857D1EFE4C20CEF2D06A4591699007076EFAADC8FD10A4178759658266602BB4F2E304476AF9BCC28C53402594C0087CF3587D88961037C31C81891DD7811EA58D11722946AF8C0D83420540AA2718EC71DB30417798000A14773538EB330402DB75E3E01AA1CF1222802034076D1F2D06516805C549E";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "23093823C66CA384C2988DFFF8FCAC77777EC3F303C567881A83A7F4A6E8B1363B0C01C827945F38548130FF88A14E54FE3FFFFFFC3FABEC4092C3E703E069488E4200D1C38115BF230B75CD011B9F7192DFC2EFBE2652329517FCFFFEFFEB0994783F070F385044F9B3D7D5C0F753D20572E3C31F67016D5996C4A421931B174D2E5CFFFFFF7E423D609E000FADAA81F6C6C5E36005F7E8FEA24C8488513FA58EF1E3BC371FC7417321C01FFFFDF853621A10078FD4A0D93F7EC095E3342C1AC86C42B4636C13D1B2C23A5A79A9CF33C6F7010FFFFF2C695DDF180D869B82ECCADA8861C7F7E58A8DC993B9DB8ACC01A80EEC28057AAD3DA23FDA7FFFFF1EC9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "8F7F3DB2F52BF508887BB444859D37A15DEA9D83F00232178EE82800CB65BAF6FC55320C571CF4FCF3A2268A6DCA87213B58D2DE0CEDD32D9394E04C41D5F3D44289CF97A3781F839FAC2E651E68F5E5619E09F9D28A7E2B1653B27035B29AED7EFD6BA4FAADD268CED805695CD42616599C2FAAAC6A2D3AEC79034DC2BDBCBEF370102A87C94FA7E952E2C3617C72008F1CC89E1E05878CEC23FB715F26F7D5874D38642628FF9B96D4B4CC7C5FE1B23ABEC5EA9981CA0E51B48423B934C59C0C6ED48C855F498717B7DA3F3978F35A4DF9E00FCEDFCFD2D4D4A415483FF8478A8259C6320A5932860FF887151A694FDF7A8CC2CD825BBD4F8D03F13F6FFFF4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "6041E4449EDCD42A1D6810343270B61E8B28031B3AD8C1B5704C232CD8224FA8F1BCDED4CCEF3E8185C02BB33D35AC7776F71E6FA6895B1E6C7041E38321C4E86E7F4CE0FCF8C90782FE9950BFFFF783EA56AA44E7B09C16C3FF9ED04D0F69E10F3EC1E0002099DF565A82EC0FF1E364C5B569CBBFFFCB57CDBF132F91B40AFA0CF4B2999EEE01170E0EC0C2C75E37211EC043FFFFFF9A259C1AD916FFFC6EAE2FBFB6FD7844D24D6026BE6BDA540EE689A00000002F47F26C0399FFFFF88ACF91EBE8C577F841FC1F7E0766C9B90C16A53CBDF402D565D1C5600000008E344660079CFFF01FCAC540C33B077FC0BA3B75534D505E758B65CA1EB8CFE6A0A3C4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "13680000FE38BC050234C42F907FCDB50711CF37FFFFBC35795BA076C59EC67DF4EFA0E082E1925E2DA80001FC8A2B6108EF210F3F1FDBA5ECBD0902FA7FE6999DCBFC1E4B869A3DA03341B6005E4BA4E75800000021280E288C1303F80FD7A1C7F28000DC6C60B19CB726DF989393DA168BBDEED8409E9DF2C72200C01CE01B6471C07EFCF0A9CFF9446D0E03E6FE4B74D68EDACA9954C0B166207DDDA624366418440000609819186C380FFFE0C0F02642A6A9493C76B7F9FFF647B34E7FE042F5B5CC1F724B3DEDDB68000302457308F67FFC0FFAC3D0A234B629DE8D0E418BFFED7491461F0CC356C9133AF1CE058BA72000000130C0800B6C1E077F4608";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "68E52A868C00625628F8D2554BC000CCB8F86990E5A7FFFF00000337B663ADE8CAFFC2575E5DBB1C2E3B86268C3C111E0000AC4812C000AA08538C1AEF27FFFF00000384435A24D007C082622B0034573571C1B2241C21792101CBE443E000FEB53F7D499E4EFFFF000003967E17AF2E0FC0801A2C5A63A5E123BDB2359EC63A43C7246C2140001E8EC349C8CA4CFFFF0000036030C94808FFC09038146CBE67CC6E644442884F6509B5B7D40A000000783E8B47644CFFFF000003E12D2889F6FFBCB04536C52F6CC09660C442003D672AA2CF90810000006439A9CC78DCFFFF000001B1A5A567B5FF3F3D6CAE278F31096636852208859F9944EAD325300000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "E0C9A74E84CCFFFF000000EE50A683D87E3FCBDD21AEDE7E7B55A2402208D85410C0A6E8A4200000F540683BB49CFFFF000000B03768C7813F0CC7CE1791630E733D3C244A005A82D0C190FF41F000FF1643A59FE71CFFFF0000006C3342BB4F0FDED0F1D9BE30CF437025B24A00019B80C114E8D8FF00431C0D1B37F0FEFFFF00000815A65BDFEA02E3731BCFF7FF522E4327F6A8A0ECB018008D708C3FDA1883FA5C6A5AEEFFFF00000C61D6E04BEB6B07FE39B1FF4F5283E3E02FA881CCEEBC038781928B4ED38A1C7AD9FEDEFFFF00000CAB776DBF0ED4FF9385B3FF7F5E07FD01F58814CCC2850083EBDCF6A20D8CE3181BFCDEFFFF00000C78551B5DC1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "316D713BFFFC7FDBC7F41005C8BC4CEE000083DB7A1B9270AB8C2AB185C6FFFF00000E1A0C49CB935BB8443BF8CC7F9C75FE073659251CE483C0C0408C408A90F7E41B131FC7FFFF00000E1E6078E7F39CFC6CFB9DCE7F9E61FC8B865B861CD3C3C0C00FD866F111B5949140F387FFFF0000000C489020D745DC7257439F3F8052E6D88517E738BA13C0F08285C70785476C3BB5E787FFFF00000024AAC6C36C998A3A59BDCF7F81FD062A6145E0399B9F8070C401BEAC3E355F26AC0B87FFFF000000D3314C21F67AFFE77441CF7F8A7BC7A2725C263839A4800860A9F21064B30896E1DC87FFFF000000848EA260C54AFF3BDD21CF7B1177CFD73E70003860";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "448008B5513C10EC7548AFB68087FFFF00000021D268BF11BF991B8017DF781BB5CF17D8330038422FB0082B634337FC209ADA0B21D7FFFF00000002D8C8ED22E4183B1AC9FF68FBC4CFA4E2FB803842EF740C34F4923E57020850CAA3D7FFFF0000090152FEA2DFC5F870FAC6FFFF6D24CFE0C184003868B3740D7291A2100A90005484F3D7FFFF00000B01EB518E4A56F811057ABBFF5F0106E149730238448F7E05831390E2AE000008E193D7FFFF00000B01451F385C123FFBA158BBFDCDD305EB79B403384ECD7F85B75F25F2BC22B8008E0F57FFFF00000B04D55A700C4D3001401913FF45270544B1C27B385F257F859B3E91325062522C008517FFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h0033FF33550F550F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h5503030355CFCFCF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N8
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "6A0F643E908F7CDF3C1822E2103B48D71055758510B8F14E60DCBF806E19CD9D7043DCFB0AECFBB8A3CCD611BFF0FFFCF1920000000FDEDD9325F37DDF7966CA1058086740B1F3BB4FF3ECF5C3829953777300386B1600FE61F157D42CFD405F3A01C500A57C862C8AFC29693C0A7072D7037D8D5C031A286600E3E61F1C2AAA21B8A9CF513049E256A76820CE58FBA8DF0555FFFFE7AE6732FF4D4F7B97E0730DE2EF0AB273FFFFC50CBDCEDBC5C1C40F5C628E4FC5CC9B37C27DFFDFFF79C7677C45A3287B1314B036E086134CFFFF4518DA480B85A40306FA3264AC9982FC7290618BFEFF984DA180C8EE4238ACBAF9333087603BFF0787BAA6C0DC33847D";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "DEFEAF10E0A665C421B20F4BD3EB22B2FD6FE4AC77B8687949C7B3CD1E8B2AAD6290D5FD38C92C4A3062E9AD221A798393C957A3D4CD1DE7907F0525363B644BA3FBEFCDEA4555518547391AEC7B809DFB6BE7AFAC926F344500A17DFEB297A2EB30C0A7484230344BFF7B3F5E11C006417158AFAC6AC02946F3A3CF1BB82E82D59938157E2799F7E74219EE964638E81C0464E4EE0E9553126DA4CBB66C5EB73453D132ED23B8E4319C247D3EC8F1346AC015085109FC04DD0406A9ADE61FF0D2B85EAE5D9657645CF3814459003586B91068387F926C903A90E72C411A2AF69078860266A2DAB70BF811BE201411348AD3E340AD206EA30EFD6C6FAF9F5E6A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "B2138D57635140BC1804B64C68377038893F96C9389B1A80A02913D41C2116F0684D8A059ABE4F190872FD93F1C6DF79E4C5C48BA2268F8705CD4AA6B1E77AA0D436CDF0396124B001AAA4B6A7AA43EA4B2293CE54041CAE9604CCC70344BF86A9AD519D7BD51A636D46DA7688F4B3E00928185F82B3E5F44D40AD9D038C1C2863DC9722E315D96520DBAF9B0B70530DC190A4DF9AE9467D41C7AF0824DB832B8475300027C437A2E90538533C3D303C105B1E78271504FAC1A576981126E9444C0573E58375D366FE88A90073A96488001395BEB0735E1C40BFB92B399E2030C354BD3C2C145F20C0C8636FF535597E83C91F00036A0BD0643EC666B0F27836";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "1269991DD22951BC62258B6297322A3B4D372EB8B76D921403F9DE000331748CE2E5B84E00475102004A2864A03059D1A2E8C6CCF10070510C2BBB5C4670D3320F07020073DE1A225FE0507000460F160877E56C9B342692B847C6D8D2D37E20FA8506C3DA37988F3BD24000FFD30CD5B1F67A7F0081C288D4611B181AE3208486A00B06140D80AA2264FF38AC045EBCADF9E3F0F18EB0A2A3401281002CB8044018E57AC0C596E2584ED5D4D5B63CBD62046D95CB80467072CE57F0E0F9091888D09C02031F6BC06AA76C104D801D0D2C805141ECABA1FBA0C3F4746C3B8FADE70DFEF0E63C7BB5F088D10803D4530A0A01B1545D9638E7D53B859B551BFB11";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 8;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init3 = "FA084A61FC4F6AFA861E04784843D89892AC72EAEA50911A1881289BFFA98589F13D955285E205C737329A0592E72579B8607AD07CC04CDF4A13A337EC687736035AC526826BEFCBA0FE4E953CEC1C6A1F06E3103972319FA960982CACF090E2762164B291E0EA206F907A0659C27F4D25BA5B1C68840B42E207C37598C8E1BF909960E020824F0A2099867DFE13650A6D6A0E98CA2878420585CDF4F3BB378768C622033E1E15F9295DE00303C1AD26D80CD55E6EEB5E4259D63C57FA9183377005D6E29503DAC41520A003A80EE3349A211C1F03C16480D05BF05BB74F4EE89C8995A5304E9118D28B25D71F5F48CA2DB3200202B10492B5890FA003C083EF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init2 = "6D0C64764AA5EA15F6DEE74D01FDD3D6A4B7188E475FB4E90896000203E31500768FFF380000BF93604365FE0DF32B861AFEE36ABD5140E55951FFFFCED6BA12B3E3C00003CF3F67B638BC3800000A412BF57F7E64CD47CAD59D5E846E4B445925EB31F384EDA66A3D9E8000FFC16A3BC6FB70CF00006F16D1C8733AB1863CC25F7CDDB553E35ED65F8133FF95EC2D833E93000100BE789E298A70FF0000D4C98E20DB255154D3EA135BBDBEF59BA796FAE2BEFEC2568F628C6F0000A87C040E1FC21B54F800CC1B80D7DFEF1B7922B1647EA9604FEDC0EDC0415F7E2185DCEDDE04000097AF3E69CB0BF4658700BDA489D4F7FDF173EBA4494BE3F514000C36";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = "FB705F9383B663C7679800005B2AFF2912F8906885003ED0930D5B5E566A290484AD0EA910C76251003AFFFE1CF0A29BAFD400014B1847EF07E105C8D800D57567148DECCD5A37AB8F862F0E9CE9AE62C388FFCF12DDB622A9EC000143347725078820FA0102029E7B20E84496252E4B90BFC813F5B048532159FF1D511DD63DE13E03C01C9053EA5B3742191FFEA9DB8651046D6B2D75B2176C3FDA472601C05B03DE3DF889BF2030BA04C03B9C380F3AA2103FDAFD28E3FF41521AF517EE87DC3701F77A532546984AFD3AEA8D0B4B8C1D3C3EAB94E4E8E245DE07D9FD11103ED4CD9BD901F0F01E79A9A911C82E861A2EFC634DC354143644DDD0A9651C85";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = "4862E0005E837832B5C183CCF467CEAF5C0DE1A6043B8E7FA92EFA142C5CF33E4D10ACE310B32421CC48803D81D854031575CB379330CA977DB721FB5CD09BA3215513E41E8A5425961423C6C131ABBB3BAC0036206EC46744DB774E6287DAFB2EE66E1F799BBE5FFEE2D01044CBE1B98A56602B58385A4B87D8001E030ECCA77F2CC5248F73743FD1450718245E9E4481129A0D03EFA723EF395EDC9F78111B6D84000748006593856869B6B8789A23BBCBEB84A8C80FF068065D0E1E48478B68DAA7C18A7E7A9F2BB300830E0018CB1DF9856E904642066AE4D7F6A369D4BD8285EA7016525E6DB185675A51FE095D751D0000400282C0F80D5F39B3A29E4B";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h0F5500330F55FF33;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h00474747FF474747;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init3 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFEFFFFF00000000000003FFE00000001EFFFFC0000000000000000000000FFFFFFFFFFFFEFFFFFFFFDFFFFFC0000000000001FFC00000001CFFFFE0000000000000000000000FFFFFFFFFFFFDFFFFFFF7BFFFFFC00000000000007FC000000019FFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFF77FFFFFF00000000000001FC000000017FFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFF6FFFFFFF000000000000007C000000007FFFFFF800000000000000000000FFFFFFFFFFFFF7FFFFFFDFFFFFFFC0000000000000380000000003FFFFFE00000000000000000000FFFFFFFFFFFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init2 = "FFFFFFFFFFFF800000000000000800078011FFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC0000000003FFC4000000000FFFFFFFFFEFE000000000000000000000FFFFFFFFFFFFFFFFFFFF1FFC0000300001FF87C00004000FFFFBFFFFF78200000000000000000000FFFFFFFFFFFFFFFFFFFF87F80000380001FE03FC0006000FFFFBFFFFF30000000000000000000000FFFFFFFFFFFFFBFFFFFF83F800003C0000FC01FF00030007FFFBFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFF00F000003E0000F0007000038007FFFBFFFFF80000000000000000000000FFE7FFFFFFFFFFFFFFFE003000003F00004000000003C003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = "FFFFFFFFFC0000000000000000000000FFC0EFFFFFFFFFFFFFFC201000003F80000000000001E001FFFBFFFFF80000000000000000000000FFC001FEFFFFFFFFFFF8703C00003FC0000000000000F801FFFBFFFFF00000000000000000000000FFC001FFFFFFFFFFFFFC703E00003FE000000000000008E0FFFBFFFFC00000000000000000000000FFC00019FFFFFFFFFFF8007F80003FF00000000000000010FFFBFFFF000000000000000000000000FF8000007FFFFFFFFFFC00FFE0003FF81F800000000000007FFBFFFE004000000000000000000000FF80000003FFFFFFFFF800FFF8003FFC1F000000000000007FFBFFF8000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = "3F80000001FFFFFFFFF03BFFFC003FFE9E00000000000000C7FBFFE00000000000000000000000001F0000000007FFFFFFF03FFFFF003FFA0C00000000000007C1FBFF800040000000000000000000000F00000000007FFFFFF03FFFFFC03FF3000000000000007F807BFF0000E0000000000000000000030700000000001FFFFFF03FFFFFF03FE700000000000003FF801BFC0001E00000000000000000000703000000000000FFFFE03FFFFFF83F870000000000003FFF8003F00001F00000000000000000000F000000000000001FFFE05FFFFFFE3F873000000000007FFF8003C00003F00000000000000000001F000000000000000FFFE05FFFFFFFBFC7";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "F800000000003FFF0003800003F80000000000000000003F0000000000000007FFE07FFFFFFFE68FFC00000000007FFE0000000007F80000000000000000003F00000000000000001FE07FFFFFFFC08FFE00000000007FFF0001000007FC0000000000000000003F000000000000000003C0FFFFFFFFC00FFF00000000007FFE000000000FFE0000000000000000003F000000000000001800007FFFFFFF800FFF80000060007FFE000000001FFE0000000000000000003F000000000000003C0038FFFFFFFFC09FFFC000403001FFFE000000001FFE0E00000000000000003F000000000000007C007FFFFFFFFFC0FFFFE000003801FFFC000000003FFF7E00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "000000000000001F00000000000000FC007FFFFFFFFFC0FFFFF0000000405FFC000000003FF87E00000000000000001F00000000000001FC007E7FFFFFFFC1FFFFF0000000080BFC020000007F007F00000000000000001F00000000000003FE007E7FFFFFFFC3FFFFE00000001807FC0300000078003F00000000000000001F00000000000007FE00FCFFFFFFFF87FFFE010000001803F80380000040001F00000000000000000F0000000000000FFE00FCFFFE0FFFC7FF80400000003E03F303C0000000001F00000000000000000F0000000000001FFF00F8FFF800FFCFF001630000007F0387F1E0000000000F80000000000000000F0000000000003FFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "00F87FF0001FCFC000060000007E0107FFF0000000000F8000000000000000070000000000007FFF01F07FC00001DE000008C00100FE8007FF780000000007800000000000000007000000000000FFFF01E07F00000000000000E00300FFF007FF000000000003C00000000000000007000000000001FFFF01E07C00000000000018003000FFF00FFF000000000003C00000000000000007000000000003FFFF81C0780000000000001CC0000067E00FFF000000000001C00000000000000003000000000007FFFF83C0600000000060005C4000044F000FF0080000000001C0000000000000000300000000000FFFFF838000000000007800D823000C6F100F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "80180000000000C0000000000000000300000000001FFFFFC30000000000007DC09C0FC00CF4181800380000000000E0000000000000000300000000003FFFFFC701000000000135FC1C0FE009383C000038000000000060000000000000000100000000007FFFFFC60700000000018FFC0E3FE000187CE0003000000000002000000000000000010000000000FFFFFFC61F0000000001C7FC009FF2040800C0003000000000003000000000000000010000000001FFFFFFE47F0000000003E7FC00FFF808010040001000000000001000000000000000000000000003FFFFFFECFF0000000003F3FC00F7FC1003000000100000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h4444777703CF03CF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "00000000000000000000000000000000000000000000000007C00000000000700000003FFC0000FF0000000000000000000000000000000000000000000000007FE00000000000300000007F0A00007F000000000000000000000000000000000000000000000003FFE00000000000380000007F0000003F000000000000000000000000000000000000000000000007FFE000000000C0180000003F00F0001E000600000000000000000000000000000000000000000003FFF000000001C0080000007F00FF0004001E00000000000000000000000000000000000000000000FFF000000007C0080000007F00FFC000003E0000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "00000000000000007FF00000001FC0000000007F00FFE00000FE000000000000000000000000000000000000000000003FF00000007FC0000000007F007FE00003FE000000000000000000000000000000000000000000001FF8000000FFC000000000FF007FF3000FFE000000000000000000000000000000000000000000000FF8000003FFC000000000FF007FF3001FFE0000000000000000000000000000000000000000000007F800000FFFC000000000FE803FF8003FFE0000000000000000000000000000000000000000000007F800001FFFC000000001FCC03FF8001FFE0000000000000000000000000000000000000000000001FC00007FFFC000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "000001F8E03FFC000FFE0000000000000000000000000000000000000000000000FC0001FFFFC000001001F0F03FF80057FE0000000000000000000000000000000000000000000000FC0007FFFFC000003001E0F81F800063FE00000000000000000000000000000000000000000000007E000FFFFFC000007801C0FC1C000079FE00000000000000000000000000000000000000000000001E001FFFFFC000003C01C0FE000000F8FE00000000000000000000000000000000000000000000001E000FFFFFC000001F01E0FC000000F77E0000000000000000000000000000000000000000000000060007FFFFC000000709FEC0200000DFBE000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "0000000000000000000000000000000000060007FFFFC00000018BFF801000016F9E0000000000000000000000000000000000000000000000010003FFFFC00000004FFFD8000001CE8E0000000000000000000000000000000000000000000000000003FFFFC00000003FFF80000000000200000000000000000000000000000000000000000000000000000000000003FFF000000FFFE0000000000000000000000000000000000000000000000000000040000000000003FFF000003FFFE0000000000000000000000000000000000000000000000000000060000000000001FFF00000FFFFC0000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "07FFFFFFFFFFFFC0000000001FFFFFFFF0000000000000000000000000000000000000000000000003FFFFFFFFFFFF00000000001FFFFFFFF8000000000000000000000000000000000000000000000003FFFFFFFFFFFF00000000001FFFFFFFFC000000000000000000000000000000000000000000000007FFFFFFFFFFFE00000000003FFFFFFFFE00000000000000000000000000000000000000000000000FFFFFFFFFFFFC00000000003FFFFFFFFF00000000000000000000000000000000000000000000000FFFFFFFFFFFF800000000003FFFFFFFFF80000000000000000000000000000000000000000000000FFFFFFFFFFFF000000000001FFFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "FFC0000000000000000000000000000000000000000000000FFFFFFFFFFFE000000000001FFFFFFFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFC000000000005FFFFFFFFFF0000000000000000000000000000000000000000000000FFFFFFFFFFF80000000000000FFFFFFFFF0000000000000000000000000000000000000000000003FFFFFFFFFFF000000000000001FFFFFFFE0000000000000000000000000000000000000000000003FFFFFFFFFFE0000000000000001FFFFFFC0000000000000000000000000000000000000000000003FFFFFFFFFFC00000000000000001FFFFF000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000003FFFFFFFFFF0000000000000000003FF7E00000000000000000000000000000000000000000000003FFFFFFFFFF00000000000000000003FFE00000000000000000000000000000000000000000000003FFFFFFFFFE000000000000000000000FC00000000000000000000000000000000000000000000003FFFFFFFFFC000000000000000000000600000000000000000000000000000000000000000000000BFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF8000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "000000000000000000000000000000000000000000000000000001FFFFFFF0000C03800000000000000000000000000000000000000000000000000000000000000001FFFFFFF801FF03800000300000000000000000000000000000000000000000000000000000000000FFFFFFF80FFFC3000000380000000000000000000000000000000000000000000000000000000000FFFFFFF800F8030000003C00000000000000000000000000000000000000000000000000000000007FFFFFFC0000200000007E0000000000000000000000000000000000000000000000000FFFFFE00040FFFFF800001C0000007F000000000000000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000FFFFE7FFC0FFFFE00000F80000007F800000000000000000000000000000000000000000000000000FFFEFFFE0FFFFC0000FF0000000FFC000000000000000000000000000000000000000000000000001FFEFFFE0FFFF0000FFE0000000FFE0000000000000000000000000000000000000000000000000001FDFFFF0FFFC000FFFC0000001FFF00000000000000000000000000000000000000000000000000001DFFFF0FFF800FFFF80000001FFF800000000000000000000000000000000000000000000000000007FFFF8FFE001FFFF00000001FFFC00000000000000000000000000000000000000000000000000007FFFFCFF800DFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "FE00000001FFFE00000000000000000000000000000000000000000000000000007FFFFCFE007FFFFC00000003FFFF0000000000000000000000000000000000000000000000000000FFFFFCFC07FFFFF800000001FFFF8000000000000000000000000000000000000000000000000000FFFFFEF07FF7FFF000000001FFFFC000000000000000000000000000000000000000000000000000FFFFFEC1FFF7FFE000000000FFFFA000000000000000000000000000000000000000000000000000FFFFFFBF77E7FFC000000006FFFFD000000000000000000000000000000000000000000000000001FFFFFFFFFBFFFF8000000007FFFFE80000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "0000000000000000000000000000000001FFFFFFFFFF3FFF0000000007FFFFFC00000000000000000000000000000000000000000000000001FFFFFFFFFF1FFF0000000007FFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFC0000000007FFFFFF00000000000000000000000000000000000000000000000003FFFFFFFFFFFFF80000000007FFFFFF80000000000000000000000000000000000000000000000003FFFFFFFFFFFFF00000000007FFFFFF40000000000000000000000000000000000000000000000003FFFFFFFFFFFFE0000000000FFFFFFFE00000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "000070000000000001FFE00001FFFFC0000000000000000000000000000000000000000000000000000078000000000000FFE00007FFFFB000000000000000000000000000000000000000000000000000003C000000000000FFE0001FFFFF3000000000000000000000000000000000000000000000000000003E0000000000007FC0007FFFFF7800000000000000000000000000000000000000000000000000003F0000000000003FC000FFFFFE7C00000000000000000000000000000000000000000000000000003F8000000000003FC003FFFFFEFC00000000000000000000000000000000000000000000000000001FC000000000001FC007FFFFFDFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000001FE000000000001F803FFFFFFFFE00000000000000000000000000000000000000000000000000001FF000000000000F807FFFFFFBFF00000000000000000000000000000000000000000000000000000FF800000000000781FFFFFFFFFF80000000000000000000000000000000000000000000000000000FFC00000000000787FFFFFFF7FFC0000060000000000000000000000000000000000000000000000FFE0000000000030FFFFFFFEFFFC00001C0000000000000000000000000000000000000000000000FFF0000000000033FFFFFFFEFFFC0000380000000000000000000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "0000000000000000000007FF8000000000017FFFFFFFDFFFE0000F800000000000000000000000000000000000000000000007FF800000000000FFFFFFFFDFFFE0003F000000000000000000000000000000000000000000000007FF0000000000007FFFFFFF87FFF000FF000000000000000000000000000000000000000000000007FE0000000000007FFFFFFFC3FFF801FE000000000000000000000000000000000000000000000003FC0000000000003FFFFFFFC0FFFC01FC000000000000000000000000000000000000000000000003F80000000000003FFFFFFFC03FFC01FC000000000000000000000000000000000000000000000003F000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00001FFFFFFFC00FFC03F8000000000000000000000000000000000000000000000003E00000000000001FFFFFFFC003FE03F8000000000000000000000000000000000000000000000001C00000000000000FFFFFFFE001FC03F0000000000000000000000000000000000000000000000001800000000000000FFFFFFFE0007003F00000000000000000000000000000000000000000000000000000000000000007FFFFFFE0000003E00000000000000000000000000000000000000000000000000000000000000003FFFFFFF0000003C00000000000000000000000000000000000000000000000000000000000000003FFFFFFF0000003C00000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h001D1D1DFF1D1D1D;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N20
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h0F550F55330033FF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "000028000000000006FFFFFFFE07FFBC0001FFFF0008000000000000000020000002000000000000000034000000000027FFEFFFF803FFCC0001FFFF003000000000000000002000040000000000000000007A00000000000F7FDFFFE103FFCC0001FFFE00E000000000000000004000000000000000000000003D00000000001FBFFFFF8183FE870001FFFE004000000000000000004000000000000000000000001E00000000001FFFFFFF2E0BFF830001FFFC00800000000000000007000000000C000000000000001F40002000003FDFFFFCFC09FD038001FFF8100000000000000000300000000000000000000000003FA0004000003FFFBFF8FC09FE01";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "8003FFF0060000000000000001000000000000000000000000001FD0000000007FEFFFC1FF09F801C003FFF00C0000000000000018000000000000000000000000000FE0010000027FFFFF81FFF9FC00C003FFE0080000000000000180000000000000000000000000001FF40A000000FFFFFE04FFFCF0006003FFB8200000000004000C00000000800000000000000000001FF801000000FFFB7811FFF8E8002003FFC8200000000004008000000000000000000000000000000FFD01000009FFFFF004FFFEF0003003FEC04000000000000C00000000010000000000000000000007FE40800001FFFDC001FFFF50003003F7C0800000000002C00000000002";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "000000000000200000000FFF00800003FFFEA001FFFFE0001801FF01000000000002000000000004000000000000000000000FFF00400007FFF30021FFFFA0001C005F800000000000400000000000080000000000000000000003FE40700027FFE69001FFFF78000C007E000000000001020000000000100000000000000000000003FD2030300FFF9E8081FFFF3C000603FE038000000000010000000000200000000000000000000007F800304C0FFE7E40C1FFFE3F000203FE03C000000603010000000000400000000000000000000003F40818429FF9E44041FFFE3FC0031FFC0FE00000001FF90000000000800000000000000000000001E8040FF9BF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "F3EC2461FFFC3FF003FDFC7FF000010007F90000000001000000000000000000000001D0000FFEBFCFDC2061FFFC3FFC01FDF03FF8000007F3B80000000002000000000000000000000003A000077FFF3F5810C1FFF81FFE03FDF07FFC03806FFFF880000000040000000000000000000000004000877FF8F0180005FFF81FFF8FFDE07FFE3007FFFFF880000000080000000000000000000000018000037FFFF1180805FFF01FFFFFFDE4FFFF40FFFC7FFC0000000010000000000000000000000000000021FFFDF0180405FFE00FFFFFFDEFFFF847FFF47FFE4000000020000000000000000000000000000011FFFF73B00431FFE00FFFFFFDDFFFC07FFE07";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "3800000000000037FFFFFFC0200000000FFFE000000000000000000000000000000000000393FC07FC000000000000F4FFFFFFE02000000007FFC000000000000000000000000000000000000637F03FFD000000000000FF8FFFFFE06000000003FFC000000000000000000000000000000000000FE183FC19800000000001FFF8FFFFF04000000001F78000000000000000000000010000000000000F703FE011C00000000003FFFF0FFFF04000000000FF0000000000000000000000000000000000000FC0FF0030400000000007F9FFF8FFF840000000007A0000000000000000000000004000000000001C3FE0007010000000000FF93FFFDFFCE0000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "003400000000000000000000020000000000000080F800007008000000001FFCFFFFC1FCE000000000180000000000000000000000000000000000009D73107070AC000000003FFC7FFFF85EA0000000000C00000000000000000000000010000000000038018300700E000000007FFCFFFFF9A1FF000000000C00000000000000000000000020000000007030030380400800000000FFFEFFFFFFE98FE00000001C00000000000000000000000060000000000031830380400480000001FFFEFFFFFFF181FE0000003E000000000000000000000000C0000000300033830385C00040000003FFFEFFFFFFF3800FE00000FF000000000000000000000001C800";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "000200001BC0000FC0404000000FFFFEFFFFFFFBC001FC0081FF8000000000000000000000039C00003800001BC0607FC0C07000000FFFFFFFFFFFEBE0003FC001FFC00000000000000000000807D800010000001BC07079C0401800001FFFFF7FFFFFE3E00003FF03FFE0000000000000000000000E78001800000019C03871C0000400003FFFFF7FFFFFF7F000003F9FFFF00000000000000000000019A0810000000009C4187142000A00007FFFFF7FFFFFE7F0000003FFFFF8000000000000000000003FC0FC0000000008CC1CF10700030000FFFFFFBFFFFFE7F80000007FFFFC0000000000000000000077FFE0000000000CCE1CF30300018001FFFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "BFFFFFEFF800000001FFFE00000000000000000000D3FFFC000000000EC60CE3030C004003FFFFFFDFFFFFEFFC000000001FFF00000000000000000061EFFBFE0000000006C70CE70300000007FFFFFFCFFFFFEFFE0000000001FF800000000000000000637FFFFF0000000006C78CF7030000500FFFFFFFC7FFFFDFFE00000000001FC0000000000000000027F1FFFFC000000006C3CCBF430000081FFFFFFFC7FFFFDFFF000000000003E000000000000000000FFFFFFFE000000002C3C03F410000043FFFFFFFEBFFFFDFFF00000000000030000000000000000011FFFFFFF000000002C3C07F5100000E7FFFFFFFEBFFFFDFFF8000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "FFFE4000000040000000000000000000000000000008FFDF9FF00231FFC00FFFF3FDCFFC007FFF07FFFF40000000800000000000000000000000000001805FBFE7F00221FFC007FE00FD5FC000CFFFFFFFFF00000001000000000000000000000000001000025FFFF3E00100FF8007F0003DBC0000C7FFFFFFFE20000002000000000000000000000000000000035FFFFCE00101FF0007FF07FD000000C3FFFFFFFF20000004000000000800000000000000000000007FFFFFEFFF80FF0003FFFFDF00000081BFFFFFFF000000080000000000000000000000000000000027FFFFFFFFBFFFFFF7FFFFE200000180FFFFFFFF0000000C00000000020000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "000000000012617FFFF8003EFEFFDFFFFF06000001807FFFFFFF90000000000000000100000000000000000000007017FFD0001EFFFFBBFFF00F000001003FFFFFFF9000000000000000010000000000000000000000FC02FFD0001EFFFEEFFF001F000003001DFFFFFF9000000020000000000000000000000000000000BE002FE0000EFBFBDFF0003F800002000FFFFFFF8800000000000000000000000000000000200001EE0002E0000EFFF77D003C7FC000020007FCFFFFC800000000000000000000000000000000000001FF0000000006FFDFFE0438FFC000020003FDFFFFC000000000000000000000000000000000000003F980003C0002FF7FF21F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "49FFE000060001FDFFFFE000000000000000000000000000000000000007F8C000FFC002EDFF800003FFE000040000FFFFFFE4000000000000000000000000000000000000079870007FFC03FBF8004007FFF0000600007FFFFFE40000000000000000000000000000000000000F0F70007FFF81CF8008000FFFF0000E00003FFFFFE40000000000000000000000000000000000001F0FFC00FFFFF9BE0008009FFFF8000F00005FFFFFE00000000000000000000000000000000000001E3FBC01FFFFFE408818303FFFF8000900002FFFFFB00000000000000000000000000000000000001C3FDF00FFFFF0000400087FFFFC0008000017FFFFB00000000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "000000000000000000000000003C3FFF00FFFF000000C008FFFFFE0008000003EBF7B00000000000000000000000000000000000007DFFFF83FFF8000000E000FFFFFE0018000001F7EFF80000000000000000000000000000000000007FFFF9C3FF800000000003FFFFFF0018000000FBC7D9000000000000000000000000000000000000FFFF80E1F8000000000007FFFFFF00180000007FEFF9000000000000000000000000000000000000FFFFFF118000000000000FFFFFFF8038000000BFFFFD000000000000000000008000000000000001FDFFF81C0000000000001FFFFFFFC0300000001FFFE0000000000000000000009000000000000001EFFFF0";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 6;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "081D200000010100000000000000000000000000000000280BE00000000001BC0203C7FE027FFF7E1079800000010100000000000000000000000000000000003FE000000000047C0001C7BFF4FFFFBF311900000001020000000000000000000000000000000001FFE00000000010040801878FFFFFFFDFC00E0000000102000400000000000000000000000000001BFFF0000000004024100180C1FF0FFFEF400800000000020020000000000000000300000000000001FFE000000003C01410018080F97CFFFE602C000000000000C0000000000000000000000000000001FFF00000000BE01600000182F87F3FF4647C0000000004008000000000000010";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "0800000000000000FFF00000000FC00E100E0180F07FDFE4217C000000000401000000000000000010000000000000007FF80000003FC01E08FC0181E0FFFFFE25FC000000000402000000000000000000000000000000003FF0000001FFC0061FF80300C03FECFF97FC000000000000000000000000000200000000000000001FF8000005FFE002FF780300C03FFCF8BFFC000000000800000000000000000000000000000000000FFC010007FFE0007FB00301407FF7FC1FFC0000000008000000000000000000000000000000000003FC01003FFFE00607F00202207FFFFC6FFC0000000008200000000000000000000000000000000003F80080FFFFE003";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "0FE00204501FFB00F7FC0000000010000000000000000000000000000000000001FC0000FFFFC01F0FE00208681FF400ABFC00000000108000000000000000000000000000000000017E0003FFFFC03F83F80210743F70019DFC00000100110000000000000000000000000000000000003C007FFFFFC03FC1BC3E207A23F80186FC00000200020000000000000001000F10000000000000003C00CFFFFFC07FC05E1E007DFFED03077C00000000040000000000000000F07000000000000000000E010FFFFFE1FFE06E1E5873FFEF0308BC000000003800000000000000080F8008000000000000000F040FFFFFE3CFE0FB96F93FDFFF87205C000000003000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "0000000000000801000800000000000000033007FFFFC7C0F1FED5FF7FEF7F8E906C0000000120000000000000000000000000000000000000026007FFFFCC0011FFF3F827FFFFCE31760000000000000000000000001000000000000000000000038001FFFFC00003FFC1C07FFFFFFFFFF400001C1C80000040000000001000000400000000000000028400FFFF20000DFFFFFFFFF7FFF90003FFFF80000000000000000000100000040000000000000000A0000000000009FFEFFFFFC7FFC00000FFFF8000000000000000000000000004000000000000000050000000000003FFEFFFFF07FFF80000FFFF8004000000000000000000000002000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h013105F5CDFD05F5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "05000002E800000015BF000000200BFF032FBA3BEFF383C191D1E0BFFFFF802000000004BFFFFFFF000000007A0C0000F0F88000001F9FFFFFCFCFFC600D00C1C7D1A2DFFFFF602800000000000000003FFFFFFE43FFFFFF87FFFFFFFFEA05FEFEA017C26FF0337FCFECF2200002800EFFFFFFFB7FFFFFFF000000007800000044007FFFFFC7FC067EC020016FD1F81FFFE8F1FFFFFF002DFFFFFFF608387CC780000000E8000000CC00FFFFFF8BDC0E3C7050A50E38F88FFFE9E0FFFFFF0013FFFFFFCC023038A780000001FC0000008000FFFFFF83DE1F9E6410446FEC4CCFEBE9E3FFFFFF0173FFFFFF9845003C6680000003DE0000002240EEFFFF01C23B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "CE18F01911FC94C7F7EDC67FFFFF05F3FFFFFF000100380680000007E70000002410FDFFFF03C27FE61E7E2B0945106FFFCDA57FFFFF17EBFFFFFE60120010164000000FF78000000102FAFF4E00ECFFF81CFC5904AC0DCCFFC58F7FFFFF8FEDFFFFFC800003181E4000001FFBE000000001FCFF0E01697C7E44E85D022008641FC0069FFFFF3FE1FFFFF9000008004C4000003FFDF0000043819E71FC006330FDCD51A7010609E0C7E21C1FFFFBFBE1FFFFF300003C000C0000006FFFF80000410107F3F8002707F442B077018793F00DF3941FFFF7FFE1FFFFE6000010001C000000FFFFFC000000C561FFF8000E3FE46BD10A8587C9F000321CFFFFEEFFC8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "FFFFCC000000001C000001F7FFFE000081E1787FF00023FFEF501303170630D000B809E7FFBEFFDCFFFF900000000018000003FF9FFF000081603E3FF0003F5FEFF5C81EE59BD678007E00F3FDFE7F9EFFFF300000018359400007FF1FFF80008070BF0FE003627FFE8E00E4B090713800624017FBA67FBEFFFE60000001E399B0000FFFFFFFC00000F13FE3E01BD071FA09409F59F9779001C4FC01F7FEFF9F7FFC80000000111990001FFFFFFFE00100F93FF1C19FDC5F100881FDD3FE62F011D8CE43BFFEFFB77FF900000000225100003FFFFFFFF00100B51FF19FFFCA1FC00C819F94FD06E59D36BFDDDFFEFFBF7FF300000000003008007FFFFFFFF800";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "003C1C002FFFD73FC801D396A4FFA3AE7E4E9CF2E3FEFF7F7FE60000000000300800FFFFFFFFF802003E9C308FFFFFAF9F0223148BC6D09CBCA2FC283D1EDF6C3C840000000000360801FFFFFFFFFC020076801D02FFFF8E80C905350B9FA8FD3C92CCE07FC0FF5C3E100000000000670803FFFFFFFFFC02005CE07C017FDDDB005391331FDF87FE8D8282003FFCFF7F3F000000000003670407FFFFFFFFFF00001F87FE187FCDD320A7A79087FB83FD842A86003BFF223E9E40000000000167240FFFFFFFFFDF8400101FFC0017C01B2043DC8BB30801FFC8BA94001FFD8E3F1CC000000000006F141FFFFFFFFFDFC401C07FF84007C15860809853CA1812FE";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "3CCEEF46FA1E5FE0B3F10603F6D1BD7FEE00C000000000A70500000000000018001F801FFFFFD977FCC27E1FFCFE9FD12D8F0C03FAF7BDF01C1CF004000001DF078000000000000FE01F8007FFFEBF6E7E427C8FB6749F80CDF0E408AC391FC066B80000000007BF074000000000001F3C3F000FFFFE2FFF7FB039141E3CBF01EAC1D8B814859609C3CC00000000061F04200000000000263FF38003FFF06FFC7FC01360DE1B8E016A3B3E700842BE7C01E0000000001C5F04500000000000C236660005FFD0236B7FC418862C020D08313B4F003003974040F070000000B8DF0C68000000000282F03F0003FF402307BFE457461EF21A0278B922C11000BF80";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "6058F8000001F1FF1CF4000000000103707F0002FF00232BBFF2743C1DA9A80277D939B16007FD80402C70000001E3CF5C62000000000203C07F8001F8002605BFFE830E1410D403DD491C7D00F83C80401E00000001C7FFDD01000000000C01C07C8000600004611F4B165411D9080164891D9E87809F80400E01E000038FEFDD00800000000801C87E0000A00068E07DF0B31D1BF40C01C44373C5B8006E00800503C0E0070FEF9900400000001001C5FD000130003B8047B9BBC61A5D340785E31FCA6000BEC0800280C0C0067FF79900200000002000CCF900054F00338F9A9F80E6099F7C73AAF33E048000E64000016040831C7FFF3900100000004000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "C9F1800C27E0367CD3F9C87C0B4FB683FAF961C4E000F6A10000E0000339FFFF3100080000008000C0E3802013FE353DC1B52BF3C87D460FFE86840DF800FB618000500007F3FFF77130040000010000E2F780A0011FF00BC0111C615C188A0FFF7FE003FC00FF2100003C0003E7FFFB7430020000020000C9C782800800000CE865E7A8E2F7FA0FFF88801BFF00FFC100001DCC31EFFFFB74303100000400007BE38600000012FCE8FD3F71CFFB180FE38C8017FF80FEC300000FC061DFFFFF74000080000800006BC390000400259EC1B1B73CCBB2ED1F2B14C027FFE0FFB2000007A0333EFFFB64000040001000006383D00000402087E721D0B482D48999";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "1D61406FFFF0FE30000002C0463FFFFDC40400200060000023834000020024823B70CF80932E2141FB03204FFFFFFF00000001840C7FFFFDC004801000400000221E000000000DCA03927442B2D01D670F85209FFFFF0FF6000000F0B9FFFFFFC004808800800000327B000001000DF00370C2BAB608810A874D119FFFFFD1BC00000073F3FFFFFEC00000440100000034EF800000804FF8026D6750AAE82F2F8E41913FFFFF84C80000003DE7FFFFFFC0600002020000001CB3000000002DF80241DF838586F6A7DCE9897FFFFF915000000016EFFFFFFF4FFF7C010C0000001DF3000000400DFC03E369F94F047F43F9C9E67FFFFF88D80000000F9FFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_bit_number = 5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init3 = "FFA80000001E300000000000000003FFF4003F1FDFA82000B01FFFF0DFFC01790C0E1003FA1C001DFF8800000000A80000000000000011FFFD003E6FBFD02000403FFFE747FC00FA000630019F9C005FFFA8000000006F0000000000000021FFFEC0BCF3BFFA2000593FFF8D73FC003600066000CF4F017FFFF0000000006FFC00000000000003FFFFB8EAF27FF4E000387FFE013DF8006403FE8000FFD501FFFFD0000000002FFF00000000000001FFFFE8F5FCFFFAC000167FFBC17FB80004C3FF80007FF40BFFFF400000000027FF00000000000008FFFFFA6FFEFFFD000005FFF6CE7F8C0037F83BFC002B3D2DFFFE000000000037FF00000000000000FF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init2 = "FFFD7FFC000178182A3C1BFEFFE800287FEE00003FFD3FFFFEA00000000017FB00000000000001FFFFFD3FFE0000F0000C0862006025FF900FE5FFFFD01F1FFFFE200000000013FF000000000000007FFFFCEFFBC0002E3847FE8F40E386FFC7FFF5FFFFE87C8FFFFE20000000001BFF000000000000007FFFF86FFAC00117380DFD6DF0FC037BC3FFE5FFFFECFEA7FFFFC00000000003FC00000000000004FFFFF055FE00013BBC0EFA80FC02078DCFFFC5FFFFF7FCB3FFFDC00000000003C100000000000000FFFFE8F9FE06003D8F1855C9BC0103C7C1FF85FFFFFFFEBBFFFD00000000000C0F001800000000003FFFD1EC6D0F003EC730F3EF308003E307";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init1 = "FF01FFFFFF9FBCFFFD000000000009B0002710000000003FFFA3D46007003F7239B78FF10203F2E2FE05FFFFFF15BC7FFA8000000000238000037E010000007FFF478CE000003FB062973E30F40731F07C05FFFFF51FBF3FFA80000000000000002036000000003FFE038BDF00303FD84BD43B1D7806351FF805FFFFC1AFBF9FFA80000000001000002006E60000001FFD07FB5EC0003FECEFFFF90E500205EF3005FFFE80F99FCFFA000000000030000040002F8000001FFA03FC7F31C03FF6A027BD072020073FE005FFFD009197E7FF0000003000200000400006FC00003FF407FF7FE0C03DFAE7BBFD028011059F2005FFF80073B5F3FD000000001F0000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init0 = "C00000006E00001FE00FC5FFFE003CF96719FD8280010180F805FFC1C0639FFBF500000000000000A0C0000004F8000FD00FC07FFD803BF5F2FDFC82C0030F8FC605FF67CA919FFCF200000000000005D0800000004F801FA00FC0FFFF00BDCEEBFCFC8CA0601EBFD987FE1180519BFE6A0000000000000168000000000DE01F000FC0BFFFC03F1B4BF87E08D040A52E5C65FC7F80C9BBFF2A000010000010013480000000009F0E001FC05FFFFC3E7ED3FD7E71E80093E64F9FE180022DBFF38A0001F0000010631B00000000001DE4001FA03FFFFB3C7FD1DDFF62F4010FF113CDA508611FBFF3DA0007E0000022471C000000000000B8001FA02FFFFE503F";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h505003F35F5F03F3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h0444F4440777F777;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init3 = "0053B807C3E6F0E37FC20000000004630FFE3C2FF77C67C4E8A00F8F8FFEB843F3F01309F1E000320177385FC39FB8633FC00000000012E060FF782FBFBA67C429C03C198BFC78E3FFFA35529D6B006002021C7CC300B7003C70000000002001E1BEB5F3FE2F67D870C030729DFA4EB7FFFA6891CFB0008002681F38C30027FC00E0000000000043F866B0F2863E2FF72B0029FEDF79CE69FC0080007FCB040000090FF8000F77FF3DE0000000000273FE1EDDFC0037D7BF8C81243F87998E173C018000FFE39C0000DF03C0001FFFFF7CE0000000000973FC003F97C0023FFFE85E28B08B94002007C5FC006B38F200011E03C0FF81C3FFF8C0000000000033";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init2 = "FC025FEC800467E7CDC396FA030647107FEF07FF4FF3000001FE03C0FF80E3FBF9C0000000000023AF433FFE1F7EAC3C69F66A009FCFA397F01BFFFFC019600001DE0000C0008FDF3BC0000000000193DF00DFFDC00019C7B1FD19F05DB6C0D00F1FFFFFE861B100009E000000004FCC03C00000000000131F2313FAC0013CC7EBFED0FC5C2304DD0C1FFFFFF48DA900017E0000000015C2E1C00000000005961F0E4BF200011643E0C62E3B7A179AD7EC3FFFFFFB31B4000ABA000000009523FE81000000000006CF04D7FA06001F70C728D1A98EA5C1DAF6EFFFFFF841880002600000FFB81907FF980000000000C49E09FBB50F001DB8EF4977157963E138";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = "41F3FFFFFD64870001600000FCFB5CACFFA910000000000C7E1BD68807005FCD86A3BA62F89BF51C03E7FFFFFE68848C06B0000003FFDF78FCFDBE010000004E3837875600001F6FDF428BFB09B834CE83C7FFFFE42EA34C0511000000FFF300FC205A000000004EC0F1882300301FF7702A4C7887B80B1187C7FFFFEC47E1A40501C00207FC6900DC000A660000002EC0C7FF7D00001FFABEE0669CBEBC02ECDF67FFFF3909C05000B1C003FFF3C900DCE001E38000001EC103FA80C9C01FFDE7D7229E1E9F035FFFB7FFF97E11C82807B5C003CF7FD9001C20001B7C00000CE387FF9004C01DF568AA63A64E6E03A0B127FFF1FFB2FA140431E03FFFE0FD80";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = "46000001A60000204E8DC43D87001CF369144A65987E0E9169D7FFD63FA2D00C0CB1F0FFFFFFFF8FE28000001DF800004E8CC11E62001BE7F4FCEB4FC47C90B9BA27FFE835D0900D0333FFFFFFFFFF887740000000978058180DC11E00E09DAE1718F242009F82CF7AB5FD6E7F9194029EC7FFFFFFFFFE8BBA0000000036E04E7009C30F08001FD6BC0E60F540BF2147FCAFFA807E39B40144CFCFEFFFFFEED2DC000000000F2710E098C7A7E20C1D773C0969CA40FD841B8FADEA7FFDCCB00CA4FF8E0FFFFFEE09EF800000000066E54998AFE3C08412739E23CAFDC0EF97635243E2F79CE6A80C41FCF81FFFFFDDE3E6000000000003021790AFD3C0E1A037";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "3330D2F9C8E6E579BE0119FC0928BA800DFF3FFFFFFFFF4FF90000000000007017918FB180F819677B3D4102F74A282FA07493FC050FBA0C27E30FFBFFFFFEEFFB0000000000002827918F3880F50F7F6DBF62D7AA08087AC3032BF75BC45C20C347FFFFFFFFF95FFB40000000000048CD211F38619B93C57E4935022E07A2F7B599EB47EB7895010333FFFFFFFFFBBFF8C00000000000A5C0ADBF38FE0750DB6F3F9B937409B1EC4542CB8FE7BC3CB3419FFFFFFFFFE6DFFC880000000003D9C9BD77FA78261C48FFFB97E6879416D526C6537FCFFD2D20044F8FFFFFFF4F2FF59C0000000004B90F3E4FFE688F9D087FFE5DA084BC51DF708426DEEFFE8A00";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "244707FFFFFE1E0FE50E00000000057E8F7F1FFD01FF9DFC7FFA0A9DDD1EBFE47DE4BA96DF46B9006E038FFFFFFE3C5FA59F000000000ACE3F3FB3FF03F19BB87FF970F4E88F249D04541CD6F8C639C0C519FFFFFFFE782F26FF000000003CC03EFD81FF1FF3AD3FBF9AB70E6602998118149DB6E67C90C0C0CDFE1FFFFCF0272EFFC00000002859367D70FE07FFD201B60A73BB69ED85E439CA73C8A7F87EC1C0C4FC3F1FF9F0176AFFE0000000503D3BF85DF9F0C30E7079B7A788640C380CC00A1FB31E0EA60184E27F3F3FFB801F6AFFB0000000A67C30767EF6B70390FC7690CC9833D6D857E7DABDFF9FFECF611FE01FBF7CE7800FDAFFD80000030F7C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "34F2B626586091A33EF7E6668CC72A27E7405EBFE1FCC3401FF0DFFFFCCE000BD6FFEC0000029F7CBDF4D80C1C0634C226DF33EB0B0D7087FF137BD9F9F0CA411FC84FFFF81C000396CFF60000057E7C9FF8809016E0EC7438CF00125D6F4C0FFE8A9C11FC0084F1178A13FFFC78000B9BCFFF00000A48FEB5C883400FFFE4731097F4F128F78C0FF8B5E011FF00C21307411A33CE500007BBCFCD800011E0FE07DC83000BFFC1031C3F2F404DCA95069E30C033FF82C17007038C3F9EA00009BBFFFEC00029C1FE519C840003FFFE99361ABE095AB8EA9CF3A12067FFE084020FFFC65FCDC10009ABFFFFA00057E3FE59BCEC0005BFC197900E157533107E44";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "5A4F6027FFF086BC0FFFB03FBBC0000D4BFBFFF000E7FFF81FBCE00001FFE482355B3F30301B8EB504C900DEFFFF002C7F7FE0FBF78000065FFB7FD8014FFFF89363400002FFE98A03E9974E543FE99EF19B91CCFFFE31C87C3FF04F4E0000005FFB7F7C0683FFFFE3880000007FEDD00A757B741BD131C97B5B90BCFFFE9E74783F5C6C1C000006DFFFFFBE0561FE1F2446800000FFADC83BD37FA895E8647E74DF5F9FFFFE9338707C8F1278000000FF9FFFFB0AE4380F8792400000BFCFE03B9AE78FD788151D2D2FEF3FFFFED08970F8E71154000001700083FD9DD2180F4E72400000BFE7FC7AEF7EF8570300729A678EFFFFFE88AD71F8478CEC000001";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "FAFFFFFD88F13C1F08BF4000002865FD5EBDAA47E3F67EB18249143FFFFEC0B06040078600000000000000082A0C0000E3078000003C97FFFC6DD2E8FF1704C15BD951DFFFFE1FC8000000037FFFFFFFC00000018C00000060FEE908FFC64641FB210B2ECE1330FFE30230DFFFFD8002FFFF3CF480000000BFFF7FE0BBFFFFFF927E8000104CC903FEE0502AE8328A23F7C6B9FFFFFF3E0580003069B7C783381FFFFFF909FFFFFF171E0000004663817EF0B1984DDA5817EBCF8CFFFFFF3C9E00002027FDCFC7584FFFFFE20CFFFFFF46CE0000000260083E18E46E7B1A48D629C725FFFFFF5B0E00004046BAFFC39947F1E3E4267FFFFFE6B3110000847D04";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "1C7B78869AE0B1C916F361FFFFFFE54E000000BCF6FFC7FA470081C81B1FFFFFC7EE020000037C002010F0128C822963FF13AAFFFFFF043400000110E9FFEFEA87FC0FD0099FFFFFA77D0500B100D20008CF142182C02E7CFFDB907FFFFF881200000279FFFCE7E2A7FC3F3804EFFFFF80BEE300F400538381C714ABA1008FA51FCE593FFFFFA01E000006F3FFF7FFB6A3FC1E400277FFFF839E998E06C0734F3282A045F8A5CEE047A523DFFFF0445E00000CC0FF43FFF4E13C3C900079FFFF035E640C0D5E8538AAED405DE00645E015302BDFFFE4205E800019C4A32FFFE5E1004900003CFFFF40CA198001062ECF1E6036E625B4223001C9631FFF816037";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "800033C7C1FFFFE9E134A208001E7FFF81CE86601A0E1411902300A9FF01FB3000A27617FFC1782300004F8FC0EFFFEDF1FDE400600F7FFF807F41B003407126104714EF7B9FE990007C1F0FFD01806140008A83E1667CAEB1BFC800E0038FFF0177C0CC04054440008449DB399A54D8001960EBF65980414001190193B21C6A4B0E10000001CFFE80BA4C13003BE82E0A16C84F9EF4E66000BD7A0D800141E0C02278033C7DEEE26B1F20000000E7FF80DA400902982B18F4440A149C7243703C1AB64300014048C004FC0F3C1EDDBEFB165000000073FE00326028EFFC319FB0DB2091F333A529DC8140DFA00145408008F6033C1FFFDFF00C8000000079FD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "006F63E16E106EB98C0CE7AED33F6A8BE12463169C014580A011F6033C1FFFE7F58900000000197A0025E2311E80C3015E8213E4FE476621325103E8B2E16393E36BF2003C0BDFE9F5B2000000000C7C006BB0D96681C1E93BF56515699C9B3C99C833E0673F42A3D98D70001C01FFB8F4A400000000047C0000E0657E60227CBDB2361357E0673F5AE97C4561E36280DCBC40001C00F4A8F9E800000000032E001EF404E7B872AC94056FA04A2C73FF70D17F07843CE3C17D3844000C007E88DA9000000000219C0008980DFF247F485141DD5A70D7F9FC28226007900397C0F23BCC000E003FC0EA300000000020C80000A01DBFAFF8770282882AEA27EEFD";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h0145236789CDABEF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h020A135FCE0ADF5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N26
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = "1F8D47F83CEA671D803DF0000000C19CF3B1BC56C8C2482BE5D3F07EB03D447073F294F51B6B001F1AA2C7A03C611B9CC03F0005FD009F1F93907ECF506C483B239F43C9C4FB849E7BF93AA59F2701B3C585E38324FF6963C38C0000600063FE1DB1F023C1CFE827DC5F4F1B247BB04797F8776BCCDC022FF5DFE0C72CFFBCFCFF5C0FF0E003C2BC07647ED2B90E3108C6875731E69A3161FC02BFFFFCABE4C7FFC6F007FFF0C047C2DE0FE04003848C01A4C15C6F0F2A406B76D4A03B6AF57D3C20BD1F29DAC6E7FEF0FC3FFFE050CC831F000040038E8C03A5736E3FBD7A183CA1DA78979EDF21C7C4FC004B389AFFFF81FC3F007E55F5073F0000C00342CC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = "03FBB6147FF9C326D7007D84BCB1B8487E20F800EC2D57FFFE01FC3F007F19DA0630000F800002DC50BF7FFEEE8DFBD399378B00907BDC2BF08FFFFFFE5CA7FF7EA1FFFF3FFF7D2CC420001F800082EC20FF5FFBCF1C01C79D19E0B096E1735710E7FFFFF07452C07E41FFFFFFFFA133FC30F000000087ECE0DA33FEC6096AC7D32136772C503446F3E5FFFF74D77AC07D61FFFFFFFFF3B91E33F800000006A9E0F521FE00010F43C07F7E44864DB29813D7FFFFF84C41C0D7C5FFFFFFFF2082F152F0000000033930F29DE606004370B6E00C154209DFFB0973FFFFF0A378D88BDFFFFF00478010FC7900000000037B61E5DC852F00F338AE3C404A7411ED5C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "FE89FFFFF8AF6D3DCA1FFFFF03049EA20CD21000000003F38141CB980700B20DA4E63720F571F85EF89FFFFEFD896913DF4FFFFFFC0158C403341E01000001B1C78C83580000DFCF5C7A155902593D2FF53BFFDAEBB345935EEEFFFFFF01CA3803F8906002C001C13D8A81EFE33057A62CD874A88C5A0B109ABFFFFFE91E22CBF87E3FFDB9FBEB0E2B801126000007F13A3CF6E1FA0057D3C198A533AD7F626B639BFFFE16F883F7FACE3FFC078DCF80AA100655A10007C138F2F73E95CC17AC8840997A495323EC880FFFFDE7108949F60A3FFCC89FDD80E390002ABC00C37308743A2FBECC1DEAF407DCDEB9E20EF5BEDFF9FCF577AA3DF18E1FC1E0E0F946";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "1928000E3200C04FBD6A44027681DCAD6801F41E067F8F0B8E2FFBD03F031018E24E0F1C1FFFFC118DE00000EB38C3B7A96B03E1BDD06B5978F717F488FD11DDEEDDDFB83471581762CC0000FFFFFCF008200000FFDB873407EA86A1FE3885EA50E08B35E75F973E590DFEAF7FD0DC0C89380C01FFFFFC5D9DE00000C05C61204FE6C530F56A12B7BFF691FB07ED0EDF01C7FA807C38EC02DD3330EFFFFFEA3156C0000000338B249F5549B81DE97F76B45796BEA9EB781128FDF47FF9DDE80DE10C760FFFFFE39374C100000007ACA9B651202C3F76E9630E2DA4C51CD7B8921D95CA7792E3F00DC9C3181FFFFFD147E180000000007D9BE859A40C2F1D682F";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h5050303F5F5F303F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "0000E0F698529CC3FFB9108380027FF3FFFC20CA35913FE4CE01418EB3FA10F5F131ED4F412C00F800008AECB5153F83FFC6007100037FF7FFFE4F1AB67CAAC09EBAC0DAF3F371DE70772C6A02010000000226C03C191C31EFD4C66100237FFFFFFEB82A0711696B3812F3FF3EE10C90F8851E00134E000000038E0A7FF21D31FFFF8A328020FFFFFFF31599037055F07E2FCDFE89BD6B7F07FC220002731E00000090003FC3E038FFFFE1D00031FFFFFFF6C178071A8FDDFB716C7FBE75CAFFFE5CB40002805C000000A40031C24078FFCFAA331187FFFF63F9E1EF87D1C1435ECE3ABD7EC2AC1830703C00018010000000BC0005810FE1FF6F10033DC5FFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "E350815FC1ECE02FFFDB0F477FFF71FFF333C0000498400000004C00049FF7F7FFD17D903CC1FFFFE3C908F8E0822837CFF30091DD975683D8600000040028000000200003E99FFFF3C6FE881EC5FFFFFF141466E00110047FD6CC325D7930CC739AE000010682000000480046EE5FFFF3ECE8AE0E40FFFFFFEC605640074C002FE0702DFFB9A1613FFC40000604C400000064008CAC7D3FFF95B0520257FFFFCE9890000006130201ACC82B73948374027CA0000A096003000014004632599FFC36BC221933FFFF1F01003F07E7F3884074C3037E7011D3853C90000A003042000038004B822D5DF63E33289823FFFF8E23002707E737C0006448B87D68D260";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "B737D0000600008200001C0D5300C65A52ADA24A0137FFFFB8D3002387DA0760011C42CF74C6B97FEF87F8001900070000001A8167C004744B80D175003FFFFFC0A00015F39467800693E8CA682910BBF70FC0001A000C02000004006F40007720603186B487FFFFAAE0003EF084F0A802BBF8C3BB8E08F3C636F600260306040000100A4FE00196B590B5315897FFFF58C00045F026F018027A32D8939E087D4D3C54000F130040000017063DE003955C368220E60AFFFFD2E000D0FE19C04A0233F383E388D9CCF42056000973002200004F003C820045324D7013F408FFFE90C000D80E63C02E0530FE9B770401765C601C003073801100004215BB800005";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "000001B1AAACFC97180000140293C004873CF64100C0C772DBC00C0079C3800314084A79BE0000000000000115A4FCD86000002E02A20001420A3707001EE77E42C02C805F83800108110523BC00000000000128445473D4E100002B51600006E2FD22010001C1CA7FE0E7406B838001C5382347FB000000000001900B1B73FAA300003271C0007F70717081000019810FF9C5415883801810100E8FF9000000000000FDE397FF910600001C63800000FDD000010000C6F2C2FFC140A80300008400005FF900000000008016F8A6FF4B01000000F7820007AAE800010000C07A03FFC1A09031000000001D3FF7000000000081468C0AFFEE000000063310000F";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "B8AC01FC40F4220F12C13FFFF8EBC4CDE2320000000030DA07E047BBB1E1B2E2421018E48FC160ED890A81FCC6E68AD8E3478FFFFC00C2F836510000000000B98FC18F90F1C8D08A5401104EBD41F82D02E094FFE6E88917004383FFFE00CD09D711000000006A81FF8677F1FF13309278032034AF00D15E8BCC30BFD2F29AFD624F0FFCFF80C99B73CA0000000010CD7FB273FFFFE299C26000B85E95BFA00FE6BC7FCFC5D737E3C7C81FFC7FE1888780C000000001863CDBEE6C89FF74B0742000020FBE818DAA4453EDC7C00227FE4DAC07F03FFFCD6FEF5060000036399143E7FD0BFFC1B8C00005A2FDFEB0801843D2F2C0D05AA023D559483F0FFFC880";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "83CC30E001C32E27AFF0CDFFFE0EB0A7687EF653AB7DC1A80480A5C809170671628C2DBF011FBDAB045CC0003403CCC7E3C4A5333B33B509FFDBE8C8CFD966A54A88887024E38231178CBA300E7F3DFB366001F063E50D96B5FCB839FF47B28628A5882822FC6CEAECF8025FE2F0AEDEA78F1C5DFFE71D19CCF201D3321F1FBFB1F8086F387F805597D08FEB6F7FFC064FFA874760700A2D7EEF3FD86FF81BA52DC300205417FFA8FAF0243DD8FF83488BD8458B87BEF0EA9BFE02D8F04110D850FF1F935A883992C7030A3ABF03F3EA79549A1EFBFF83C5BB757E95955CDC9AFFFF81343A410C46FCFF07C0841FF857FEAD51527E03F3DFD2F00992E7FF83DD";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "5138CCBEA357FAED663E002228B31D43FFFFFCF8E83B7A23DFB01842FE07F3FF6B45011F3FFFA229C9825E2BC131FE1D27628003698F1763C9FFFF9EFC04744DBCE08C00FC07E31F666036CB7FFFB4116B3E6C514EDD16781D888000E02DA453E81FFFFFFF14E26C61C7B3800FFFE39D3D922C8AFFFFB1E1147C10908A88215683CC0000E8F59317FDFFFFFF0FE724A457D2C3FF1FFFC29F3EF24EC1FFFFE980612F371350B4F24165ED80000A508BFFFFF5FFFFFFF33182BC06C2FF1FFF849FB7E49117FFFF8200388669A64B649AE188FE800007080939FCBFFFFFFFFC68062000C003F1FF8D2ECFFB360FFFFF81305CAC9EAFD07D8271213980C02337AA3C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "FE7FBFFFFFFF18020103E003F07FCD2FFFF908C3FFFFB43F3561D38C00AC89C0911E83E01C3E24BEFF6FFFFFF1FFC86000253FCFF0FFD57FFF5B50063FFFC010285AF0E7A82CEB8A314C8FFFD6316BFFFE6F1FFFF07FE00004A2BFFFFCFFDD7FF84D0001FE3E463923D5FF027EBB1587FD0FBFFE6BE15FDE7F2F07FFF87FB90000017FFFFF07CE77B3F4C253D882C54C0BFFF83EE7C7B0F6FC316C0C97981FEF351FFFFFFFBF80000001AFFFFF03CF7F4F94398FC5BFD1832ADFFFF6DDBFFFFC07DB3ED3D024F7FF35FEFFFFFFFFD00000230F800783C3BFFF447ADD02BBAE0CD26FE9078B2BF39B3CE227C16B983DFFB73E01FDFFFCA0C000C11F0007C381BF";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "65C061010000008884FFE4C0803000001E001AAFF30000000000033F138FFEBCA0000002706C03FBB0C0FC01000001BB100FC0E0A03000820D00237DEB0000000000036C0B87D35800000005B9C80FCF0F4E2001000002807500C0E860300000000818EDF5000000000003B30F278CE00000000D641E64E3FEED00010000004007403C6C80700000000A76ECF40000000000038AE2702CA00000001834880F1FE41600010000086000F6C40D007000000100A9CCDC0000000000019C7619E3E00000001C3C33F0FFDBAF00010000008E0007A01BC0700000006540D3D800000000000001F40E23800000000EF8401FFFA7E6000100002486C00024ADE4700000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "0009BAD7C230000000000051FC0C5DC00000000C1DD7FFFFEF70A0010000090100003EF1E46000000001FDBFD8300000000020921A13180100000006C88CEF8FEF53EB0100009103800007A8A40100003072BCFFC43000000000001A2C831400000001213EFE7CFFB7F0FE0100012E4B000006577F00000038657DFFD01000000000000F04830A00000043A07FFCFC7FEFF7780100028F21000000143EE60003E1F2368D948000000000000528BE4501000076822F7CFC7F9BFB0C01000003030000000F57A60000C1294DDDB0400000000000027DB83887001D800C0C7CFC7A6BFF8C0100D830810000000F773367FC0CB9AC1F9040000000000005E9E2B75A";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "004582F2203FFFF057BFBE0100DB30C300000005867F6CF09D20C1BFF0000000000000005895690002A41BA2303F9F81A73F8201008860C000000015D60E1CC01DD86125F000000000000009C06227B056C00D04043F8F87C7BFE2810000E0F18000001F6D1DE95F02883629300000000000000F7AC187C9C21120501E3FC78E6FFFFDC10281C0F08000000F188F01859A0192EB600000000000006DE2265F3401EE80000E3BE78E7DFFF5C1090101A78000001F990F7CEC0A07DAE3600000000000000EF150B95609FF1E800733E30B78FFFC710083008EC000001A458DFC1E0F06763AE00000000000000D44C80518A9FFBFD00B31E30D5CFFFEB90401009E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "C0000016EFC1FC0E9E33334EE00100000000080CB4ED7B49E2E1FFE00139F35E5CF3FF9D0A01003EA0000016F44380F0C730C9EE4001000000000808619414A31680FFC00938F318BCFFFFFF150700BE3000001C740300E6403F405FC001000000000D0163AA983ECFC007800738730D7CFFFFB78307000FF8000024351F001C0001F4EEC103000000000F0146BB4EE8A7C00E80073C3341B4FFFFBDC380000FB800003C0BBF0095000061A68103000000000F038FE26B3ACBC7BC00453C3FC736FFFFFE91F0000E540000380CCD078E00000F058103000000000F03CEF3533B0387FC10053C3F8EA2FFFFF0E0F8003E14000020CC4C0F540000005681030000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "F3D49F9143097800ED3F6F0F4243F199FC7E90009BBC9A7FFF8E01FFFFFC4661D800FF071FC3183ECB3C3123441FEE0391FF761F01DBFDA0F4FED9CBB03806DFFD9C0FFC7FFFC40118821F0FFF83FA3C9AA61C02C7950D02103FDC8D3EF3FFDF72FA9FC9720201BFFCD51FF07FFFC084B5918FFF1F83E6BF40EC7C1AB3A890016FFFD3F80E59FF7E73FAAFC536A400DFFE971FFFF87088D739AA143F1F87EFFE0612B6A9C31F8000DC37D1FE51F5CEEA7FFAF7CD7C1721357FC2FFFFF0689993C8EC61BFBF7FE044B802F6BE8E9A900CC457E27D5397C7E67FEA5F2A4D2B00012ECEFFFF274A34FB00E54268FEC7B9ED5006EF401C9C900958FFE18FE3F5DA02";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "1F6845FD714300045F6FFF7DFA407C771D057B4939004CE120008EAD88CEA0037C15C240D6F6980B7CBC05E56A920000BBCBFC022004DE9B4C304C83EC800718000025DC9AE8A004FC45D0FAAE84FF006CBD5897F1370000CDE3E412D1E1FFED208340343EFF93BA1C3951F9149F805820BD027B0321FA4124CD590999CA000083DBF6131801FF780603007045A4C1D0F039C8D678F5902D015B026E01A671C036CDF2B046D20000BCB3F870C006FFDC7945800064DD1B26000038E474CBB0048F7F0E7B03E3FBA0DB8DF580A610000037739E0F1CFF7919AEF1800010C5CA370000027AA128B00313B0B67EC9B2FBB0A72C8D4D5EFD000031DD0041CDFFC9E5";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "9EC180000028F2E00000CBB95062E03933EB9BFEF0FD4030283F06EAACA400004345C5B387CE0086FA30800001C40C8F8000375894F848E2F1BC3FD6F0F8283076EBFC4E0832000070A824F3C3E2E9C6CF1A60000007FDCC600020FF842EA89273C96FFEF0BB6A306D0BF617234A61C012210A30C0A7D11624432000000CDDDFCE002AEDD3185221E3B29F7EF04F91305892FC40F6CA00FE783068F08005D42DD60A060000338EFF4800217FF25B5B3D0D179F32E10D7F7C2097FDDC71D0FC29B8F861380004FCC3D214060C00EE11FC27000EC09017872EDCDBC5B2E18DCC4C0FC7F0B43170F638238420780005782FFD1A0018079CB6FCE2A00809EC805D82";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "DF52B392E188DDB40635EC321EF032ACF80C22E41F8DCB54670F42180F6867F7F827BD99CAEA1555FE2ADF9EE18924B5054FAAF8841B34580C46811F1F8FE48CE38D2F831CC0FFFFFF0C2548FB1CB86690A1763EE3863818883DC911C6182590020441218F834E1CE3EF099300013FFFFFF7EC54FE08D7F73FEB11FAE3A02806BCFDC2D3C14B28001F0605D807C90D1CFF9D9D3800013DFCFFFFE9D9FE48A2922E699A7AE3FCF7026D9DABA2A22F00038002E05A411CB98C7F53C0F81001FFFCFFF10C6B8D92260FAFF49D3AA35CE7C6A39D9803BE78F00B8001A090ACCB5DC177D2ADF02003FFFFFFFE9270AEA0D412AC489B8EA3981EFF358507C19F7071F8";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h010523AFCD05EFAF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init3 = "266444D9A53F5F5EB9310FFDFF7F0E9DCE41DEEE28F6B0D0BA45F02847FC7418C2C35C04A5A480D2E699D4A1A560759D4F30DCFA02FF531F9AAAF913C0DAB0E9EC928336997C8EFA4CC8FAA39544008629C523811887E79DCB9A9FFF9FFF84FED89F3C51E99ED827723D8E5DAC76B0B331F9E7445A3DC011819D20C514A6017D1FB2F00F1FFC29B886CA7E6A48EF2E080519E53D7B3F343E01307C01D0BF013B026EF00687F0E6B8C211F01FBFFC70880177CAAD96DECD406EBCF8C0490D62073C53F2E194666D1B1980FC3FFFE0993383DE0FFDBFFC7DAC03597C898F79C6264AA9E034B6732E28274B7CC70A8007031D51FC3F007EA80A272201FF3FFCB4EC";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init2 = "034C4F094F3A50E51D55DC287061089479EF88107FDFC9001D3DFC3F707DF809762B00327FFF435D50BAFFFEE192F6EB5CFB36001C3F1D96140FFFFFD892EE80B879FFFF3FF16AA2C430F0227FFF56EC20AD49B856021444A0AD609019C02C6020B39FF8EE0ED6BFBDF1FFFFFFFD803AFC230FFFFFFF432CE0D64CD8C9D53DC7BCC85AEBF481B7F6C3E7FFF8A3A1A0A39E81FFFF03FFD6E2122C07FFFFFFCE49E2F5E9B700586243ACA3D54CB7C6075DD387FFFFD08C9EE12785FFFFFFFF5677096E0D9FFFFFC15D3D81F4F67670B240DE9C45AAB49708EF485DFFFFD90B45257F1FFFFF00476B9A0352F41FFFFFC11B634C236FDE614E3AB85D107B668191E3";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = "BDDBFF9DFF65DD4A3F1FFFFF0304A11BF3435661FFFFC5138492438E97010DE1726A166C7C463E1275D1800174A4E1B026C7FFFFEC0ED678CFBB624D7FFFE605C43527C9E00163B8458E52A17FD9BFF373778365EE47CB40A326FFFF0FFE699C8FBF069F3D3FFEB5A6E3E7C2C4B00B543D85B9C0CA721148E339FFBDD272AE2802B63FFD4A36A914E6B0E3867FFFF851E461E72697042B8905091E8E2B161160CCDFFFFFECE4058C068E3FFC194CA40165ACF8C6DEFDF86995E93E89CDD06FD0DD3857A567DC505C5053F1FF9AAC92F60A4A3FFC4CBF59CC8E8EC0665DFD2CD3160FD58558D2F55BEB7960BF97A4236E82D3E6F76ACF230C22CE1ECFC3207EA9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = "08B40036901D3B20AB5E05025E4E34F513B8E7D327A30E233BA9C4C63F6F8F684E7ACF6BE3FF29E3670C0003087924743451DDB1D36BDFBA0B35D55747600B9F8F5BE7EF35F5DF268BECE7033FFF2E0CE0000009737DB8B719C253A1F9F5B977FDA087F7A48B211F7F81FEAEED045F335D2B331E3FFFF9ABED4000013187A2892ACC1670F2EC8F9B47569989B13BC2855091D90778AA7BB93A14B36C3FFFE53DCCE100002055BD473E73C27914000AB76FA0D11698D6F67E9359EB76F3474BBF94D272CEFFFF6F470A400000007BC76AB267A7F4B36011A6AEA294F7649EFD96F019CA9418EF557FBC2F281FFFFF5C794363000000F7B059EA6FBB047972252D";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "9AFFFFB59D0EC3E0B770280E01ED927D1978D8CFF9D3376E178E327FFF8D07549FBFCB6463F4FFD587FFFF117B0C0000E93F8000001B83FE55AB1DB702EE21615E003449FE1F0978000000005B842FCCB5FFFF0175CFFFFF4202961531468FB7FD1E7E16CF898D723CF891591E453C008000C3A6BB80B0728B008F1F5C002AAA30BBE9B76D0758F3E0E0441437B883D91D13402CE013CE1043FF4BBB57C7933B6FF33FC8EB5E00012F8F69F391A034A7B4D0401258E118F87CCC2C34DF80382D4000D419D9CC4458B0C003729CBF8001A7670EF3812108A45EC8622AF21C6145E9DD8F3C1FC0A36F5C01BF1D2AFFD39BBA0E1CFC65CFFF07A3AEF73F1E47B066";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "C4123F8E70D1D5A7E180DEBCFFE629B17F005F827CDBC4783AFF7E88BD23000186690318B82AB505C83589D1D60317E216173ABEFFE71D115FFFFFAD6DDB2F6AB803F01D59867FF8C194D54CB6FB944DACDF74E7690E2BD48DBE40AFE1FAE329988127E62C6CE7E29803C40794A07FFC02EE1B70B2FD15CEC6B8D6B2F7178DAA0686194FC2F0F86D3881F1DC1477FC3A8C03FDCBC2D0FFFE696DB18E121A51C98FEAF33085020F00C578A20FE5C88FA1C400712F00D2FB7EC6C30EBED80AFFFEA363924CAD80B7DF48F641DA4D450C8007C4CBF7E8BEF36E5400208B55FF70A026FFB301C7817FFEB978D8D3188566D28B458D5ACCB38F803078A352FE528FDF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "54FFA13B048C3045B6CB5E6EFBC2FFFE91E450028D103CBA4CAC8411CB382D39C83CA619FD2017E0C20F2B73279B734D7E02E63C6A610F86317954A4C4980279DDAF506557FB27BBD87D0FC56E87DF75AA02D56C10DE709A2E445284EC35B786510F8FE201C4D604EA5E41942DDA6553A0D570A549DDFB1C7A4286CEEC7E144244FFF91FCC2FDFA720DB909E0C2A1AF7E91ECFF3D2EDF5A10365D4186F0348305B9727FCC38FE3926C0C360EFC0349A140F576BC43879CBCD05E8CAEEE0BA0C0071A37729F89B7C8903F83F0C3EBDD1094ACA50FFC0FD6CD0A7DBD21454263E4E030E83EE72F072CB58443D8E2FC70F1604889FCC3AE26F737F3E50FFC0F6248";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "88ACB9B0F823AAB6E00EBFF4825E0CF7477CA83C567D7AB094AF09FCC304315EA272CBFFFF39A2AE0243ED2CD40FFF22DDC3B3649CB7BA9CEC7289C4CA6D3413124D0DFFC3043175266BB6FFFF394CBA005B7F3F9D6A20A03C4389D17AA7A970198803413A1A04A3E50E8FFFE356230A03D823FFFF7F7D8F00464BDE1406D7848EC755F12443E0CF2F9EC640D014109CA711BFFFE35708E998C55BFFFFDE3D51243F87D806810A839360BBCC55D45F3FE746DA3B374DF0C12DE6BBFFF3B300DDDA4A0FFFFFE6AD7E2C14F88A7DB3AE778140909AFCA9C1EC8031BC59E71D0168DE9433FFF1FFF81768220FFFFFEEAC561D454EC8B0D347D54281A926679403E2";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "E923BBB52229EC85B50B98E665094A8D95F83FFEFFFF73C9C67C00000000B1BAAC4E8C7EF93C939F7FAC2B7888B756CFA998BF0CE10EF73E0BA2089BFFFFC256ABFE00000000F0E378CC97F57B09BF7E7D9C70D0CE8D96A66112B37503E609D0D72DF03FFFFFF00589B4000000003FBCC49501D39E6E96C6790C2D7968455D7C941CA44E4463F49292D97F7FFFFFA50F317C000000002584C2F406D001B0C93DF62CB1503A6E95B3C5851BC94ABDA2BC00347FFFFFFF39C72936000001003F8A499F2E01B659CDA4BCFEDDC5638CE0656CD958FCBA5D865280DA8FFFFFFF44F73E870000000600132E3CB9D24B71DC6277EB04FB062A95BA6ADC63F8F5357961";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "660107FFFFFE12570441800060070B8A8F6661ECB481794E3BFE1B687C30E15B15FD62A2DF941CC8622E8FFFFF3EF7D1A31980000001B1B0A6234CE1EF0EC31AD3FF79DD0FAB61E1D82CFC44B95B5B204B9817FFFE3EAB462CB9B0000000A94FBA7CFAA92D6C13E6DFDB498A457A3F11315C18E60772D9FBDF07421FFCFCFEC831826A00000079A43DFB0F7129C252BDB5B48F21ECD134166013735C9E8671560E40D43F1C921EBA6B815000003073FA7F7E2876932F2860F0455263A04FC7FFBAE3156895F029C31922D733338B841467F1F40000BE56B853F801F81FDCAC6A12FBEE7BCAC7FF2A1CB72ABE2000F8ED089905B3548EF410CFF0623040DC65BF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "D2FDEF8C82CB6939B70CFF3B30CDE3959B2973682E02CB9C9CC0D7E7F7DDF98FF6F39538C10E69BB38F9A508B82C7A02EAE317953DAFE273DA6ADA291008E9641074043F283831FB96CBCD18C1D0059A8AF1FE066DE6DD76255333173D412D0F8967C22F0678F9AF0816133F9C0A0CDE23CF60C0C214B51DEBCAB723B71F2BD36EF5F6035674300EF73E8755E3C7741C38854A33CF058CDF07CFC20083561F0FC1CC2A03A9CBAFB15FF9A109B5D8361D13E9EC9821A4A98E0DCE043F960CCDE717FFFF7187743621F1F516034DF2041F66BF2ED973923890B70A865F02AF586A0300A275CF597FFAB1CFFCCE2BA4DDF15B373A03C9F1FD07381D09C09D0FE942";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "E44666081C9DC12C7600E8F3B8BE3F1410C8E7652F72F3F7BBB8D5C1C3F7AC3E6F51B7B26085EAD7EC9CF179BCE791E4009C51DBD8223F55DFCB4333EA92FFE7160223E0C661EB6A9BE6ACDC95EB47B93D52A35EBE1D3C8843DC0A81425133D49FFB6306C97BFEE023EAE1E0C4D808E4D865622661E18BDF10B999A7878126E60440A06678D1F3C839FFF191FAB719E0E4B7D800234519F8D4967396518279C9F8504A2EFFE1A74D0C83589302C0733F9F9FFFA4C24EC6304F23100038AF89FE1B152458A9CFE1A7254B5356BF81D48889050F808AE3330EF02083FE3829663499A4D203316F0FF8007AE25763D4270C498144C09F11A7E48E47D80490E823CB";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "00AE791C0F708176D5893FFFB8EBDB55BB440FFFFFFE378437BEC9388E4F23EA2E01A542F7C8237620E7611CF538B9DDFBB78FFFFC00C515B23C0FFFFF9EC2D51F28F8B5CEC08BB17E4808F1D7A762F9505B163F890225BA524A83FFFE00DF660912FFFF3FC5A30E7F25C4CA0514EA6AC85998D83FD9FE1C13916C74375533E2B14E0FFCFF80F510037DFFFF3FD1941CC689EB781FE967A72880121F9D92D8BC71A21A0837B303DF61041FFC7FE1A57BA079FFFF3FF9C26027F232811ED981C931C1F72D0D87899417C5F1F7215F2200CC8007F03DFFC0C2D76D9C1E3F2023779FEE330BFCBCD3FC44876EE995EA5A0E7BD86BD0D93196DF8DE3473F0FFFC4FE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "27AAC8EC6F67B914C199BB2C8C29C820784D0BFB4BD75BDA0C7840482CB2B7A2AC4A71204119950235283E912A2E2CE2FFAF1B5EB06B8AA4B3C092BACCF9ECC7797C49943494078A03737EA86E79256720AD426F21F3CDBE5BFF40869E7EB51E59AAF474B7F46CC51041BEA7F20107B2DF70D8A08C671770565E421ABEDF1F97CFF896005C898326329BD194BA51E0D0DBE4090DA82185B98A90C09D1FF8127E05387FC3D217FF405F467C567304B9CF872F38142ED3D8B857CBE5C9045082F9DFB0207A308A3A37877A0F032F03D09A2AE858A61CB8997AFECF005AD0D9F9700FFA88D65A4287597730F9B0C110FF6294D7B30346631087BF8D35813BF1C96C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "874EEC646B69FDEC97DBF0598D0D9EF0FB330307455176CC23D32E026E6790A747BEB49BCFFDEEF1525C7D10D033F9C02B9D901DD0F788164EB9C062FAC187324C814780FC06E1B85E5B52AEBFFFB0A815F510CA2B5A6AA513A600078871230DECD1F81F00959593A65A5D800FFFEB3A0186E479FFFFA0D0BAD5A3C71CC52A53CFC08008A19C9C2BD930F01FF0172FE18398A3FF180FC2383EBA3C47FFFFE0FCD7A2958845FF73CB84797818D941164709CA000F01CB41DBC41FC2FF1C078530B6099E9FFFFF9A0C5FE18A3936FFD8194A7A7F781D2D000918C00005E1C3AC04200EC903F1E388814C7CB401F81FFEB086A99E65DB949019A63C7F3F90C32C64";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "9900BE0000FEF00104CA6813F07FC1CE385DC8280001DA031ED2472BBF18C944D6FB1C1FA9C6C8E28358FE000E7EF1800CCC20CFF0FFD83E1F3B11C1C0C077AD75987825063E559A742770007CD294CC067CE040CFBEF380184481FF3CFF507FFB5E00002E3F64058C2A931F1C02E6B3C22EC7F1E0A9E72FC6BCB840E781A3000C0063F81F070074B3DB9FED4883D688FCF2D17FD8A56F1E0307CA00559699D6099C0000C04DC3800003AFFDFF030DFF4A186495BA9B3DB8232476D4194FF1FB07035CDF2996029929FD40038002F5E901E20F81E783C13C6F76ABD4D2C46D33E694201449B3F1A934A937C09D65CA31ABF9FE3D87C32438C0241F01E7C383BF";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "0214836E122E5607457CEFCE87AEFBBBE07E940D46F8E786F33DFE7F07C380801070FF071FC3183602A0E3233AFFA90538B0F696B737F9B088C04E07A0C8C1A9F13BF0C387E0EC0FF9C09F0FFD83FE3414E6BD4EC835EA04A075FAE528F6FFD30EC6F2E540B6830170F2E38F807F8CF4B0D1EFFF1F8329B311ED27DFE5EE7C83A627E6A1127D97028DC7AFE9570407F036E8E000C785ACFB3A031E391F8727C216DFAFDD54211000904BD9A59487FF6A40713F259D14B8CABF9D057F8FA0548D6A8A20A1AF7E343AC30CC9BB1486A0030467DE61BA7BFE6F2027B8DA4B33877CE2E17FC0DB3C075F68388254EEC7B9D7FC19601537F08E165A7585FB079EEC0C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "40A5D48FC67CDFF8232C98A27E80FA97309A4242A9DEC2CC2C0C15E0E3C6BC0EC45CE79F19F6F9C7B451F463E013FC4705A0E3BDFE0C996B524293E08A80CC0D06005E69EF88BCDE15B1A6D46E47F6CDC840F82CD932FC000A561A74006DFE1D0CF04FA67707C9591D3A84BAE44F9CACA7D7888B021BF75D8030F854D18DFC004A3287BA0BC1468A324C1180C1F4C966843A5770A333E4D3355D59A9193BF3CC32F049E79280FC87339CF929D7E5C690458770DC5CF4A5A4F000C416F11FD05FBE1377BBD365FDAC55B0ACBF66CAC087E997B1811CFCE6294A32F038ED07FA0778383FB90906F008489489B80928E6BD2F113396802F0019F6C5E8C5CDFDC671";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "013FD23CBF01C5D0FF70094EC1FBC8C23BE90C3310F144178200D799C57A8E01BF9A819E864C4BE833CF183C0E26014FB801B522FB3FAC0CF5CCDE1B00D9001E72C7FAF6E8AD1F70ACB86573DBE300C494C2E01C71E6F9B46EF9BDAAB972FDD253F4BCE310BA5FBC7534F6E3317562BCF6E99184DCA6B01BB2832E1C7165B99F4E073C7C94887FFBE85BDF6110498E335975FCE016C5837E888FC0D6BE152C06EEBA09FFC034128F783A2FB6A8C1991BA295612D012B04FF2B33E69428EB03C90DECA03F3C70C594AEED09F3C0F1198CB50204032B8C4BAE3C6FFFAD29AB551787A7D1237D21095384A4147A0071454721726D67E7EBEAC4E9A01C80A2DD52F4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "8039768D29ABBE21CEBB3F8CDB805057E3645F2419BA515BA53EA2244F1789F7E9B4ACB98D084D9D2A986C91294EEBA7E515CC4DC76548080CFD74E118AC60132370669B553EE38FFF0A2C56C09730930486E9262B88116E8B87F1891F8D4C907D05C3F6EE946AE362C3FBAB07FBA3007FF74728BF06CEDFDBC1F8EB22083F31CEEFC13ABA2EC3E02084A6F917CCCFE3D6BFE7541FF1AD837F01ABFE8AC5B903848075BB225520FF09459BAD93FAFBE3878202257D1D337340B0EB146CE167DB7F0E3D6F8A424D9A2A4F477B43AAA4384A6340C907A3480B80057AEA50DB6ABE48F7D28FD8E7C23EFFC1771101E15C8F394366C7635CCD456DF7DDF599AA8DF8";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "0009FED2E90088BCE028F54C7EE24232FF0304F013B14CB25BBCABC17262191E9273E1AA33B907F8004AD423DC99807CFEF5C37207E2CA743FC166C1E640E164656F26D4120B75462EC523D3F07E107E0F0499C2E04D6B4EEFE7D26131D3D3FC3F1C17A6CFA6C0ACADF1753189D982403101327F2EB00FFE1FE7D1060EEAE14EFE3390F280D8FFFE333010B503CC22F3A9DFFE544FC0D0DF06EC79803DC2211C0E021E0C710616C7FE49E900184BFFFE3F34AB8738CD4AA1AB08AA59020A264001A68A003F7766040000880C615BFD87FFC08DF42D9DFFFEA07F8C3378A87667C161F68B7EA51D1833AEC0003F7F6B830000F47C34C4901EFF6CF697C145FFFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "2AB03CB33E6D12D01FD90CC77F3FF680E5D47C003965BB8300001AFC159EAE08FFF8F9ADC24FFFFFE220347910FC69241FDD3CB54E6C634746BAE0003D7FD403000036FC609249007318DCCC60CFFFFFFFC328EE10CCC041CCCD53D16EA0D3B4642F40003E797A00000006FD8CD8C800321680231144FFFFCE5211A6B800F003A7AC9C867D9122607000E0003E1B17380000F37155D0E7C03FD9A1068553FFFF1D022005FFE1D715E0613824707A9E2B59D2804033C48D7B0000A073BCDE4F6044608532D880FFFE9D1FE148B99E0E9781A7BD767CD85AFB766C41403F8C8F3A0100AAB3A0BDBF2227AE1B085A10FFFE4C73C12BBBD0CECFC098F5B773A00E82";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "35B7A8001380B5360000026CA26A0E6570ED6D24762FFFFF3061C06C78398561E6C28906E1AA84FBB266C500088098F2000018C00228FE2A6FF114BA97AFFFFF209780480C266781C2B31717578F2E8CC8EFED00330793D10000380266687FA84B634006BB47FFFF3E2000490F1F9080C7492A01E79D8ACCFA2AF800027CC9AB0000060E3C5C763B3B1CB5118F57FFFFAB0800B20FE09340078A3805AE7FC8727B244E00376CE74D00000A82FE1C4C77BEF6BA11C68D7FFEC7000F3901ABDE620683F8D816EA1A8FD1A05504698CF03000004E9DFB224BA207FD4583D09F67DF0B080F89F1E4DF200348FAC87385EEF594683100498C785C80024FA85E107D18";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00003D95E01AC47F21C0306B6DE3C01886FCB2A077B0D8D71BC003C2B4247C04D68B4C5A5AB8FFFF00000E793CB4C4A843C03012DCCA0039428206F77F11E80042C02E4238447FE6B9920D6C5B3AFFFF00000FA0740EB36C68C32069AFCD0007447C2D317FF13ED67EE0E781AC647FFE16FB2D190C3BFFFF00001D3A082CB2A3808300574D3F807F04EE8F40FFFFD6D20FF9D4A8D3747FE5CFD184BD043BFFFF00001C85ED8F73A18381007518B400002A2B9C87FFFFB6ACC2FF49F33FFCFFFFF9808A2086FBFFFF00009C16BBDAF3B50E0001568C2300371DF7800FFFF12351C3F34D1055CEFFFFEF00D8F28CBFFFFF00009DAECDACF0C0D70001704810000E";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "9C666187FFFFC20985FF683D01CFFFFECA3CD2E8828FFFFF00001F371296C9525C0000A0026E030FAD50FC07FFFF0D4F570F4488B3CFFF3CA23C7EBA9E8FFFFF00001F464A2CA071F03F803DDFC92856964E2041FFFE0EA77078C8D470CFFFFEB76730AA120FFFFF00001FAE0E77F803E03FC03584125D9BCB280041FFFE08CF362E3C41988FFFFE35B823EB1B8FFFFF00001F83207090180013C00B648E5FD08E7C67417FFF7C6800F534469B8FFFFF92E405CF738FFFFF00001D89921158A1000080096EA10CC0C1A77F417FFF6E9EC00701C7DC8FFFFF81CDD6D07F8FFFFF00000C060661B6800000001E92FB1CFFF0CE00417FFF3880C3002E4B608FFFFF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "CDB2D9D429BFFFFF00000E45EE3965A200C00006925FE13FB4DCA0417FFF350303C032A3839FFFFFEF756EFCA3BFFFFF00002E8018B324C200E10F0256ACEF8FF805EB4B42FFE10D800007C5A8FEFFFF4C843CDBFDBFFFFF0000071BE00B1C06F1F38E5755027CCF39E17E4B4F7D4E6100C1D6591107FF7FD4A97D9399D7FFFF0000038AF2016012F1E2A7B06BFCFC6E6AD729717FBBEF29100000D7A329991C1A0FF046E567FFFF000031C130DE990CDC9F94050A7CFD6FDDF8EE717FE18301000000EE123BF87F3EAEAD924BB3FFFF000031C75D2C41ACE060B80A097CFC7A8CFC77717133B080010000AC487DE8227297DC884BB3FFFF000001E131E52F01";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "C7E40356263FFFF160BCAE31713830C600000083F788250FA3C2986F02F3FFFF000000A11001E071C08A0CA63DBF9F80C8309A01634D60C2000000D2CE52994720184EF562F3FFFF000000AC50C333508C430D0809BF8F9619A3AB814388E0F28000007EC1DC656C38C981E9A2F7FFFF000000C8B94482C1AA07A1040ABFC7BEB3FFA2C34D91C0F18000006E8D8FFF00DC921DD2BFE7FFFF000000B96A1C52B2C06E82708CFBE7AB45FF9643572101A7800000B6540F7D7B6F9817C8D7C7FFFF0000807F045807D40BC11EA013F3E30768DFBC677DC3008E02000015A43DBCF8D049A4BB53C7FFFF0000C16CB40D4C18E3C1BFF10731E360CC9EBE586481009E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "C20000191341FC6FF934C80F87C6FFFF0000CBCC70D6BA98E2E11FC00939F311AF92FF6E6AB1003E20F00305385B80F0D8C0D483A7C6FFFF0000CB0B21DC27CE169EBFE30A38F353539FFFE5553700BE70F0030FAD8100E683D2522A87C6FFFF0000CE0021ABC0D8AADFC78305387302D3FFF12E8337000F38F0032BCF9D001D00FAAABCA6C4FFFF0000CC00655AD21604C0EE07E33C3342B8FFF0F2FA80000F78F0033B75BF00900010F790E6C4FFFF0000EC024D949B9571C5BC25A73C3EC8BBFFF4FC61F0000ED6F0030F174D0790001071F326C4FFFF0000E402AC8D62C403847DE8E13CBC012FF7F47218D8003EF6F003D3D58E0F483003719906C4FFFF";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N51
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h0105CD0523AFEFAF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = "08DF172B38C7899686C18EC205BDE516294F3F94207B6BBB919A16904EFE6CB191B74644DF6F017F24108F200F6E56F3802AA33A023D4D508DC62841A463683275A993D596F04643940F06E6395289B87D34FF08FCC35D14F0BC620F9F3DBFD903E07E6BC1C33260E7703C9A487E306BCF8D146DEBE343D74823CCCC105325D62D99100F1F7C197DC4FFEAA2316460CBEEFAC49AE2DA8A07F430F2312236C06334EE300549F0B0395C29101CBC3CD664DC6E75B2DC2CA9434B44CCC58B733815214D22E0D520221B2480BC3C03E14636B803B3E2BC3C5CA8DED28485374A6105C02B8A36E148CD2236BCBD384DEF43C7082D3C3D7C7CBE0ADDF59E5F3C3C28C9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = "0E05B12DDFE97D45D9C74C77D9F2B0EF659198E8A3E22FC629A93C3D8C4332AB86C6F9D57FFFF998500A7FFDF7B1F344B130BB003E1A7F2E2357FFFFD7895D401491FFFF3F8EE8E155934FC57FFF25CD23FAA358FC0D97B066362ED0C7E187F3C7FDB7F07B5F2DEF1118FFFF0002AC9411E40F3FFFFF31CEEFCF5D58D93E8434CFBC03E024429145B6ABFFE7AC0B1EDD2FB2FFFEFC3DE349C7216700FFFF16637DB517FA9F0138C3485D836FEBC732949E71FFF0968C7EBE232EFFFF03FF5D84E094826B9FFFFD91461009FFA4EF08359E7A27A0EB0482A8FC67FF6FDEBDE5275E9DFFFFE046D49402CA0AE6F9FF3F979D05B36940D31C8E6DBEA1B36BD84DFE";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "D8A78023FE030AD69BD5FFFF73046FBED6E373F27BFFB80729821273A1F39C4C4EE1A3E5237EB4EA59DB9FFF7D907BA224CBFFFF1D00D184B3DCB8B7BFFFDB01CEAED82ED0C660A73C195F094B5ADFC1D9EDFCA5FCCD6D62A0AAFFFFF7FCB0C54BC5CE14FD3DCE59748214BAD97FEC0B4040C499E9135B00F6B3FFE5E61C0732187A3C3D58492CA8B7F07826A3C1D9ED2E376FC35F9B270B95D75474862205630ED3FFDE9FF24248904E3C3CEA665A89BF6F3A7C92C2D9C591D205EF61335B58FB342A49D79F07C2664BEE7F40225ABA7DCA3C3D46E235806EB520D52402D0A2DDBCF76CD1F144FC8935DF5B536A8AABEF1DD6F8E8552ECADD861DD21142C118";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "B982005A7A728567B97687D83EECB8C05F463F5F25E14E82A869EFFF0E361F9530472435610CC4F78328000D27481977116BC56D9087188EDEAADF3D9FC51A95921DB700A65E50C192D9DBD5C3C0D36B7EE00006093E18B5D8B07BECE54884379A52881C0F1D990F5EBFAF0A7DD94017B601D2E6C3C003F5AC41000E42C62691549E686447D74E9A77964DCF10B25F9C8F43FDA1CF625C15F32FB5EAC3C04C5329E18001D0E33CBF8D3C55C41FDA8DF63EE8C5C6B3652102288DE8376DFD5848B9A17A2901002367EA228000018DB9011D94B47FED8CBC67ED4DB5BA29C0CC0A989BE1A48C3352389D7279DB800014338ED000009F0BC4D768DC7AE7F5107B77";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "B8FFFEF8360EC3E47216E200007156DE2346A4D2685533DC34E160749C4F6CC119BC30C4928C336657FFFEF5A23D0000A075C0000056550C1AB619530FB6A1E072AFB2D801CD9698000000804678E3DCE5C00EFFAC41000043CE06E6D2721677FBBB71B491E29D419F4ECEFFE1BFBF0C00001868DB988D6814C0B09DAE702AAB8D529F5489DA0763A5E721677DBB997853E502B3AE144D143C008C4947D62B283DCCCF76539E5554F78CE8927C832E798BB1418D178334C300DE4539CF033AFDC13FDF591CCBDF407737E4D33EE5800074901212739163D1E6589AE4EBB6506295C92D7B2FFFB1CE5C7EACA576E068B61CCE1D87843C00F92234FDCC47717B4F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "8A8E397477584ACEE30EC1FE7F9727496F019EE39F9810E1ECFF663B79500006812BE0678BB19C98540A3722F1AB11E461C547EDE3F1BC60657FCEC2D29BE8C45B03F43ED94880076667A5CAFF905408C086CCF1E17800B4735C10CFFDEC0171F081D6F210FA2324AB0363C697B7800348EB3E9CD0AD95ED23ED877EC9E7CA60621B5B13E9F7142A38819809801738B79603E05C8BB355554B7F6BEEEA26D226A213B3BC696713C0E1D906AFA98CA66DC400E85721C907BB6FC3C1B59C357FFEBAA8A2212240122AB35D5159CD0581A009E3FEBFD3C139B8940013235BDB091352FF8C61C51F80007172A64167FB333653D3A2E07280FCD280FAFF63FFE31084";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "C4FFC3A8A59043D592CB910A0B07800041F50AEECBF657CEF6FC4C0EDE5CD2F9BC9C2C60FEF845C1080E72714CE68056333784396902F078DC6E5700227C1D05CCB88404491257982C4327AE9295ADD816C3525142B86D79B6590000CE53D0788969581599286CBF7A9E0CF0E993318B401B2202F7FAC99F84B8D09760A81B2104559EE333D4F1D900E3923B406CEDA202158EDFC16A36E902B984015BF7B261E14A37DCC382EE6EFDE12512C3FE53DF02DEEB3A45DD7A22F891056661CA35101A023A3301A68A184EDA23F0CF39CBBC7C0A1EF3C3F1ED404A9FBE9D0830EE5CC034E86EB9DA27502BA109C9AB7F8B12632409FCCFC5F3466794EAF3C3F12FBF";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "C8153AA0B1081946EC0A8DC75D7EEAF48484E92B7565F8B86484C9FCCEAD89B9DF5F080000C76AE4842652E18DD2DA6BE583FFCDA98DA7A0BC57B6C830A0EE138F138DFFCED463F006C2FD0000C68237005AD87442CE3C2CB8D10B29EE484008508084C3097CEA0786F68FFFE29806EC0558E8F00080A435A0079B5D93F169CD9281FEA743B8D36C34AF9BC620C21F0CA17ABC0F6298382C6A4A8BF00021EDDC147FE205A5C70F41C9857C746FF01E439A763F769B5BEB792B73980F139EF93C9D7473F0001975A45314032BF9A634E44DC5C3EF7B7BD1D45D2F40C869E188D26949300F11864790ADE133F0001167A40A79DDA08079E3084C032C864C8E1AEE";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h0505F5F503F303F3;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h020A135FCE0ADF5F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2548w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2548w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "DA55E64807749508AD73E13031E7BFAB0B5A4FD5D4F4B1C1CB9B3E060033C4117002D2FCFF7ED4488205A0F278BADECB6A13EC564796672C60EAA45E5119A616F8ED300380FD800D0381CFF0FF3EDB48D65C089FB9C07A83C833C6FBF2BFC7D41DBDB706F0F5D23CF954200F8039205070A0E8FEBF2E922C1B342F4C58DA9A003AE7DE0B622187B08CD81523D72C8829F8A4E00007D3096B2EBEB487BF3EB5C36DCAAFE0EE5BCF0FAE1B999DBCE1D68B711055CC8DB5205BE3BEE0000FF9B9C4F6E60D5D317F922746F14F09BEF52613E5C7E762C519AC904F2378A673C078ED200326AE8C403B64C722C21D9EC5D652B3E082EDB6AD20132475CA0FA231FD12";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "E069C2A68888200A8A15CC924D21C07D0E38A5F35567163773F30EC794971201B6A6A0DF42BEEE31004C860AE88103BC66D2136F421D7ECB89C5FB22D1F50A632CFFB24FB23AD201AD13F7A37B84BCB1F3EE9926547803F233D345C57077667B0C18872A2DCA27691EFCEEF2708AD26777DBD7EFDECAF5CFB5FC004D4607031F0D39708620B66B771633A019803474AB12FC08E0A345C31469CBC02E91CDE5CF1CBCCD11F7530328529BDA08CA82A1DC6080A82E5087CF5703FF5D7F243C6F059D036F55F61D43EB4E9DB1E147B23FDDFAF5BF19D923D681D9BC37D46D0031C99CC7E31EC9485B2B531C4F94499BE8CA405FA5190DB5FF868AD62945A9FE6D53";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "5046FDC341109CCE878C840A745C07ADD4FE6EA5F412920907737667BB32758ED5AF43099FC462BF6EF91FC3F017046AD04CCF7CA303623E7029C8C5D77915B50179D928BC54242E1D68597FC362FC805A837EE30E64E4A7D43667A005E96D2D58BDB155C5794A971F0D6AEE5747F5788B359FEFC0874ABDA6C988E38CFE55FEA378E9AAE8AB55AB43604254E54269DC01A9FF45FAC96122B9D39CA38005E5464E4C48007EBCC72834C759E01AA7A1CFD047DD16ED8650DD673FDFFFCD6D3099488003BC00B1530D0810C8006E9807D63781095A3BB33B6B79631A16E5FCC4F41497C49DB369F92E895051CE009A2849F08CCA801F10EDABC3252FD143B3F147";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "9B0A0D94E5C77258FB9F145CA3A544314D2D8B7030C030B3D3B2D2C3BEDC7E4417A171CC5E1B846455A5C084E1B8147DDE9BA296CA3042CB75108CA2704FA490C88C0D219C3A18041F7F8340C1A4A49C19AB69ADA1E92EAC62AB792DAC10D31A0039882E2586403E81A428858E756C000F96E988E72051EE6AF06498FA2AECDCB7BDCCED511E59E98238E4693CB6827E29C50FEB8E8ED20000A639993C8C1B0BA9909BA8FAD2321C1CF3F2879EB2C6691F53F1B6150F92FF474DF56667ED4A00004EAB6AF281B685D5B43489EEADAAFE4F7F8197E82D0E790321C559AA5D507FC36BC20A7703B71C002D3E101FD84221FCC7D589CE46718998D604298A7E0B99";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2537w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2448w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "406226AE5A6AD06FC327F92445E1541C00CF96F943C18A8B29683A44C267DA7DB9F34444E282AA98E09EA4A2F185EDF7FDC9CD8AAAA7753C037FFD3F7D2C052491463047E20B7BFB48B37FBF2FFDEF67FF64A9BDE8D1E77F7C814FADBA570C3C032341AFE59155F46D9596C77DEBA78AD053382822D2A167BF00D6C9AF251D7F3DCFF5C83F9280181386FB1287D907675E5CE57E9ED26C9543D9DC601F066907FF7868DCC68E3F7F0557E4D927A080003020C9E00384937CD58615F56F6A0340458ABD0019AAB52FFF81C91E9809CCFF3EDB538A820580003CC9D01103A867138B42C18B7FD875132D39F4203511F607FF828B1F52EF6F7F7E4006E5090F8000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "349388B180CC32DA77DF9095CC33D34810DC814015A51CC7FFC2A53DEF251A3FFE2191871C1780007E67505E3F5F201239EF4988743084BC379E78C0983EE5C7FFF8C83C5153943FFC0B04998F318000FE25A8D1B8A8648201E5ABDF6AF5A55DC153B1809F14433FFFFD0B78B3183D1FFD4C448DE164800004E63874FF050404A7F316BCEC24391E18DA600019588E837FFC1AF8E9BAB51FDC6B2D26CD17000024B6C29DFF9AB123EC0A80F4D864A2477FFCF1001C724203BFC7DCFCF146980F8433D36BEE040000D03680CB7C1385038196080BBAECD454F8D5400000DF199A7EF88F6B1AD2EDB95EA06A80E89A0000FD5180A17C9B87810747E60E315B3221";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "16D7E10013DFBA417FF862EFB08D04B3F27DE967E2910000025C806AFE2EBF02472BBBB258F8504EF771C48016FF68CBFFFFC6EA59BC840627009CBBC1B0800002730002FFF0FFD1A039421B53DA5C47B5A7E0005BF04EC6FFFF01C61CED902C71FFCF3F345380004DB800FFBF84C4A802735AFAE8F90AE76D1DA70010F00DC3FFFF69C2FA2D4B769790AB4B91C700007FE80047BF27F894C35AE524F9C48FD095001200B3E0CE5AF3FED0BA48C38C487A77AF1A462D0000297005C7FFCC078E41D11250536D8227762F5600A8C03A48F0FECC02595B24AF23624B2F70EC030C19700508FF012C0607F2FCD009853D55EF868C002AE00FF3E8C736235729936C";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "FFFFC2629FF443E871C00092858F00698F3755A9CEF0DD651BC4BFB49BD903AE6F0A1D76CA910000FFFFF03A481946B1F080007E61420032C3ED4231BC8CA1464AC05DD299F901BEA2022171C5310000FFFFF128CC2193CF0680007DABEBF07E01C3F49CB008D1C9BCC0DF196CD800562DB3FCA91E300000FFFFE388DD0A91398380006B8D78FCC1C2DA18C0B01DE948FBE001F02FC8007CDBB7049A78300000FFFFE3ABAE62BD3AC20000866BB380E2F69D6E49B081C1C2CAF8682A91C0009C13D06DEDE5300000FFFFE3E03A674D5A0F00005CAEFE008F752D6D76B07FF10E9CFF4E5E13C0001119CDB3B5E3700000FFFFE3087B9E6D574A0000C2D1F1C083";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2559w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "68AEA96F8B7A01E7A9248DFFFFFF0EE4972D30000008FFA41D899DA5BE8460BE111B91C83A3BCC70C06220A027543BAB1947FFFFFFEB1555A222F000006D69308F0E93651D06A77436080BC357DA8E3E79E401503CB1281C2077E1FFFFE16032F9B00000C08A6895FAC524670349D0B10019193A68176ED83147105B429127F780A55DFFFFFFFA55A3C90000C06EACFDC259B1CAE0E172D45080A726F5121C6B82860DDFF5B584B00CC8501FF8FF956A55D10000C0E106B0FBCEB10BE08FFB4120810C93DEA1710C16B501D2111111862B16850FF07F6B9D4C6E03E1C07513C5D36CC18307738E6D64270F76918914F80EDE40B9A456A7FC939C9E87207F44E4";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "4F7C692750E08140CBD274D1F6638031606F6BD7C252C78C470D8D8BADA2087C5CB93261E11A622542572045E59B94CC13BB94B68AE5EC8E7224D26FEDDBC3D8137B241F7C1E071D53433B233A6743D252C3A70EF3D18FF483F194866CE0A79C3B7502252F51E1A9B223DC911E5E24956B5DB6D83A48176F6130E0E915A7CD535AF08B110D1FD76DE38DA63EFC80E9B7EF9B6740B670189E7D1FCB7342C9D83C6D73E841A6B08C9868C4EC49F037C315A556BA4D6EECBE3351E35D9F7630110704628CCAC72B488605771C1AD1B180829325C924DC3FE63B6FCA52CC5D4B9218AEEBF292BA71929DC2838A48C64E411108C38108808AA9FCE34198078DE7FF0F";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "F11EA4B5BAF9BBF686C9F59A644A944E727DE3909A4B2D179FE516CAC0A121AB3E47A40615EDB85742C002C3422DFF08078D4D45B9A718CDEC00707C982C2A075C48476CFF1C478543EC56CBBFFFCDC6A4A188F87DFDE47C09C3789C30500A04B84740000066EB0C53E14B86FFFE7537CCA08D0DFFFFED9A66594055D288DF5F97E9F827802FA6D027A70000F05C8F6CFD05910FBFFF98E00440C46BFFFF409C0A7FBCFC0BEA2EF5337E008434423A00B4BA0000001A4C64FC14CCFFFFFFB11A1CE24F0C77FF0D782C513CA4AD21B816B82C00874FD729AFCD500000002AB01F400885C7FFFF85BA08A1E80D20018408906CDF0445DDA5E9291B803CE15A2E89";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "5E18F0000038B9820225B5C7F8FFC7AA30E9E80BFFFEBE2B181D00822B6D09B327287CD857D75F3F24B070000E8BE99008EC0D3EFFFF6F89E3F501275E07B90E273AABD066EFF6A8C80B87F8562A3578495260000F414900EA61A382FFFF56AEDCED40035E3F7D5B9477AAE7F0829CBB7CD960E99520048C98FC38000754980B44034CFEFFFE3203FA0590CCBA55BA8327E90921D3921B5283FBCD10F6D1EF6C297180000072B00C8C81A40FFFEE7EBC37F2B6E09AEE63C73E12788ECCCF63D907ED14CE7FFC09611CCB800000B1D056098453E00FFEF47C91FD1A133C01281F39D1384227CF7C9D3CC9C4658551CB2B9FBC3E0700B7503441A47B3F0F7EE0FC";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2431w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2519w [3]),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2519w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "0B5259DFD207223B96FF2A7CDBC000B11433045F6E700000FFFFE314A68164D4C00000F41049C07229F476A2D23CEBDF3B3F804DE8C0007743D108D00A700000FFFFE36B8A822459F01C000F7343DE3CC0DB3E8646FCD115C3C100A58FE000FF08FBCE8B9AC00000FFFFE3DC07285EC3001F0035B2942153FA0C3C8646FEB67F41A43DBC1300001FBE21A5BB85F00000FFFFE3FF15062BB40000002084F151C6E4FC188639FF0973FDC28471D80000006ED9810F8DF00000FFFFE3A5B67E79C2000000148CE590B6B147008639FF0C23A961EADA01000000DB7A4321BFF00000FFFFF3375739568D00000009EAD673F02CDB808639FFF4E7BF4407F5FA000000";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "8BAAE847FFF00000FFFFF146D6525A1300C000959EBD97DE8EC9E08639FFB177F1323063B400000015F6F63051F00000FFFFF1CC76858EC2C0E0040D62C74508AD2C638639FE9071995D85B327F000FF9B63FF8C96F00000FFFFF82DECE61D2E20E1070229644C33CEB3B78639FDE812D346EC40A77F00FF2C11E0C8EFF00000FFFFFC648AD02A08FDC7778865F7FF5B81A588AA350D9FF46CFFF132DEC188FCD448702DFE000000FFFFCE56E80215044985D60012F7CF564E1B68EA757A73887FFFF39EC26F80FF97EF043E89000000FFFFCEB5B5A0C70E2120D41227FFFF6BC930B8AA5B5B70BF46FFFFE3B3830759A7252297FB000000FFFFFE496588D2C9";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "39F8C00084FFFFE26178C0E25A9A70D963FFFF66D5A9FE38A80BAD690B000000FFFFFFB42867BF80E66A030035EFFD9D09FF76E23ACAE0CC9FFFFFBAF680C02AE9AFB9C5E1000000FFFFFFF538627A214E02503010EFFC95A0FCBCE23870E0FBDFFFFF10E01E07817D2A8801C9000000FFFFFE9A68872080DC1B2AF5817FFC9931E2B2C2355FC0F33FFFFFA4F5DB7660B689E2FD61000000FFFFFE26B902AD3B80E32D60117FFC91490662C235880187BCFFFF0C74469F17C7CBC7FF69000000FFFF7F6A002B264E0E0016F90C3FFF77788C1929AFBF008F83FFFF6C818607A05AB9627CDE000000FFFF3E9780EDCF952390B88C833FFF149F0C591A2FB8009E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "A1FFFF937D300F9AEEE92EA0E2000000FFFF3C3A6008EF583AE73FE5037FFF1CB10C10FB230800352AFFFF2120ED80F43984B7FD89100000FFFF3C1F00A668995CE13CC6AFFFFF7B8C8CE028F27F00BDD0FFFFBE9FDA00CE845964413A100000FFFF3C7E620BE4AD792077D7E4FFFF2C648CEEEDD47F008F4DFFFEB67211006A0065F11D00100000FFFF3CF0078CD6BD31201E8121FFFE36E99F6F33E2F000876BFFFE55D5C100520129689103100000FFFF1CE6433693EA1147B7A826FFEC421AF36958ABF1008C44FFFCBEEB2507A8623029A2CF100000FFFF1DCADA7775A2CA47FCE405F7CC14FCF3E90F4C2000BDDCFFFC2EE1000F6CCA1B6CC0E8100000";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "EF6A3CA3DC0C48A0A23931F7F13D1778EE2AB80579FECD8BA2D200081C70615CF85FB00E66DFEE27784874D472F4CB651C7A98761D9E043A6C98266325FF2D85DA5E00000000309ED97D4EBEE47AF847E7F69FDC80486B8A0BEFF54F73C66BA001BD7F1FFFFF0CC30B9800000000119FF0F54C285FE6CEEC600E6C0E7C72CB48CC66B7700DAE5D888075403FFFC0954F191C000000009F3BB7E9F8C903C5F2486CB23A926A38BF695CA6E156CD5A31D240B88F7FFF80DBBF87EE000000000C268903C92CDF3F9B8BF0B03104589C183AB5065978D145B98D40680FFFFFFF1943191B0000000027BB00FC92F913A3ACFDFADB50C61993C2290D6519F39568BE79";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "88564F01FC3FEF2BFE9900000002045FA52FF156811E0965B3E3AED12D70D70D011D749517BB1090CE170F39FCC15CAB80D180000000384B1DEFE5281136E1D99FF9454A527B84A9931B359C0E0B06CE0AC9083FFDC35AD488689F000000D581F4F54D9A237EBA4BDFB007D90617E35877575C1E890A21AAC9450C3FFB0E360B318E90000030523136CA62A47E312DC6D1422423CDC1747969D670BE1D841CCB5B068913F3EE1E2CC38540000041F28713496DCE3055EB14FCAA9F0DB00416041B8C7BFA2BF129DE98D20B03EFC3405E5787CA00009DBF0040F16C13D4C2F70F97C0AE8A4E77C5BF0F5280261C1E947616A4DA037B9FEFC791B0770000CCCA93";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "B9B0D317E2A6038F75AC851BAB2486022F2F262AAEF02DC002546113B8DA6EF349F00B10018BD78061F335E390DA1A80D2CFAD95418F4FAF893A699D3A07EBDAAB1471C7EDD953100FC92B000158998715EAD7EF746C09F19A5B62CAB6653526F3B20C22AEE744032EF884C06D63A92DA2CDB980011B1B6217C2578738AEACB7C750FF2B947FBB066A3A0F6214DA129E38178C0002D13724B6C2F2BF0320937351D88701CCE2DE0A364CDEB5396DCE058F01EA8B32A837D9609E88009A83CD5D10B3E1A61225FCDFC3ED460346EED7A73E620DF960D7B005A907A0A9806AA63E3E014747B6D2B3D4543C5CF0645208E13FFA950EC817AB92330AC948A351CE9B";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "CB343865BFE57862111FE3361D68F3301BF359D16899C1EE6F54C5F0C5708213599A74C063E902C3228CD10B001EE7C0423F4909BF72F356A5F35AA432C6FF1E966666C040E6C55C0A0DC732B63E5B387A2409F5008E102A3A1EC0CBA5E7F3EF46331803B6B5FD008FE40040037738AD3F87F8362B99D7B2DA298427FFE03A7A6D9C444B9864333EF6FFCFDFAD39E7E08E779D0034AA41CD3A7FB942577C4FF1B8698086FFBCA2910D08CEB5D70B322844FF3FA0D0BBCC1F1F2822001D2B897462454B19204F015E21ED8E1100FBF075068F36C39A1932E86D0083414400C3E380F5290194A37B68CF35E933DE324A1EC2E0A67AFF1771DC980F9D41C7BE33B7";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2592w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2592w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = "FD1F0F7E44FD1635D6A68107F8C35F38A3839C3E5C5435059E82296A85FD41D75A3250A366508462525C27201AF62D94FDD3230000C31332EC7DBBAA1C3A3133050B47BC5FAC9CC486BAD8864F1201F7757203330F6F071AD6EA61FFFFC3204105DABB6A380175226AEAFFE02D3DA61AE87A21B7655860CBA9D7037410CF6BE4F75BE000000055F57491AF9E6CC53088286D37EF3F1FDB04F060864808CADE289DA61FFFFFE186B80234E0000000A2FBEDC3FE055BAB9BFC9A2AF17F01A30121774AC2FE3C29EBC7B9F81FFFFFE07ACA13019002000069512E9EED29CA67D0CF856242C85EED4530F0F43A399BBDBA1C21FA1FFF83E1ACEB52588E0000004B02";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = "C3E48C5BE6B32BC32E57FFF06BF7BE7A413DD1E256C2C73F24013FFF03E1A52320A5E7780000BC98DEEB3FFF7DFC6623BC56FE004BF282D5F839FFFFDCA9E12686FC3FFFFFC150E6E0F8F8F800000DA20C350959C8CAD7037A1DE870C3E4E214F4A92BE6E274B73089A17FFFFFC38B247FA9FFFF0000F845B346127B460DB7D0747764E9685275C3DB75FFDCBF6E87BC8820FFFFFF83A2E59CD29FFF0000667A23DD81F267A7B6F3679F6CA2E3CAC2F82335FFEF93435D19232CFFFFFF83C822A42E6B57F8003D536A7079F831F1D1C925A862605992E930AD3BFFFFD5C730EE6184FFFF10518EC1CD80F8658700C559A4BAB2D51EF3647C5749E6CD603161C8";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "5C719FAFFE1CF1083059FFFF3AD5E2452B801F9105004DF5F28F82985A630C8F7174BEDD7950E0D2888FE7F1F630D5F9ACB8FFFFD516A3260E0A57B258001EBC512604A0D30315AC78A342B5AE4F5BEDC11F8FC9EE00721EA8A0FFFFF3B23FF6FC04DF3FC1000716A766EE489587ED64B4286E8EE4CB200E9D27FFE7A42CB43CCC0EFFFFF521950765C83A81DFFC6086155FF09EE48F589C7B90DBEECE3935A4A47FFFDF4988F6E96D06F8FF32CE089367E616141AFFE0062EC3A5F6B73EE3A44296B9488D7D419F064FC07F3DE61103F593C0016E8077F6A939E0DAB00F3C0BD764B143243FEEBC88377C8F20A546DA0E93C773BB40A3627A98C13E1DEA2A39";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "DA4EC0D0186FF69F59AAD8E04E40DF83D81EE02BBCB60BD75B11A3EE20D3B07900CE49B20D332B85ED7A003C299103730CE662480E5AE5F90BB3A0775AEE8DC1882DF7FCC733472752C719EE4130CB6FEA780037C4804F73F75DC9D5D623FC037C36ADB20B17ADBE3D81AD77D26401B7E790E86A58384FAB3421001F25110613F54F300673360F5EDF29669FF796CCCF52E1FB632408FD56D72763AD9F7821C7B681000740391FD47447EAAAD748A77BC9C03504001FA4F72A59F07A1ACECB77427CD9FD0A7EEA5094720083021A36EB1F55E7757FF9BD8E702B8C6F09B64E6896D980C1858EEF26E79912B551FEDA51B79C00004005890B9F5D200036EA11EF";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2570w[3]~0_combout ),
	.ena1(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2570w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\PIXEL_GEN|Add1~37_sumout ,\PIXEL_GEN|Add1~33_sumout ,\PIXEL_GEN|Add1~29_sumout ,\PIXEL_GEN|Add1~25_sumout ,\PIXEL_GEN|Add1~21_sumout ,\PIXEL_GEN|Add1~17_sumout ,\PIXEL_GEN|Add1~13_sumout ,\VGA_VTC|p_ctr [7],\VGA_VTC|p_ctr [6],\VGA_VTC|p_ctr [5],\VGA_VTC|p_ctr [4],
\VGA_VTC|p_ctr [3],\VGA_VTC|p_ctr [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "../src/rom_data.mif";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "pixel_gen:PIXEL_GEN|rom_p4b:ROM|altsyncram:altsyncram_component|altsyncram_a2j1:auto_generated|altsyncram_8lk2:altsyncram1|ALTSYNCRAM";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 57600;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 24;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "21F318457D7000C0868A0A0006C71F79AC3B4372AE06DA2A7182C2A0004580691FBFFB44510FFF22F5000046B7FFFFFC9B6A80000072CDE96345817BCA09A206D11DE0B8FF14BF700000000327FFFF2DDD003FF03718FF00DA6931BFE2F888A09AF2BD993123C080B5C683E700BC2882E7FF38600B8080D6F4FFFF96601C00008C2AB74087F1B09CC8E11527D1F023D5FDAE9B78001F68183CFF03FEC9FC80B882000358323FFFFEAEB40A006A71A94EAFF071C3A2DAC4AAA07357BFE06EC0B0FEFF74E49703E772C2001FEEC11FFFFE71FC5E004E34763ADED878A341E491D9D14154FE7FA1BBF05C001868BFFCEC0A180EDC667EBE00F981E0F5C01A818001";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "6EA515A0F6F53360048DBBFC1FC583E71F1F9A5F1A3F7C523DC07F4D6BBEFFF9043A4A3D0061BEF59403F3F8D31D1D4583E1D41AFDD116933001C028633CC3E4AFC3307382EF8004C66D518083031A2BF4F0C070B8241A9A98CB931DF7C30B613C313B8F697A14D845C3CCD73683955229C22B6CCF2C84430711F0DBEF03560C65DA8563F7F0947D98818F4E853D30064DC2FA4B7E423FF9F963078339C470FDC266513C716290901ABBF2CF9DBF1A5A8500F841907037D93AC297D976151FF1C39EAB43D00EF73A4923588259E071500B9923D5C77D8FF98D00E5CB2561AE24E93C17DAC6518FE2B0EDECC8D27430976AF3A94839527E6202D808A9FE054E7E";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "9EFCCFDC3CABCC4FD1C997984E860FC6B1EC55D88CFC1AAF3C2E84129E83C2080439E2BDA880C4AEAC0C2DB4A66BAF0C46C3346132A47078E8AD9B5C31E0AEE3EC918DEC53A0E6D8D8FC2DD249117C5455324C967E777D04C9C3636213A2397900846DD26F28C8D50A5E2A95C814E6C1A046A258D540038645303CE22DBCF99B91118EE033DD524E588218CE8425CD1BBB110007E92CD5400229FC24AA683C901EA070FFFF88CAD626CB39F003FCFB566CBF8AE9C70BE1775C900EF90742A05013C00703C6CCEBC2207A96FFF3AD7D8A7D0EC0F003B31572CC4601087F9B9C8C30F28C9E09965B55F4C881A538B8F27974F4E0FFF341193E2F24B0F003321BE6";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "92BB12A283B7A045300E548C7AABC555495050BDF059C8C9C656A1FFF3E6CE8C2EE99C000047526C866725E41F745DD185C0B661E8967BC42628C5F8F45D2EB5F1057DFFF331B4707DA92C000047D98D9069E12EFC800195D81782902D6FA4A41522B0026A7E27ADF023BFFFFF2B27A0D5F5D80000809E2C2C3569C5CF5C34B4FD64D2F0C96C11EB2D69E8433938568EE2F91FFFFFB19E5FCA0ED400002D6B7089777E3FA37928453F84ACDB969D0E8C5E442810B590E047152AABFFFFC51773863C300000DFBE0A002A00C403C0487457854603BDD3A9DC58A52C3E5140B699B4E002FFFFFF87265C7B3000001473DC11E82A03ACC33C7512130B06D3AFD3D2";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h0522AF220577AF77;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h50005CCC53335FFF;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N38
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00001110FFF0AAA0;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h0257025700550055;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h3330CCC033308880;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hCCC0CCC0CCC08880;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h5550666055502220;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N53
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h00F000F005000500;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hA0A0A0A005050505;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h00000000AA55AA55;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h000000FCA800A8FC;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h0257025722772277;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h0000000005050505;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h00000F0CA080AF8C;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0A0008000AFF08CC;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0C080C083F2A3F2A;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N32
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h03330F0FA3330F0F;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0A0A0A0AA0A0A0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h000F000F222F222F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3030303030C030C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00AA00AA02A802A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h007F000001FE0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hC0C040C0C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h00C400C400C400C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0F000F00000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hD010101010101010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h000F000F777F777F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h222222220A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h222222220A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0050005000503050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000F0000000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h5555000055550000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h55555555003F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h111F111F111F111F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h99999999FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hF333F3333FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h807F807FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h8F7F0FFF0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h4AB14AB180008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h85805B0885805B08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hF177F1778C008C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hC6C0C6C0C050C050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0002000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .lut_mask = 64'h000033330000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h3333555533330F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h3333555533330F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h000010FF000000FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hAA0AAA0AAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hFFFFFFFF03573377;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N43
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N42
cyclonev_lcell_comb \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] (
// Equation(s):
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3] = ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .extended_lut = "off";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .lut_mask = 64'h0303000000000000;
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2458w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N43
dffeas \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PIXEL_GEN|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~1 (
// Equation(s):
// \PIXEL_GEN|color_hex~1_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~1 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~1 .lut_mask = 64'h110511AFBB05BBAF;
defparam \PIXEL_GEN|color_hex~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~0 (
// Equation(s):
// \PIXEL_GEN|color_hex~0_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~0 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~0 .lut_mask = 64'h550F550F330033FF;
defparam \PIXEL_GEN|color_hex~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~2 (
// Equation(s):
// \PIXEL_GEN|color_hex~2_combout  = ( \PIXEL_GEN|color_hex~0_combout  & ( (\PIXEL_GEN|color_hex~1_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~0_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\PIXEL_GEN|color_hex~1_combout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~2 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PIXEL_GEN|color_hex~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \PIXEL_GEN|always0~1 (
// Equation(s):
// \PIXEL_GEN|always0~1_combout  = ( \VGA_VTC|l_ctr[6]~DUPLICATE_q  & ( \VGA_VTC|l_ctr [7] & ( (\VGA_VTC|l_ctr [9] & \VGA_VTC|l_ctr [5]) ) ) )

	.dataa(!\VGA_VTC|l_ctr [9]),
	.datab(gnd),
	.datac(!\VGA_VTC|l_ctr [5]),
	.datad(gnd),
	.datae(!\VGA_VTC|l_ctr[6]~DUPLICATE_q ),
	.dataf(!\VGA_VTC|l_ctr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~1 .extended_lut = "off";
defparam \PIXEL_GEN|always0~1 .lut_mask = 64'h0000000000000505;
defparam \PIXEL_GEN|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \PIXEL_GEN|always0~0 (
// Equation(s):
// \PIXEL_GEN|always0~0_combout  = ( !\VGA_VTC|l_ctr [4] & ( \VGA_VTC|l_ctr [0] & ( (!\VGA_VTC|l_ctr[3]~DUPLICATE_q ) # ((!\VGA_VTC|l_ctr [1]) # (!\VGA_VTC|l_ctr [2])) ) ) ) # ( !\VGA_VTC|l_ctr [4] & ( !\VGA_VTC|l_ctr [0] ) )

	.dataa(gnd),
	.datab(!\VGA_VTC|l_ctr[3]~DUPLICATE_q ),
	.datac(!\VGA_VTC|l_ctr [1]),
	.datad(!\VGA_VTC|l_ctr [2]),
	.datae(!\VGA_VTC|l_ctr [4]),
	.dataf(!\VGA_VTC|l_ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~0 .extended_lut = "off";
defparam \PIXEL_GEN|always0~0 .lut_mask = 64'hFFFF0000FFFC0000;
defparam \PIXEL_GEN|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \PIXEL_GEN|always0~2 (
// Equation(s):
// \PIXEL_GEN|always0~2_combout  = ( \VGA_VTC|l_ctr [8] & ( (!\VGA_VTC|l_ctr [11] & (!\VGA_VTC|l_ctr [9] & (!\VGA_VTC|p_ctr [11] & !\VGA_VTC|l_ctr [10]))) ) ) # ( !\VGA_VTC|l_ctr [8] & ( (!\VGA_VTC|l_ctr [11] & (!\VGA_VTC|p_ctr [11] & !\VGA_VTC|l_ctr [10])) 
// ) )

	.dataa(!\VGA_VTC|l_ctr [11]),
	.datab(!\VGA_VTC|l_ctr [9]),
	.datac(!\VGA_VTC|p_ctr [11]),
	.datad(!\VGA_VTC|l_ctr [10]),
	.datae(!\VGA_VTC|l_ctr [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~2 .extended_lut = "off";
defparam \PIXEL_GEN|always0~2 .lut_mask = 64'hA0008000A0008000;
defparam \PIXEL_GEN|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \PIXEL_GEN|always0~3 (
// Equation(s):
// \PIXEL_GEN|always0~3_combout  = ( \VGA_VTC|p_ctr [10] & ( \VGA_VTC|p_ctr [8] ) ) # ( !\VGA_VTC|p_ctr [10] & ( \VGA_VTC|p_ctr [8] & ( (!\PIXEL_GEN|always0~2_combout ) # ((\PIXEL_GEN|always0~1_combout  & !\PIXEL_GEN|always0~0_combout )) ) ) ) # ( 
// \VGA_VTC|p_ctr [10] & ( !\VGA_VTC|p_ctr [8] & ( ((!\PIXEL_GEN|always0~2_combout ) # ((\PIXEL_GEN|always0~1_combout  & !\PIXEL_GEN|always0~0_combout ))) # (\VGA_VTC|p_ctr [9]) ) ) ) # ( !\VGA_VTC|p_ctr [10] & ( !\VGA_VTC|p_ctr [8] & ( 
// (!\PIXEL_GEN|always0~2_combout ) # ((\PIXEL_GEN|always0~1_combout  & !\PIXEL_GEN|always0~0_combout )) ) ) )

	.dataa(!\PIXEL_GEN|always0~1_combout ),
	.datab(!\VGA_VTC|p_ctr [9]),
	.datac(!\PIXEL_GEN|always0~0_combout ),
	.datad(!\PIXEL_GEN|always0~2_combout ),
	.datae(!\VGA_VTC|p_ctr [10]),
	.dataf(!\VGA_VTC|p_ctr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|always0~3 .extended_lut = "off";
defparam \PIXEL_GEN|always0~3 .lut_mask = 64'hFF50FF73FF50FFFF;
defparam \PIXEL_GEN|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \PIXEL_GEN|color_hex[0] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~2_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[0] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N27
cyclonev_lcell_comb \PIXEL_GEN|p_blue[0] (
// Equation(s):
// \PIXEL_GEN|p_blue [0] = ( \PIXEL_GEN|color_hex [0] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[0] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[0] .lut_mask = 64'h00000000A0A0A0A0;
defparam \PIXEL_GEN|p_blue[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~3 (
// Equation(s):
// \PIXEL_GEN|color_hex~3_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a169 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~3 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \PIXEL_GEN|color_hex~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~4 (
// Equation(s):
// \PIXEL_GEN|color_hex~4_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~4 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~4 .lut_mask = 64'h4403770344CF77CF;
defparam \PIXEL_GEN|color_hex~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~5 (
// Equation(s):
// \PIXEL_GEN|color_hex~5_combout  = ( \PIXEL_GEN|color_hex~4_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~3_combout ) ) ) # ( !\PIXEL_GEN|color_hex~4_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~3_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~5 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~5 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N53
dffeas \PIXEL_GEN|color_hex[1] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~5_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[1] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \PIXEL_GEN|p_blue[1] (
// Equation(s):
// \PIXEL_GEN|p_blue [1] = ( \PIXEL_GEN|color_hex [1] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[1] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[1] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|color_hex~6 (
// Equation(s):
// \PIXEL_GEN|color_hex~6_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout )))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] 
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a170 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~6 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~6 .lut_mask = 64'h02520757A2F2A7F7;
defparam \PIXEL_GEN|color_hex~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~7 (
// Equation(s):
// \PIXEL_GEN|color_hex~7_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~7 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~7 .lut_mask = 64'h021346578A9BCEDF;
defparam \PIXEL_GEN|color_hex~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N9
cyclonev_lcell_comb \PIXEL_GEN|color_hex~8 (
// Equation(s):
// \PIXEL_GEN|color_hex~8_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \PIXEL_GEN|color_hex~6_combout  ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \PIXEL_GEN|color_hex~7_combout  ) )

	.dataa(!\PIXEL_GEN|color_hex~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|color_hex~7_combout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~8 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~8 .lut_mask = 64'h00FF00FF55555555;
defparam \PIXEL_GEN|color_hex~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N11
dffeas \PIXEL_GEN|color_hex[2] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~8_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[2] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N6
cyclonev_lcell_comb \PIXEL_GEN|p_blue[2] (
// Equation(s):
// \PIXEL_GEN|p_blue [2] = ( \PIXEL_GEN|color_hex [2] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[2] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[2] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~9 (
// Equation(s):
// \PIXEL_GEN|color_hex~9_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a171 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~9 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \PIXEL_GEN|color_hex~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~10 (
// Equation(s):
// \PIXEL_GEN|color_hex~10_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~10 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~10 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \PIXEL_GEN|color_hex~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~11 (
// Equation(s):
// \PIXEL_GEN|color_hex~11_combout  = ( \PIXEL_GEN|color_hex~10_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~9_combout ) ) ) # ( !\PIXEL_GEN|color_hex~10_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~9_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~11 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \PIXEL_GEN|color_hex[3] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~11_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[3] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N15
cyclonev_lcell_comb \PIXEL_GEN|p_blue[3] (
// Equation(s):
// \PIXEL_GEN|p_blue [3] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [3] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [3]),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[3] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[3] .lut_mask = 64'h3030303000000000;
defparam \PIXEL_GEN|p_blue[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~12 (
// Equation(s):
// \PIXEL_GEN|color_hex~12_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a172 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~12 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~12 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \PIXEL_GEN|color_hex~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~13 (
// Equation(s):
// \PIXEL_GEN|color_hex~13_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~13 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~13 .lut_mask = 64'h028A46CE139B57DF;
defparam \PIXEL_GEN|color_hex~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~14 (
// Equation(s):
// \PIXEL_GEN|color_hex~14_combout  = ( \PIXEL_GEN|color_hex~13_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~12_combout ) ) ) # ( !\PIXEL_GEN|color_hex~13_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~12_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~14 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~14 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N19
dffeas \PIXEL_GEN|color_hex[4] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~14_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[4] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N21
cyclonev_lcell_comb \PIXEL_GEN|p_blue[4] (
// Equation(s):
// \PIXEL_GEN|p_blue [4] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [4] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [4]),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[4] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[4] .lut_mask = 64'h3030303000000000;
defparam \PIXEL_GEN|p_blue[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~15 (
// Equation(s):
// \PIXEL_GEN|color_hex~15_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a173 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~15 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~15 .lut_mask = 64'h35353535000FF0FF;
defparam \PIXEL_GEN|color_hex~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \PIXEL_GEN|color_hex~16 (
// Equation(s):
// \PIXEL_GEN|color_hex~16_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~16 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~16 .lut_mask = 64'h0A225F220A775F77;
defparam \PIXEL_GEN|color_hex~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N9
cyclonev_lcell_comb \PIXEL_GEN|color_hex~17 (
// Equation(s):
// \PIXEL_GEN|color_hex~17_combout  = ( \PIXEL_GEN|color_hex~16_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~15_combout ) ) ) # ( !\PIXEL_GEN|color_hex~16_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~15_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~17 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~17 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N11
dffeas \PIXEL_GEN|color_hex[5] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~17_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[5] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \PIXEL_GEN|p_blue[5] (
// Equation(s):
// \PIXEL_GEN|p_blue [5] = ( \PIXEL_GEN|color_hex [5] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[5] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[5] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \PIXEL_GEN|color_hex~18 (
// Equation(s):
// \PIXEL_GEN|color_hex~18_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a174 ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~18 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~18 .lut_mask = 64'h03F303F30505F5F5;
defparam \PIXEL_GEN|color_hex~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~19 (
// Equation(s):
// \PIXEL_GEN|color_hex~19_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~19 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~19 .lut_mask = 64'h042615378CAE9DBF;
defparam \PIXEL_GEN|color_hex~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~20 (
// Equation(s):
// \PIXEL_GEN|color_hex~20_combout  = ( \PIXEL_GEN|color_hex~19_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~18_combout ) ) ) # ( !\PIXEL_GEN|color_hex~19_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~18_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~20 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~20 .lut_mask = 64'h03030303CFCFCFCF;
defparam \PIXEL_GEN|color_hex~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \PIXEL_GEN|color_hex[6] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~20_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[6] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \PIXEL_GEN|p_blue[6] (
// Equation(s):
// \PIXEL_GEN|p_blue [6] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [6]) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[6] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[6] .lut_mask = 64'h0A0A0A0A00000000;
defparam \PIXEL_GEN|p_blue[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~21 (
// Equation(s):
// \PIXEL_GEN|color_hex~21_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) 
// ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a175 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~21 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~21 .lut_mask = 64'h40434C4F70737C7F;
defparam \PIXEL_GEN|color_hex~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~22 (
// Equation(s):
// \PIXEL_GEN|color_hex~22_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~22 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~22 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \PIXEL_GEN|color_hex~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~23 (
// Equation(s):
// \PIXEL_GEN|color_hex~23_combout  = ( \PIXEL_GEN|color_hex~22_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~21_combout ) ) ) # ( !\PIXEL_GEN|color_hex~22_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~21_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~23 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~23 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N41
dffeas \PIXEL_GEN|color_hex[7] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~23_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[7] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \PIXEL_GEN|p_blue[7] (
// Equation(s):
// \PIXEL_GEN|p_blue [7] = ( \PIXEL_GEN|color_hex [7] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_blue [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_blue[7] .extended_lut = "off";
defparam \PIXEL_GEN|p_blue[7] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_blue[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~25 (
// Equation(s):
// \PIXEL_GEN|color_hex~25_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~25 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~25 .lut_mask = 64'h0C3F44440C3F7777;
defparam \PIXEL_GEN|color_hex~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \PIXEL_GEN|color_hex~24 (
// Equation(s):
// \PIXEL_GEN|color_hex~24_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) 
// ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a176 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~24 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~24 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \PIXEL_GEN|color_hex~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~26 (
// Equation(s):
// \PIXEL_GEN|color_hex~26_combout  = ( \PIXEL_GEN|color_hex~24_combout  & ( (\PIXEL_GEN|color_hex~25_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~24_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~25_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|color_hex~25_combout ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~26 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~26 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \PIXEL_GEN|color_hex~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N47
dffeas \PIXEL_GEN|color_hex[8] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~26_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[8] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \PIXEL_GEN|p_green[0] (
// Equation(s):
// \PIXEL_GEN|p_green [0] = (\PIXEL_GEN|color_hex [8] & (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ))

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [8]),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[0] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[0] .lut_mask = 64'h3000300030003000;
defparam \PIXEL_GEN|p_green[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~28 (
// Equation(s):
// \PIXEL_GEN|color_hex~28_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~28 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~28 .lut_mask = 64'h447744770303CFCF;
defparam \PIXEL_GEN|color_hex~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~27 (
// Equation(s):
// \PIXEL_GEN|color_hex~27_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177  
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a177 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~27 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~27 .lut_mask = 64'h440344CF770377CF;
defparam \PIXEL_GEN|color_hex~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~29 (
// Equation(s):
// \PIXEL_GEN|color_hex~29_combout  = ( \PIXEL_GEN|color_hex~28_combout  & ( \PIXEL_GEN|color_hex~27_combout  ) ) # ( !\PIXEL_GEN|color_hex~28_combout  & ( \PIXEL_GEN|color_hex~27_combout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( \PIXEL_GEN|color_hex~28_combout  & ( !\PIXEL_GEN|color_hex~27_combout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(!\PIXEL_GEN|color_hex~28_combout ),
	.dataf(!\PIXEL_GEN|color_hex~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~29 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~29 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \PIXEL_GEN|color_hex~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N52
dffeas \PIXEL_GEN|color_hex[9] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~29_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[9] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N3
cyclonev_lcell_comb \PIXEL_GEN|p_green[1] (
// Equation(s):
// \PIXEL_GEN|p_green [1] = ( !\VGA_VTC|video_on_h~q  & ( \PIXEL_GEN|color_hex [9] & ( !\VGA_VTC|video_on_v~q  ) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_h~q ),
	.dataf(!\PIXEL_GEN|color_hex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[1] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[1] .lut_mask = 64'h00000000AAAA0000;
defparam \PIXEL_GEN|p_green[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \PIXEL_GEN|color_hex~30 (
// Equation(s):
// \PIXEL_GEN|color_hex~30_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a178 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~30 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~30 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \PIXEL_GEN|color_hex~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~31 (
// Equation(s):
// \PIXEL_GEN|color_hex~31_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~31 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~31 .lut_mask = 64'h0123456789ABCDEF;
defparam \PIXEL_GEN|color_hex~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~32 (
// Equation(s):
// \PIXEL_GEN|color_hex~32_combout  = ( \PIXEL_GEN|color_hex~31_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~30_combout ) ) ) # ( !\PIXEL_GEN|color_hex~31_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~30_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~32 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~32 .lut_mask = 64'h03030303CFCFCFCF;
defparam \PIXEL_GEN|color_hex~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \PIXEL_GEN|color_hex[10] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~32_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[10] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \PIXEL_GEN|p_green[2] (
// Equation(s):
// \PIXEL_GEN|p_green [2] = ( \PIXEL_GEN|color_hex [10] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[2] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[2] .lut_mask = 64'h00000000AA00AA00;
defparam \PIXEL_GEN|p_green[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~33 (
// Equation(s):
// \PIXEL_GEN|color_hex~33_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a179 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~33 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~33 .lut_mask = 64'h474700334747CCFF;
defparam \PIXEL_GEN|color_hex~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~34 (
// Equation(s):
// \PIXEL_GEN|color_hex~34_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~34 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~34 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \PIXEL_GEN|color_hex~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~35 (
// Equation(s):
// \PIXEL_GEN|color_hex~35_combout  = ( \PIXEL_GEN|color_hex~34_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~33_combout ) ) ) # ( !\PIXEL_GEN|color_hex~34_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~33_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~35 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~35 .lut_mask = 64'h03030303CFCFCFCF;
defparam \PIXEL_GEN|color_hex~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N2
dffeas \PIXEL_GEN|color_hex[11] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~35_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[11] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \PIXEL_GEN|p_green[3] (
// Equation(s):
// \PIXEL_GEN|p_green [3] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [11]) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PIXEL_GEN|color_hex [11]),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[3] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[3] .lut_mask = 64'h00AA00AA00000000;
defparam \PIXEL_GEN|p_green[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~36 (
// Equation(s):
// \PIXEL_GEN|color_hex~36_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~36 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~36 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \PIXEL_GEN|color_hex~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~37 (
// Equation(s):
// \PIXEL_GEN|color_hex~37_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~37 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~37 .lut_mask = 64'h04268CAE15379DBF;
defparam \PIXEL_GEN|color_hex~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \PIXEL_GEN|color_hex~38 (
// Equation(s):
// \PIXEL_GEN|color_hex~38_combout  = ( \PIXEL_GEN|color_hex~37_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~36_combout ) ) ) # ( !\PIXEL_GEN|color_hex~37_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~36_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~38 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~38 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N17
dffeas \PIXEL_GEN|color_hex[12] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~38_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[12] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \PIXEL_GEN|p_green[4] (
// Equation(s):
// \PIXEL_GEN|p_green [4] = ( \PIXEL_GEN|color_hex [12] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[4] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[4] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_green[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~39 (
// Equation(s):
// \PIXEL_GEN|color_hex~39_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a181 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~39 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~39 .lut_mask = 64'h04158C9D2637AEBF;
defparam \PIXEL_GEN|color_hex~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~40 (
// Equation(s):
// \PIXEL_GEN|color_hex~40_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~40 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~40 .lut_mask = 64'h03CF444403CF7777;
defparam \PIXEL_GEN|color_hex~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N33
cyclonev_lcell_comb \PIXEL_GEN|color_hex~41 (
// Equation(s):
// \PIXEL_GEN|color_hex~41_combout  = ( \PIXEL_GEN|color_hex~40_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~39_combout ) ) ) # ( !\PIXEL_GEN|color_hex~40_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~39_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\PIXEL_GEN|color_hex~39_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~41 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~41 .lut_mask = 64'h11111111BBBBBBBB;
defparam \PIXEL_GEN|color_hex~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N35
dffeas \PIXEL_GEN|color_hex[13] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~41_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[13] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \PIXEL_GEN|p_green[5] (
// Equation(s):
// \PIXEL_GEN|p_green [5] = ( \PIXEL_GEN|color_hex [13] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[5] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[5] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_green[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~43 (
// Equation(s):
// \PIXEL_GEN|color_hex~43_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~43 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~43 .lut_mask = 64'h303005F53F3F05F5;
defparam \PIXEL_GEN|color_hex~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \PIXEL_GEN|color_hex~42 (
// Equation(s):
// \PIXEL_GEN|color_hex~42_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  & 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182  & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a182 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~42 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~42 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \PIXEL_GEN|color_hex~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~44 (
// Equation(s):
// \PIXEL_GEN|color_hex~44_combout  = ( \PIXEL_GEN|color_hex~42_combout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~43_combout ) ) ) # ( !\PIXEL_GEN|color_hex~42_combout  & ( 
// (\PIXEL_GEN|color_hex~43_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~43_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~44 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~44 .lut_mask = 64'h303030303F3F3F3F;
defparam \PIXEL_GEN|color_hex~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N26
dffeas \PIXEL_GEN|color_hex[14] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~44_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[14] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \PIXEL_GEN|p_green[6] (
// Equation(s):
// \PIXEL_GEN|p_green [6] = ( \PIXEL_GEN|color_hex [14] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[6] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[6] .lut_mask = 64'h00000000AA00AA00;
defparam \PIXEL_GEN|p_green[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~45 (
// Equation(s):
// \PIXEL_GEN|color_hex~45_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 )))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a183 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~45 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~45 .lut_mask = 64'h014589CD2367ABEF;
defparam \PIXEL_GEN|color_hex~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~46 (
// Equation(s):
// \PIXEL_GEN|color_hex~46_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~46 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~46 .lut_mask = 64'h018945CD23AB67EF;
defparam \PIXEL_GEN|color_hex~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~47 (
// Equation(s):
// \PIXEL_GEN|color_hex~47_combout  = ( \PIXEL_GEN|color_hex~46_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~45_combout ) ) ) # ( !\PIXEL_GEN|color_hex~46_combout  & ( 
// (\PIXEL_GEN|color_hex~45_combout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~45_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~47 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~47 .lut_mask = 64'h03030303F3F3F3F3;
defparam \PIXEL_GEN|color_hex~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \PIXEL_GEN|color_hex[15] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~47_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[15] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N3
cyclonev_lcell_comb \PIXEL_GEN|p_green[7] (
// Equation(s):
// \PIXEL_GEN|p_green [7] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [15] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\PIXEL_GEN|color_hex [15]),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_green [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_green[7] .extended_lut = "off";
defparam \PIXEL_GEN|p_green[7] .lut_mask = 64'h5050505000000000;
defparam \PIXEL_GEN|p_green[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \VGA_VTC|Selector10~0 (
// Equation(s):
// \VGA_VTC|Selector10~0_combout  = ( \VGA_VTC|h_pulse~q  & ( \VGA_VTC|Equal0~2_combout  ) ) # ( !\VGA_VTC|h_pulse~q  & ( \VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) ) # ( \VGA_VTC|h_pulse~q  & ( !\VGA_VTC|Equal0~2_combout  & ( 
// ((!\VGA_VTC|Equal2~1_combout ) # (\VGA_VTC|Equal3~2_combout )) # (\VGA_VTC|Equal1~1_combout ) ) ) ) # ( !\VGA_VTC|h_pulse~q  & ( !\VGA_VTC|Equal0~2_combout  & ( \VGA_VTC|Equal1~1_combout  ) ) )

	.dataa(!\VGA_VTC|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\VGA_VTC|Equal3~2_combout ),
	.datad(!\VGA_VTC|Equal2~1_combout ),
	.datae(!\VGA_VTC|h_pulse~q ),
	.dataf(!\VGA_VTC|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector10~0 .extended_lut = "off";
defparam \VGA_VTC|Selector10~0 .lut_mask = 64'h5555FF5F5555FFFF;
defparam \VGA_VTC|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N58
dffeas \VGA_VTC|h_pulse (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|h_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|h_pulse .is_wysiwyg = "true";
defparam \VGA_VTC|h_pulse .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N27
cyclonev_lcell_comb \PIXEL_GEN|color_hex~48 (
// Equation(s):
// \PIXEL_GEN|color_hex~48_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a184 ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~48 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~48 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \PIXEL_GEN|color_hex~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N42
cyclonev_lcell_comb \PIXEL_GEN|color_hex~49 (
// Equation(s):
// \PIXEL_GEN|color_hex~49_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~49 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~49 .lut_mask = 64'h04158C9D2637AEBF;
defparam \PIXEL_GEN|color_hex~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~50 (
// Equation(s):
// \PIXEL_GEN|color_hex~50_combout  = ( \PIXEL_GEN|color_hex~49_combout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~48_combout ) ) ) # ( !\PIXEL_GEN|color_hex~49_combout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~48_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~50 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~50 .lut_mask = 64'h05050505AFAFAFAF;
defparam \PIXEL_GEN|color_hex~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N55
dffeas \PIXEL_GEN|color_hex[16] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~50_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[16] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N57
cyclonev_lcell_comb \PIXEL_GEN|p_red[0] (
// Equation(s):
// \PIXEL_GEN|p_red [0] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [16] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex [16]),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[0] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[0] .lut_mask = 64'h3030303000000000;
defparam \PIXEL_GEN|p_red[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \PIXEL_GEN|color_hex~52 (
// Equation(s):
// \PIXEL_GEN|color_hex~52_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~52 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~52 .lut_mask = 64'h0C443F440C773F77;
defparam \PIXEL_GEN|color_hex~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \PIXEL_GEN|color_hex~51 (
// Equation(s):
// \PIXEL_GEN|color_hex~51_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a185 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~51 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~51 .lut_mask = 64'h44770C0C44773F3F;
defparam \PIXEL_GEN|color_hex~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~53 (
// Equation(s):
// \PIXEL_GEN|color_hex~53_combout  = ( \PIXEL_GEN|color_hex~51_combout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~52_combout ) ) ) # ( !\PIXEL_GEN|color_hex~51_combout  & ( 
// (\PIXEL_GEN|color_hex~52_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~52_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~53 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~53 .lut_mask = 64'h303030303F3F3F3F;
defparam \PIXEL_GEN|color_hex~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N55
dffeas \PIXEL_GEN|color_hex[17] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~53_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[17] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \PIXEL_GEN|p_red[1] (
// Equation(s):
// \PIXEL_GEN|p_red [1] = (!\VGA_VTC|video_on_h~q  & (\PIXEL_GEN|color_hex [17] & !\VGA_VTC|video_on_v~q ))

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex [17]),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[1] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[1] .lut_mask = 64'h0A000A000A000A00;
defparam \PIXEL_GEN|p_red[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~55 (
// Equation(s):
// \PIXEL_GEN|color_hex~55_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~55 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~55 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \PIXEL_GEN|color_hex~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \PIXEL_GEN|color_hex~54 (
// Equation(s):
// \PIXEL_GEN|color_hex~54_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) 
// ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 )))) ) 
// ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a186 ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~54 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~54 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \PIXEL_GEN|color_hex~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~56 (
// Equation(s):
// \PIXEL_GEN|color_hex~56_combout  = ( \PIXEL_GEN|color_hex~54_combout  & ( (\PIXEL_GEN|color_hex~55_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~54_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~55_combout ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~56 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~56 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PIXEL_GEN|color_hex~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N38
dffeas \PIXEL_GEN|color_hex[18] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~56_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[18] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N39
cyclonev_lcell_comb \PIXEL_GEN|p_red[2] (
// Equation(s):
// \PIXEL_GEN|p_red [2] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(!\PIXEL_GEN|color_hex [18]),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[2] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[2] .lut_mask = 64'h00F000F000000000;
defparam \PIXEL_GEN|p_red[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \PIXEL_GEN|color_hex~57 (
// Equation(s):
// \PIXEL_GEN|color_hex~57_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a187 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~57 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~57 .lut_mask = 64'h110311CFDD03DDCF;
defparam \PIXEL_GEN|color_hex~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~58 (
// Equation(s):
// \PIXEL_GEN|color_hex~58_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ))))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ))))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~58 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~58 .lut_mask = 64'h440C770C443F773F;
defparam \PIXEL_GEN|color_hex~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \PIXEL_GEN|color_hex~59 (
// Equation(s):
// \PIXEL_GEN|color_hex~59_combout  = (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\PIXEL_GEN|color_hex~58_combout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\PIXEL_GEN|color_hex~57_combout ))

	.dataa(!\PIXEL_GEN|color_hex~57_combout ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\PIXEL_GEN|color_hex~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~59 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~59 .lut_mask = 64'h05F505F505F505F5;
defparam \PIXEL_GEN|color_hex~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N47
dffeas \PIXEL_GEN|color_hex[19] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~59_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[19] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \PIXEL_GEN|p_red[3] (
// Equation(s):
// \PIXEL_GEN|p_red [3] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(!\PIXEL_GEN|color_hex [19]),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[3] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[3] .lut_mask = 64'h00F000F000000000;
defparam \PIXEL_GEN|p_red[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \PIXEL_GEN|color_hex~61 (
// Equation(s):
// \PIXEL_GEN|color_hex~61_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~61 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~61 .lut_mask = 64'h028A46CE139B57DF;
defparam \PIXEL_GEN|color_hex~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~60 (
// Equation(s):
// \PIXEL_GEN|color_hex~60_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout )) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~60 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~60 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \PIXEL_GEN|color_hex~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~62 (
// Equation(s):
// \PIXEL_GEN|color_hex~62_combout  = ( \PIXEL_GEN|color_hex~60_combout  & ( (\PIXEL_GEN|color_hex~61_combout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( !\PIXEL_GEN|color_hex~60_combout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \PIXEL_GEN|color_hex~61_combout ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\PIXEL_GEN|color_hex~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~62 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~62 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PIXEL_GEN|color_hex~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N37
dffeas \PIXEL_GEN|color_hex[20] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~62_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[20] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \PIXEL_GEN|p_red[4] (
// Equation(s):
// \PIXEL_GEN|p_red [4] = ( !\VGA_VTC|video_on_h~q  & ( (!\VGA_VTC|video_on_v~q  & \PIXEL_GEN|color_hex [20]) ) )

	.dataa(!\VGA_VTC|video_on_v~q ),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_VTC|video_on_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[4] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[4] .lut_mask = 64'h0A0A0A0A00000000;
defparam \PIXEL_GEN|p_red[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N0
cyclonev_lcell_comb \PIXEL_GEN|color_hex~64 (
// Equation(s):
// \PIXEL_GEN|color_hex~64_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~64 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~64 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \PIXEL_GEN|color_hex~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \PIXEL_GEN|color_hex~63 (
// Equation(s):
// \PIXEL_GEN|color_hex~63_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  & (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a189 ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~63 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~63 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \PIXEL_GEN|color_hex~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \PIXEL_GEN|color_hex~65 (
// Equation(s):
// \PIXEL_GEN|color_hex~65_combout  = ( \PIXEL_GEN|color_hex~63_combout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\PIXEL_GEN|color_hex~64_combout ) ) ) # ( !\PIXEL_GEN|color_hex~63_combout  & ( 
// (\PIXEL_GEN|color_hex~64_combout  & !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|color_hex~64_combout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~65 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~65 .lut_mask = 64'h303030303F3F3F3F;
defparam \PIXEL_GEN|color_hex~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N35
dffeas \PIXEL_GEN|color_hex[21] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~65_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[21] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \PIXEL_GEN|p_red[5] (
// Equation(s):
// \PIXEL_GEN|p_red [5] = ( \PIXEL_GEN|color_hex [21] & ( (!\VGA_VTC|video_on_h~q  & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_h~q ),
	.datad(!\VGA_VTC|video_on_v~q ),
	.datae(gnd),
	.dataf(!\PIXEL_GEN|color_hex [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[5] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[5] .lut_mask = 64'h00000000F000F000;
defparam \PIXEL_GEN|p_red[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \PIXEL_GEN|color_hex~66 (
// Equation(s):
// \PIXEL_GEN|color_hex~66_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a190 ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~66 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~66 .lut_mask = 64'h447703034477CFCF;
defparam \PIXEL_GEN|color_hex~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~67 (
// Equation(s):
// \PIXEL_GEN|color_hex~67_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout )))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ))))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ))))) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ))))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~67 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~67 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \PIXEL_GEN|color_hex~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \PIXEL_GEN|color_hex~68 (
// Equation(s):
// \PIXEL_GEN|color_hex~68_combout  = ( \PIXEL_GEN|color_hex~66_combout  & ( \PIXEL_GEN|color_hex~67_combout  ) ) # ( !\PIXEL_GEN|color_hex~66_combout  & ( \PIXEL_GEN|color_hex~67_combout  & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( \PIXEL_GEN|color_hex~66_combout  & ( !\PIXEL_GEN|color_hex~67_combout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PIXEL_GEN|color_hex~66_combout ),
	.dataf(!\PIXEL_GEN|color_hex~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~68 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~68 .lut_mask = 64'h00003333CCCCFFFF;
defparam \PIXEL_GEN|color_hex~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \PIXEL_GEN|color_hex[22] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~68_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[22] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \PIXEL_GEN|p_red[6] (
// Equation(s):
// \PIXEL_GEN|p_red [6] = ( !\VGA_VTC|video_on_v~q  & ( \PIXEL_GEN|color_hex [22] & ( !\VGA_VTC|video_on_h~q  ) ) )

	.dataa(!\VGA_VTC|video_on_h~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_v~q ),
	.dataf(!\PIXEL_GEN|color_hex [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[6] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[6] .lut_mask = 64'h00000000AAAA0000;
defparam \PIXEL_GEN|p_red[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~69 (
// Equation(s):
// \PIXEL_GEN|color_hex~69_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ))) ) ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ) ) ) ) # ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191  & ( (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout )) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a191 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~69 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~69 .lut_mask = 64'h0A5F22220A5F7777;
defparam \PIXEL_GEN|color_hex~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \PIXEL_GEN|color_hex~70 (
// Equation(s):
// \PIXEL_GEN|color_hex~70_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) ) ) # ( 
// \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & 
// (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] 
// & \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) ) )

	.dataa(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datac(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.dataf(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~70 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~70 .lut_mask = 64'h02520757A2F2A7F7;
defparam \PIXEL_GEN|color_hex~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \PIXEL_GEN|color_hex~71 (
// Equation(s):
// \PIXEL_GEN|color_hex~71_combout  = ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \PIXEL_GEN|color_hex~70_combout  & ( \PIXEL_GEN|color_hex~69_combout  ) ) ) # ( 
// !\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \PIXEL_GEN|color_hex~70_combout  ) ) # ( \PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\PIXEL_GEN|color_hex~70_combout  & ( 
// \PIXEL_GEN|color_hex~69_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PIXEL_GEN|color_hex~69_combout ),
	.datad(gnd),
	.datae(!\PIXEL_GEN|ROM|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\PIXEL_GEN|color_hex~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|color_hex~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|color_hex~71 .extended_lut = "off";
defparam \PIXEL_GEN|color_hex~71 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \PIXEL_GEN|color_hex~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas \PIXEL_GEN|color_hex[23] (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PIXEL_GEN|color_hex~71_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(\PIXEL_GEN|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIXEL_GEN|color_hex [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PIXEL_GEN|color_hex[23] .is_wysiwyg = "true";
defparam \PIXEL_GEN|color_hex[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \PIXEL_GEN|p_red[7] (
// Equation(s):
// \PIXEL_GEN|p_red [7] = ( !\VGA_VTC|video_on_h~q  & ( (\PIXEL_GEN|color_hex [23] & !\VGA_VTC|video_on_v~q ) ) )

	.dataa(!\PIXEL_GEN|color_hex [23]),
	.datab(gnd),
	.datac(!\VGA_VTC|video_on_v~q ),
	.datad(gnd),
	.datae(!\VGA_VTC|video_on_h~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PIXEL_GEN|p_red [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PIXEL_GEN|p_red[7] .extended_lut = "off";
defparam \PIXEL_GEN|p_red[7] .lut_mask = 64'h5050000050500000;
defparam \PIXEL_GEN|p_red[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \VGA_VTC|Selector12~0 (
// Equation(s):
// \VGA_VTC|Selector12~0_combout  = ( \VGA_VTC|v_pulse~q  & ( \VGA_VTC|Equal7~1_combout  ) ) # ( !\VGA_VTC|v_pulse~q  & ( \VGA_VTC|Equal7~1_combout  & ( (\VGA_VTC|Equal5~0_combout  & \VGA_VTC|Equal6~0_combout ) ) ) ) # ( \VGA_VTC|v_pulse~q  & ( 
// !\VGA_VTC|Equal7~1_combout  & ( (!\VGA_VTC|Equal6~1_combout ) # (((!\VGA_VTC|Equal6~0_combout ) # (\VGA_VTC|Equal4~2_combout )) # (\VGA_VTC|Equal5~0_combout )) ) ) ) # ( !\VGA_VTC|v_pulse~q  & ( !\VGA_VTC|Equal7~1_combout  & ( (\VGA_VTC|Equal5~0_combout  
// & \VGA_VTC|Equal6~0_combout ) ) ) )

	.dataa(!\VGA_VTC|Equal6~1_combout ),
	.datab(!\VGA_VTC|Equal5~0_combout ),
	.datac(!\VGA_VTC|Equal4~2_combout ),
	.datad(!\VGA_VTC|Equal6~0_combout ),
	.datae(!\VGA_VTC|v_pulse~q ),
	.dataf(!\VGA_VTC|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VTC|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VTC|Selector12~0 .extended_lut = "off";
defparam \VGA_VTC|Selector12~0 .lut_mask = 64'h0033FFBF0033FFFF;
defparam \VGA_VTC|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \VGA_VTC|v_pulse (
	.clk(\REFRESH_PLL_CLK_720p|refresh_pll_720p_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_VTC|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\RESET|rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_VTC|v_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_VTC|v_pulse .is_wysiwyg = "true";
defparam \VGA_VTC|v_pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
