
TKHTNhung_BTL_20242.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a138  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000560  0800a248  0800a248  0000b248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7a8  0800a7a8  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a7a8  0800a7a8  0000b7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a7b0  0800a7b0  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7b0  0800a7b0  0000b7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a7b4  0800a7b4  0000b7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a7b8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  200001d4  0800a98c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000510  0800a98c  0000c510  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010e27  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002728  00000000  00000000  0001d024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  0001f750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce3  00000000  00000000  000207b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019613  00000000  00000000  00021493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000158a4  00000000  00000000  0003aaa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f4c6  00000000  00000000  0005034a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df810  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b30  00000000  00000000  000df854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000e5384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a230 	.word	0x0800a230

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a230 	.word	0x0800a230

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, char * ptr, int len) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit( & huart1, (uint8_t * ) ptr, len, HAL_MAX_DELAY);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	f04f 33ff 	mov.w	r3, #4294967295
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	4804      	ldr	r0, [pc, #16]	@ (80010b8 <_write+0x28>)
 80010a8:	f003 fcf2 	bl	8004a90 <HAL_UART_Transmit>
  return len;
 80010ac:	687b      	ldr	r3, [r7, #4]
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200002d4 	.word	0x200002d4

080010bc <UART_CMD_Process>:
    CMD_SERVO,
	CMD_HCSR04,
	CMD_MPU
} UART_Command_t;

void UART_CMD_Process(char *uart_buff) {
 80010bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010c0:	b0a8      	sub	sp, #160	@ 0xa0
 80010c2:	af0a      	add	r7, sp, #40	@ 0x28
 80010c4:	6178      	str	r0, [r7, #20]
        WAIT_START,
        READ_CMD,
        READ_PARAM
    } UART_State_t;

    UART_State_t state = WAIT_START;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    char command[16] = {0};
 80010cc:	2300      	movs	r3, #0
 80010ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
    char param[16] = {0};
 80010dc:	2300      	movs	r3, #0
 80010de:	61bb      	str	r3, [r7, #24]
 80010e0:	f107 031c 	add.w	r3, r7, #28
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
    int cmd_idx = 0, param_idx = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80010f0:	2300      	movs	r3, #0
 80010f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    int i = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	66bb      	str	r3, [r7, #104]	@ 0x68

    // B qua k t xung dng nu c
    while (uart_buff[i] == '\r' || uart_buff[i] == '\n') i++;
 80010f8:	e002      	b.n	8001100 <UART_CMD_Process+0x44>
 80010fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80010fc:	3301      	adds	r3, #1
 80010fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001100:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	4413      	add	r3, r2
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b0d      	cmp	r3, #13
 800110a:	d0f6      	beq.n	80010fa <UART_CMD_Process+0x3e>
 800110c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800110e:	697a      	ldr	r2, [r7, #20]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b0a      	cmp	r3, #10
 8001116:	d0f0      	beq.n	80010fa <UART_CMD_Process+0x3e>

    for (; uart_buff[i] != '\0'; i++) {
 8001118:	e068      	b.n	80011ec <UART_CMD_Process+0x130>
        char c = uart_buff[i];
 800111a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800111c:	697a      	ldr	r2, [r7, #20]
 800111e:	4413      	add	r3, r2
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        switch (state) {
 8001126:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800112a:	2b02      	cmp	r3, #2
 800112c:	d03d      	beq.n	80011aa <UART_CMD_Process+0xee>
 800112e:	2b02      	cmp	r3, #2
 8001130:	dc59      	bgt.n	80011e6 <UART_CMD_Process+0x12a>
 8001132:	2b00      	cmp	r3, #0
 8001134:	d002      	beq.n	800113c <UART_CMD_Process+0x80>
 8001136:	2b01      	cmp	r3, #1
 8001138:	d01a      	beq.n	8001170 <UART_CMD_Process+0xb4>
 800113a:	e054      	b.n	80011e6 <UART_CMD_Process+0x12a>
            case WAIT_START:
                if (c == '>') {
 800113c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001140:	2b3e      	cmp	r3, #62	@ 0x3e
 8001142:	d14b      	bne.n	80011dc <UART_CMD_Process+0x120>
                    state = READ_CMD;
 8001144:	2301      	movs	r3, #1
 8001146:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
                    cmd_idx = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	673b      	str	r3, [r7, #112]	@ 0x70
                    param_idx = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    memset(command, 0, sizeof(command));
 8001152:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001156:	2210      	movs	r2, #16
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f005 fcff 	bl	8006b5e <memset>
                    memset(param, 0, sizeof(param));
 8001160:	f107 0318 	add.w	r3, r7, #24
 8001164:	2210      	movs	r2, #16
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f005 fcf8 	bl	8006b5e <memset>
                }
                break;
 800116e:	e035      	b.n	80011dc <UART_CMD_Process+0x120>
            case READ_CMD:
                if (isspace(c)) {
 8001170:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001174:	3301      	adds	r3, #1
 8001176:	4a87      	ldr	r2, [pc, #540]	@ (8001394 <UART_CMD_Process+0x2d8>)
 8001178:	4413      	add	r3, r2
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	f003 0308 	and.w	r3, r3, #8
 8001180:	2b00      	cmp	r3, #0
 8001182:	d003      	beq.n	800118c <UART_CMD_Process+0xd0>
                    state = READ_PARAM;
 8001184:	2302      	movs	r3, #2
 8001186:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
                } else if (cmd_idx < sizeof(command) - 1) {
                    command[cmd_idx++] = c;
                }
                break;
 800118a:	e029      	b.n	80011e0 <UART_CMD_Process+0x124>
                } else if (cmd_idx < sizeof(command) - 1) {
 800118c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800118e:	2b0e      	cmp	r3, #14
 8001190:	d826      	bhi.n	80011e0 <UART_CMD_Process+0x124>
                    command[cmd_idx++] = c;
 8001192:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001194:	1c5a      	adds	r2, r3, #1
 8001196:	673a      	str	r2, [r7, #112]	@ 0x70
 8001198:	3368      	adds	r3, #104	@ 0x68
 800119a:	f107 0210 	add.w	r2, r7, #16
 800119e:	4413      	add	r3, r2
 80011a0:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80011a4:	f803 2c50 	strb.w	r2, [r3, #-80]
                break;
 80011a8:	e01a      	b.n	80011e0 <UART_CMD_Process+0x124>
            case READ_PARAM:
                if (!isspace(c) && param_idx < sizeof(param) - 1) {
 80011aa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80011ae:	3301      	adds	r3, #1
 80011b0:	4a78      	ldr	r2, [pc, #480]	@ (8001394 <UART_CMD_Process+0x2d8>)
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d112      	bne.n	80011e4 <UART_CMD_Process+0x128>
 80011be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011c0:	2b0e      	cmp	r3, #14
 80011c2:	d80f      	bhi.n	80011e4 <UART_CMD_Process+0x128>
                    param[param_idx++] = c;
 80011c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011c6:	1c5a      	adds	r2, r3, #1
 80011c8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80011ca:	3368      	adds	r3, #104	@ 0x68
 80011cc:	f107 0210 	add.w	r2, r7, #16
 80011d0:	4413      	add	r3, r2
 80011d2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80011d6:	f803 2c60 	strb.w	r2, [r3, #-96]
                }
                break;
 80011da:	e003      	b.n	80011e4 <UART_CMD_Process+0x128>
                break;
 80011dc:	bf00      	nop
 80011de:	e002      	b.n	80011e6 <UART_CMD_Process+0x12a>
                break;
 80011e0:	bf00      	nop
 80011e2:	e000      	b.n	80011e6 <UART_CMD_Process+0x12a>
                break;
 80011e4:	bf00      	nop
    for (; uart_buff[i] != '\0'; i++) {
 80011e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80011e8:	3301      	adds	r3, #1
 80011ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80011ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80011ee:	697a      	ldr	r2, [r7, #20]
 80011f0:	4413      	add	r3, r2
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d190      	bne.n	800111a <UART_CMD_Process+0x5e>
        }
    }

    // Nhn din lnh
    UART_Command_t cmd = CMD_NONE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (strcasecmp(command, "Servo") == 0) {
 80011fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001202:	4965      	ldr	r1, [pc, #404]	@ (8001398 <UART_CMD_Process+0x2dc>)
 8001204:	4618      	mov	r0, r3
 8001206:	f005 fcb3 	bl	8006b70 <strcasecmp>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d103      	bne.n	8001218 <UART_CMD_Process+0x15c>
        cmd = CMD_SERVO;
 8001210:	2301      	movs	r3, #1
 8001212:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001216:	e018      	b.n	800124a <UART_CMD_Process+0x18e>
    }else if (strcasecmp(command, "HC04") == 0){
 8001218:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800121c:	495f      	ldr	r1, [pc, #380]	@ (800139c <UART_CMD_Process+0x2e0>)
 800121e:	4618      	mov	r0, r3
 8001220:	f005 fca6 	bl	8006b70 <strcasecmp>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d103      	bne.n	8001232 <UART_CMD_Process+0x176>
    	cmd = CMD_HCSR04;
 800122a:	2302      	movs	r3, #2
 800122c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001230:	e00b      	b.n	800124a <UART_CMD_Process+0x18e>
    }else if (strcasecmp(command, "MPU") == 0){
 8001232:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001236:	495a      	ldr	r1, [pc, #360]	@ (80013a0 <UART_CMD_Process+0x2e4>)
 8001238:	4618      	mov	r0, r3
 800123a:	f005 fc99 	bl	8006b70 <strcasecmp>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d102      	bne.n	800124a <UART_CMD_Process+0x18e>
    	cmd = CMD_MPU;
 8001244:	2303      	movs	r3, #3
 8001246:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    }
    // Thm nhn din lnh khc  y

    // X l lnh
    switch (cmd) {
 800124a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800124e:	2b03      	cmp	r3, #3
 8001250:	d047      	beq.n	80012e2 <UART_CMD_Process+0x226>
 8001252:	2b03      	cmp	r3, #3
 8001254:	f300 8091 	bgt.w	800137a <UART_CMD_Process+0x2be>
 8001258:	2b01      	cmp	r3, #1
 800125a:	d002      	beq.n	8001262 <UART_CMD_Process+0x1a6>
 800125c:	2b02      	cmp	r3, #2
 800125e:	d02b      	beq.n	80012b8 <UART_CMD_Process+0x1fc>
 8001260:	e08b      	b.n	800137a <UART_CMD_Process+0x2be>
        case CMD_SERVO: {
			uint32_t start = DWT->CYCCNT; // Ly gi tr bt u
 8001262:	4b50      	ldr	r3, [pc, #320]	@ (80013a4 <UART_CMD_Process+0x2e8>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	64bb      	str	r3, [r7, #72]	@ 0x48
            int angle = atoi(param);
 8001268:	f107 0318 	add.w	r3, r7, #24
 800126c:	4618      	mov	r0, r3
 800126e:	f004 fc49 	bl	8005b04 <atoi>
 8001272:	6478      	str	r0, [r7, #68]	@ 0x44
            if (angle >= 0 && angle <= 180) {
 8001274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001276:	2b00      	cmp	r3, #0
 8001278:	db0e      	blt.n	8001298 <UART_CMD_Process+0x1dc>
 800127a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800127c:	2bb4      	cmp	r3, #180	@ 0xb4
 800127e:	dc0b      	bgt.n	8001298 <UART_CMD_Process+0x1dc>
            	Servo_Write(&htim4, TIM_CHANNEL_4, angle);
 8001280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001282:	b2db      	uxtb	r3, r3
 8001284:	461a      	mov	r2, r3
 8001286:	210c      	movs	r1, #12
 8001288:	4847      	ldr	r0, [pc, #284]	@ (80013a8 <UART_CMD_Process+0x2ec>)
 800128a:	f004 fbed 	bl	8005a68 <Servo_Write>
                printf("Servo set to %d degree\r\n", angle);
 800128e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001290:	4846      	ldr	r0, [pc, #280]	@ (80013ac <UART_CMD_Process+0x2f0>)
 8001292:	f005 fbef 	bl	8006a74 <iprintf>
 8001296:	e003      	b.n	80012a0 <UART_CMD_Process+0x1e4>
            } else {
                printf("Invalid Servo angle: %d\r\n", angle);
 8001298:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800129a:	4845      	ldr	r0, [pc, #276]	@ (80013b0 <UART_CMD_Process+0x2f4>)
 800129c:	f005 fbea 	bl	8006a74 <iprintf>
            }
			uint32_t end = DWT->CYCCNT;   // Ly gi tr kt thc
 80012a0:	4b40      	ldr	r3, [pc, #256]	@ (80013a4 <UART_CMD_Process+0x2e8>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	643b      	str	r3, [r7, #64]	@ 0x40
			uint32_t timeOperation = end - start;
 80012a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80012a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

			printf("Time for Servo: %lu\n", timeOperation);
 80012ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80012b0:	4840      	ldr	r0, [pc, #256]	@ (80013b4 <UART_CMD_Process+0x2f8>)
 80012b2:	f005 fbdf 	bl	8006a74 <iprintf>
            break;
 80012b6:	e067      	b.n	8001388 <UART_CMD_Process+0x2cc>
        }
        case CMD_HCSR04: {
			uint32_t start = DWT->CYCCNT; // Ly gi tr bt u
 80012b8:	4b3a      	ldr	r3, [pc, #232]	@ (80013a4 <UART_CMD_Process+0x2e8>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	657b      	str	r3, [r7, #84]	@ 0x54
        	HCSR04_Start();
 80012be:	f004 fa37 	bl	8005730 <HCSR04_Start>
			uint32_t end = DWT->CYCCNT;   // Ly gi tr kt thc
 80012c2:	4b38      	ldr	r3, [pc, #224]	@ (80013a4 <UART_CMD_Process+0x2e8>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	653b      	str	r3, [r7, #80]	@ 0x50
			uint32_t timeOperation = 998000+ end - start;
 80012c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80012ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	f503 2373 	add.w	r3, r3, #995328	@ 0xf3000
 80012d2:	f503 6327 	add.w	r3, r3, #2672	@ 0xa70
 80012d6:	64fb      	str	r3, [r7, #76]	@ 0x4c

			printf("Time for HCSR04: %lu\n", timeOperation);
 80012d8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80012da:	4837      	ldr	r0, [pc, #220]	@ (80013b8 <UART_CMD_Process+0x2fc>)
 80012dc:	f005 fbca 	bl	8006a74 <iprintf>
            break;
 80012e0:	e052      	b.n	8001388 <UART_CMD_Process+0x2cc>
        }
        case CMD_MPU: {
			uint32_t start = DWT->CYCCNT; // Ly gi tr bt u
 80012e2:	4b30      	ldr	r3, [pc, #192]	@ (80013a4 <UART_CMD_Process+0x2e8>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	663b      	str	r3, [r7, #96]	@ 0x60
        	MPU9250_Getdata();
 80012e8:	f004 fb92 	bl	8005a10 <MPU9250_Getdata>

        	printf("Data MPU: ax: %f  ay: %f  az: %f  gx:%f  gy:%f  gz:%f\n", ax, ay, az, gx, gy, gz);
 80012ec:	4b33      	ldr	r3, [pc, #204]	@ (80013bc <UART_CMD_Process+0x300>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f899 	bl	8000428 <__aeabi_f2d>
 80012f6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80012fa:	4b31      	ldr	r3, [pc, #196]	@ (80013c0 <UART_CMD_Process+0x304>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f892 	bl	8000428 <__aeabi_f2d>
 8001304:	4604      	mov	r4, r0
 8001306:	460d      	mov	r5, r1
 8001308:	4b2e      	ldr	r3, [pc, #184]	@ (80013c4 <UART_CMD_Process+0x308>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f88b 	bl	8000428 <__aeabi_f2d>
 8001312:	4680      	mov	r8, r0
 8001314:	4689      	mov	r9, r1
 8001316:	4b2c      	ldr	r3, [pc, #176]	@ (80013c8 <UART_CMD_Process+0x30c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f884 	bl	8000428 <__aeabi_f2d>
 8001320:	4682      	mov	sl, r0
 8001322:	468b      	mov	fp, r1
 8001324:	4b29      	ldr	r3, [pc, #164]	@ (80013cc <UART_CMD_Process+0x310>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f87d 	bl	8000428 <__aeabi_f2d>
 800132e:	e9c7 0100 	strd	r0, r1, [r7]
 8001332:	4b27      	ldr	r3, [pc, #156]	@ (80013d0 <UART_CMD_Process+0x314>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff f876 	bl	8000428 <__aeabi_f2d>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001344:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001348:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800134c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001350:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001354:	e9cd 4500 	strd	r4, r5, [sp]
 8001358:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800135c:	481d      	ldr	r0, [pc, #116]	@ (80013d4 <UART_CMD_Process+0x318>)
 800135e:	f005 fb89 	bl	8006a74 <iprintf>
			uint32_t end = DWT->CYCCNT;   // Ly gi tr kt thc
 8001362:	4b10      	ldr	r3, [pc, #64]	@ (80013a4 <UART_CMD_Process+0x2e8>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	65fb      	str	r3, [r7, #92]	@ 0x5c
			uint32_t timeOperation = end - start;
 8001368:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800136a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	65bb      	str	r3, [r7, #88]	@ 0x58

			printf("Time for MPU9250: %lu\n", timeOperation);
 8001370:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001372:	4819      	ldr	r0, [pc, #100]	@ (80013d8 <UART_CMD_Process+0x31c>)
 8001374:	f005 fb7e 	bl	8006a74 <iprintf>
            break;
 8001378:	e006      	b.n	8001388 <UART_CMD_Process+0x2cc>
        }
        // Thm case cho cc lnh khc
        default:
            printf("Unknown command: %s\r\n", command);
 800137a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800137e:	4619      	mov	r1, r3
 8001380:	4816      	ldr	r0, [pc, #88]	@ (80013dc <UART_CMD_Process+0x320>)
 8001382:	f005 fb77 	bl	8006a74 <iprintf>
            break;
 8001386:	bf00      	nop
    }
}
 8001388:	bf00      	nop
 800138a:	3778      	adds	r7, #120	@ 0x78
 800138c:	46bd      	mov	sp, r7
 800138e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001392:	bf00      	nop
 8001394:	0800a376 	.word	0x0800a376
 8001398:	0800a248 	.word	0x0800a248
 800139c:	0800a250 	.word	0x0800a250
 80013a0:	0800a258 	.word	0x0800a258
 80013a4:	e0001000 	.word	0xe0001000
 80013a8:	2000028c 	.word	0x2000028c
 80013ac:	0800a25c 	.word	0x0800a25c
 80013b0:	0800a278 	.word	0x0800a278
 80013b4:	0800a294 	.word	0x0800a294
 80013b8:	0800a2ac 	.word	0x0800a2ac
 80013bc:	2000039c 	.word	0x2000039c
 80013c0:	200003a0 	.word	0x200003a0
 80013c4:	200003a4 	.word	0x200003a4
 80013c8:	200003a8 	.word	0x200003a8
 80013cc:	200003ac 	.word	0x200003ac
 80013d0:	200003b0 	.word	0x200003b0
 80013d4:	0800a2c4 	.word	0x0800a2c4
 80013d8:	0800a2fc 	.word	0x0800a2fc
 80013dc:	0800a314 	.word	0x0800a314

080013e0 <HAL_UART_RxCpltCallback>:

uint8_t data_rx;
char uart_buff[100];
uint8_t uart_index = 0;
uint8_t uart_flag = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

	if (data_rx == '\n'){
 80013e8:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <HAL_UART_RxCpltCallback+0x68>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b0a      	cmp	r3, #10
 80013ee:	d109      	bne.n	8001404 <HAL_UART_RxCpltCallback+0x24>
		uart_buff[uart_index] = '\0';
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <HAL_UART_RxCpltCallback+0x6c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <HAL_UART_RxCpltCallback+0x70>)
 80013f8:	2100      	movs	r1, #0
 80013fa:	5499      	strb	r1, [r3, r2]
		uart_flag = 1;
 80013fc:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <HAL_UART_RxCpltCallback+0x74>)
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]
 8001402:	e00a      	b.n	800141a <HAL_UART_RxCpltCallback+0x3a>
	}else{
		uart_buff[uart_index++] = data_rx;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <HAL_UART_RxCpltCallback+0x6c>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	1c5a      	adds	r2, r3, #1
 800140a:	b2d1      	uxtb	r1, r2
 800140c:	4a0f      	ldr	r2, [pc, #60]	@ (800144c <HAL_UART_RxCpltCallback+0x6c>)
 800140e:	7011      	strb	r1, [r2, #0]
 8001410:	461a      	mov	r2, r3
 8001412:	4b0d      	ldr	r3, [pc, #52]	@ (8001448 <HAL_UART_RxCpltCallback+0x68>)
 8001414:	7819      	ldrb	r1, [r3, #0]
 8001416:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <HAL_UART_RxCpltCallback+0x70>)
 8001418:	5499      	strb	r1, [r3, r2]
	}

	if (uart_flag == 1){
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <HAL_UART_RxCpltCallback+0x74>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d108      	bne.n	8001434 <HAL_UART_RxCpltCallback+0x54>
	  uart_flag = 0;
 8001422:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <HAL_UART_RxCpltCallback+0x74>)
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
	  uart_index = 0;
 8001428:	4b08      	ldr	r3, [pc, #32]	@ (800144c <HAL_UART_RxCpltCallback+0x6c>)
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]
	  UART_CMD_Process(uart_buff);
 800142e:	4808      	ldr	r0, [pc, #32]	@ (8001450 <HAL_UART_RxCpltCallback+0x70>)
 8001430:	f7ff fe44 	bl	80010bc <UART_CMD_Process>
	}
	HAL_UART_Receive_IT(&huart1, &data_rx, 1);
 8001434:	2201      	movs	r2, #1
 8001436:	4904      	ldr	r1, [pc, #16]	@ (8001448 <HAL_UART_RxCpltCallback+0x68>)
 8001438:	4807      	ldr	r0, [pc, #28]	@ (8001458 <HAL_UART_RxCpltCallback+0x78>)
 800143a:	f003 fbb4 	bl	8004ba6 <HAL_UART_Receive_IT>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	2000031c 	.word	0x2000031c
 800144c:	20000384 	.word	0x20000384
 8001450:	20000320 	.word	0x20000320
 8001454:	20000385 	.word	0x20000385
 8001458:	200002d4 	.word	0x200002d4

0800145c <Task1_MPU9250>:

void Task1_MPU9250(void)
{
 800145c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001460:	b08e      	sub	sp, #56	@ 0x38
 8001462:	af0a      	add	r7, sp, #40	@ 0x28
	MPU9250_Getdata();
 8001464:	f004 fad4 	bl	8005a10 <MPU9250_Getdata>
	printf("Data MPU: ax: %f  ay: %f  az: %f  gx:%f  gy:%f  gz:%f\n", ax, ay, az, gx, gy, gz);
 8001468:	4b1f      	ldr	r3, [pc, #124]	@ (80014e8 <Task1_MPU9250+0x8c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f7fe ffdb 	bl	8000428 <__aeabi_f2d>
 8001472:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001476:	4b1d      	ldr	r3, [pc, #116]	@ (80014ec <Task1_MPU9250+0x90>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7fe ffd4 	bl	8000428 <__aeabi_f2d>
 8001480:	4604      	mov	r4, r0
 8001482:	460d      	mov	r5, r1
 8001484:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <Task1_MPU9250+0x94>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f7fe ffcd 	bl	8000428 <__aeabi_f2d>
 800148e:	4680      	mov	r8, r0
 8001490:	4689      	mov	r9, r1
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <Task1_MPU9250+0x98>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f7fe ffc6 	bl	8000428 <__aeabi_f2d>
 800149c:	4682      	mov	sl, r0
 800149e:	468b      	mov	fp, r1
 80014a0:	4b15      	ldr	r3, [pc, #84]	@ (80014f8 <Task1_MPU9250+0x9c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7fe ffbf 	bl	8000428 <__aeabi_f2d>
 80014aa:	e9c7 0100 	strd	r0, r1, [r7]
 80014ae:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <Task1_MPU9250+0xa0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7fe ffb8 	bl	8000428 <__aeabi_f2d>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80014c0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80014c4:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80014c8:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80014cc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80014d0:	e9cd 4500 	strd	r4, r5, [sp]
 80014d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014d8:	4809      	ldr	r0, [pc, #36]	@ (8001500 <Task1_MPU9250+0xa4>)
 80014da:	f005 facb 	bl	8006a74 <iprintf>
}
 80014de:	bf00      	nop
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80014e8:	2000039c 	.word	0x2000039c
 80014ec:	200003a0 	.word	0x200003a0
 80014f0:	200003a4 	.word	0x200003a4
 80014f4:	200003a8 	.word	0x200003a8
 80014f8:	200003ac 	.word	0x200003ac
 80014fc:	200003b0 	.word	0x200003b0
 8001500:	0800a2c4 	.word	0x0800a2c4

08001504 <Task2_HCSR04>:

void Task2_HCSR04(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	HCSR04_Start();
 8001508:	f004 f912 	bl	8005730 <HCSR04_Start>
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}

08001510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001516:	f000 fc5f 	bl	8001dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800151a:	f000 f843 	bl	80015a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800151e:	f000 f9a5 	bl	800186c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001522:	f000 f979 	bl	8001818 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001526:	f000 f883 	bl	8001630 <MX_I2C1_Init>
  MX_TIM1_Init();
 800152a:	f000 f8af 	bl	800168c <MX_TIM1_Init>
  MX_TIM4_Init();
 800152e:	f000 f8fd 	bl	800172c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &data_rx, 1);
 8001532:	2201      	movs	r2, #1
 8001534:	4915      	ldr	r1, [pc, #84]	@ (800158c <main+0x7c>)
 8001536:	4816      	ldr	r0, [pc, #88]	@ (8001590 <main+0x80>)
 8001538:	f003 fb35 	bl	8004ba6 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800153c:	210c      	movs	r1, #12
 800153e:	4815      	ldr	r0, [pc, #84]	@ (8001594 <main+0x84>)
 8001540:	f002 fbee 	bl	8003d20 <HAL_TIM_PWM_Start>

//  uint32_t t_get_distance;
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001544:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <main+0x88>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	4a13      	ldr	r2, [pc, #76]	@ (8001598 <main+0x88>)
 800154a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800154e:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <main+0x8c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a11      	ldr	r2, [pc, #68]	@ (800159c <main+0x8c>)
 8001556:	f043 0301 	orr.w	r3, r3, #1
 800155a:	6013      	str	r3, [r2, #0]

  uint32_t timeBuffer = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_GetTick() - timeBuffer > 150){
 8001560:	f000 fc92 	bl	8001e88 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b96      	cmp	r3, #150	@ 0x96
 800156c:	d9f8      	bls.n	8001560 <main+0x50>
		  printf("Time now: %lu", HAL_GetTick());
 800156e:	f000 fc8b 	bl	8001e88 <HAL_GetTick>
 8001572:	4603      	mov	r3, r0
 8001574:	4619      	mov	r1, r3
 8001576:	480a      	ldr	r0, [pc, #40]	@ (80015a0 <main+0x90>)
 8001578:	f005 fa7c 	bl	8006a74 <iprintf>
		  Task1_MPU9250();
 800157c:	f7ff ff6e 	bl	800145c <Task1_MPU9250>
		  Task2_HCSR04();
 8001580:	f7ff ffc0 	bl	8001504 <Task2_HCSR04>

		  timeBuffer = HAL_GetTick();
 8001584:	f000 fc80 	bl	8001e88 <HAL_GetTick>
 8001588:	6078      	str	r0, [r7, #4]
	  if (HAL_GetTick() - timeBuffer > 150){
 800158a:	e7e9      	b.n	8001560 <main+0x50>
 800158c:	2000031c 	.word	0x2000031c
 8001590:	200002d4 	.word	0x200002d4
 8001594:	2000028c 	.word	0x2000028c
 8001598:	e000edf0 	.word	0xe000edf0
 800159c:	e0001000 	.word	0xe0001000
 80015a0:	0800a32c 	.word	0x0800a32c

080015a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b090      	sub	sp, #64	@ 0x40
 80015a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015aa:	f107 0318 	add.w	r3, r7, #24
 80015ae:	2228      	movs	r2, #40	@ 0x28
 80015b0:	2100      	movs	r1, #0
 80015b2:	4618      	mov	r0, r3
 80015b4:	f005 fad3 	bl	8006b5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
 80015c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015c6:	2301      	movs	r3, #1
 80015c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015d4:	2301      	movs	r3, #1
 80015d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015d8:	2302      	movs	r3, #2
 80015da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015e2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80015e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e8:	f107 0318 	add.w	r3, r7, #24
 80015ec:	4618      	mov	r0, r3
 80015ee:	f001 fe6f 	bl	80032d0 <HAL_RCC_OscConfig>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015f8:	f000 f99c 	bl	8001934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015fc:	230f      	movs	r3, #15
 80015fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001600:	2302      	movs	r3, #2
 8001602:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001608:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800160c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	2102      	movs	r1, #2
 8001616:	4618      	mov	r0, r3
 8001618:	f002 f8dc 	bl	80037d4 <HAL_RCC_ClockConfig>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001622:	f000 f987 	bl	8001934 <Error_Handler>
  }
}
 8001626:	bf00      	nop
 8001628:	3740      	adds	r7, #64	@ 0x40
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001634:	4b12      	ldr	r3, [pc, #72]	@ (8001680 <MX_I2C1_Init+0x50>)
 8001636:	4a13      	ldr	r2, [pc, #76]	@ (8001684 <MX_I2C1_Init+0x54>)
 8001638:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800163a:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <MX_I2C1_Init+0x50>)
 800163c:	4a12      	ldr	r2, [pc, #72]	@ (8001688 <MX_I2C1_Init+0x58>)
 800163e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001640:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <MX_I2C1_Init+0x50>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001646:	4b0e      	ldr	r3, [pc, #56]	@ (8001680 <MX_I2C1_Init+0x50>)
 8001648:	2200      	movs	r2, #0
 800164a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800164c:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <MX_I2C1_Init+0x50>)
 800164e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001652:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001654:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <MX_I2C1_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800165a:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <MX_I2C1_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001660:	4b07      	ldr	r3, [pc, #28]	@ (8001680 <MX_I2C1_Init+0x50>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <MX_I2C1_Init+0x50>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800166c:	4804      	ldr	r0, [pc, #16]	@ (8001680 <MX_I2C1_Init+0x50>)
 800166e:	f000 ffa1 	bl	80025b4 <HAL_I2C_Init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001678:	f000 f95c 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200001f0 	.word	0x200001f0
 8001684:	40005400 	.word	0x40005400
 8001688:	000186a0 	.word	0x000186a0

0800168c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001692:	f107 0308 	add.w	r3, r7, #8
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a0:	463b      	mov	r3, r7
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016aa:	4a1f      	ldr	r2, [pc, #124]	@ (8001728 <MX_TIM1_Init+0x9c>)
 80016ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 80016ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016b0:	223f      	movs	r2, #63	@ 0x3f
 80016b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c2:	4b18      	ldr	r3, [pc, #96]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016c8:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016d4:	4813      	ldr	r0, [pc, #76]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016d6:	f002 fa0b 	bl	8003af0 <HAL_TIM_Base_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80016e0:	f000 f928 	bl	8001934 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016ea:	f107 0308 	add.w	r3, r7, #8
 80016ee:	4619      	mov	r1, r3
 80016f0:	480c      	ldr	r0, [pc, #48]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016f2:	f002 fd69 	bl	80041c8 <HAL_TIM_ConfigClockSource>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80016fc:	f000 f91a 	bl	8001934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001700:	2300      	movs	r3, #0
 8001702:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001704:	2300      	movs	r3, #0
 8001706:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001708:	463b      	mov	r3, r7
 800170a:	4619      	mov	r1, r3
 800170c:	4805      	ldr	r0, [pc, #20]	@ (8001724 <MX_TIM1_Init+0x98>)
 800170e:	f003 f8ff 	bl	8004910 <HAL_TIMEx_MasterConfigSynchronization>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001718:	f000 f90c 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000244 	.word	0x20000244
 8001728:	40012c00 	.word	0x40012c00

0800172c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08e      	sub	sp, #56	@ 0x38
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001732:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	f107 0320 	add.w	r3, r7, #32
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
 8001758:	615a      	str	r2, [r3, #20]
 800175a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800175c:	4b2c      	ldr	r3, [pc, #176]	@ (8001810 <MX_TIM4_Init+0xe4>)
 800175e:	4a2d      	ldr	r2, [pc, #180]	@ (8001814 <MX_TIM4_Init+0xe8>)
 8001760:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 8001762:	4b2b      	ldr	r3, [pc, #172]	@ (8001810 <MX_TIM4_Init+0xe4>)
 8001764:	223f      	movs	r2, #63	@ 0x3f
 8001766:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001768:	4b29      	ldr	r3, [pc, #164]	@ (8001810 <MX_TIM4_Init+0xe4>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 800176e:	4b28      	ldr	r3, [pc, #160]	@ (8001810 <MX_TIM4_Init+0xe4>)
 8001770:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001774:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001776:	4b26      	ldr	r3, [pc, #152]	@ (8001810 <MX_TIM4_Init+0xe4>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177c:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <MX_TIM4_Init+0xe4>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001782:	4823      	ldr	r0, [pc, #140]	@ (8001810 <MX_TIM4_Init+0xe4>)
 8001784:	f002 f9b4 	bl	8003af0 <HAL_TIM_Base_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800178e:	f000 f8d1 	bl	8001934 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001792:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001796:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001798:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800179c:	4619      	mov	r1, r3
 800179e:	481c      	ldr	r0, [pc, #112]	@ (8001810 <MX_TIM4_Init+0xe4>)
 80017a0:	f002 fd12 	bl	80041c8 <HAL_TIM_ConfigClockSource>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80017aa:	f000 f8c3 	bl	8001934 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80017ae:	4818      	ldr	r0, [pc, #96]	@ (8001810 <MX_TIM4_Init+0xe4>)
 80017b0:	f002 fa5e 	bl	8003c70 <HAL_TIM_PWM_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80017ba:	f000 f8bb 	bl	8001934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017be:	2300      	movs	r3, #0
 80017c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017c6:	f107 0320 	add.w	r3, r7, #32
 80017ca:	4619      	mov	r1, r3
 80017cc:	4810      	ldr	r0, [pc, #64]	@ (8001810 <MX_TIM4_Init+0xe4>)
 80017ce:	f003 f89f 	bl	8004910 <HAL_TIMEx_MasterConfigSynchronization>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80017d8:	f000 f8ac 	bl	8001934 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017dc:	2360      	movs	r3, #96	@ 0x60
 80017de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	220c      	movs	r2, #12
 80017f0:	4619      	mov	r1, r3
 80017f2:	4807      	ldr	r0, [pc, #28]	@ (8001810 <MX_TIM4_Init+0xe4>)
 80017f4:	f002 fc26 	bl	8004044 <HAL_TIM_PWM_ConfigChannel>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80017fe:	f000 f899 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001802:	4803      	ldr	r0, [pc, #12]	@ (8001810 <MX_TIM4_Init+0xe4>)
 8001804:	f000 f946 	bl	8001a94 <HAL_TIM_MspPostInit>

}
 8001808:	bf00      	nop
 800180a:	3738      	adds	r7, #56	@ 0x38
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	2000028c 	.word	0x2000028c
 8001814:	40000800 	.word	0x40000800

08001818 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800181c:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 800181e:	4a12      	ldr	r2, [pc, #72]	@ (8001868 <MX_USART1_UART_Init+0x50>)
 8001820:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001822:	4b10      	ldr	r3, [pc, #64]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 8001824:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001828:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800182a:	4b0e      	ldr	r3, [pc, #56]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001830:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001836:	4b0b      	ldr	r3, [pc, #44]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800183c:	4b09      	ldr	r3, [pc, #36]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 800183e:	220c      	movs	r2, #12
 8001840:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001842:	4b08      	ldr	r3, [pc, #32]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <MX_USART1_UART_Init+0x4c>)
 8001850:	f003 f8ce 	bl	80049f0 <HAL_UART_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800185a:	f000 f86b 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200002d4 	.word	0x200002d4
 8001868:	40013800 	.word	0x40013800

0800186c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	f107 0310 	add.w	r3, r7, #16
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001880:	4b28      	ldr	r3, [pc, #160]	@ (8001924 <MX_GPIO_Init+0xb8>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	4a27      	ldr	r2, [pc, #156]	@ (8001924 <MX_GPIO_Init+0xb8>)
 8001886:	f043 0320 	orr.w	r3, r3, #32
 800188a:	6193      	str	r3, [r2, #24]
 800188c:	4b25      	ldr	r3, [pc, #148]	@ (8001924 <MX_GPIO_Init+0xb8>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	f003 0320 	and.w	r3, r3, #32
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001898:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <MX_GPIO_Init+0xb8>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	4a21      	ldr	r2, [pc, #132]	@ (8001924 <MX_GPIO_Init+0xb8>)
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	6193      	str	r3, [r2, #24]
 80018a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001924 <MX_GPIO_Init+0xb8>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	f003 0308 	and.w	r3, r3, #8
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <MX_GPIO_Init+0xb8>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001924 <MX_GPIO_Init+0xb8>)
 80018b6:	f043 0304 	orr.w	r3, r3, #4
 80018ba:	6193      	str	r3, [r2, #24]
 80018bc:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <MX_GPIO_Init+0xb8>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80018c8:	2200      	movs	r2, #0
 80018ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018ce:	4816      	ldr	r0, [pc, #88]	@ (8001928 <MX_GPIO_Init+0xbc>)
 80018d0:	f000 fe3f 	bl	8002552 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80018d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80018da:	4b14      	ldr	r3, [pc, #80]	@ (800192c <MX_GPIO_Init+0xc0>)
 80018dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018de:	2301      	movs	r3, #1
 80018e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e2:	f107 0310 	add.w	r3, r7, #16
 80018e6:	4619      	mov	r1, r3
 80018e8:	4811      	ldr	r0, [pc, #68]	@ (8001930 <MX_GPIO_Init+0xc4>)
 80018ea:	f000 fc97 	bl	800221c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f4:	2301      	movs	r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fc:	2302      	movs	r3, #2
 80018fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001900:	f107 0310 	add.w	r3, r7, #16
 8001904:	4619      	mov	r1, r3
 8001906:	4808      	ldr	r0, [pc, #32]	@ (8001928 <MX_GPIO_Init+0xbc>)
 8001908:	f000 fc88 	bl	800221c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	2100      	movs	r1, #0
 8001910:	2028      	movs	r0, #40	@ 0x28
 8001912:	f000 fb9a 	bl	800204a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001916:	2028      	movs	r0, #40	@ 0x28
 8001918:	f000 fbb3 	bl	8002082 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800191c:	bf00      	nop
 800191e:	3720      	adds	r7, #32
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40021000 	.word	0x40021000
 8001928:	40010800 	.word	0x40010800
 800192c:	10310000 	.word	0x10310000
 8001930:	40010c00 	.word	0x40010c00

08001934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001938:	b672      	cpsid	i
}
 800193a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <Error_Handler+0x8>

08001940 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001946:	4b15      	ldr	r3, [pc, #84]	@ (800199c <HAL_MspInit+0x5c>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	4a14      	ldr	r2, [pc, #80]	@ (800199c <HAL_MspInit+0x5c>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6193      	str	r3, [r2, #24]
 8001952:	4b12      	ldr	r3, [pc, #72]	@ (800199c <HAL_MspInit+0x5c>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <HAL_MspInit+0x5c>)
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	4a0e      	ldr	r2, [pc, #56]	@ (800199c <HAL_MspInit+0x5c>)
 8001964:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001968:	61d3      	str	r3, [r2, #28]
 800196a:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <HAL_MspInit+0x5c>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001976:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <HAL_MspInit+0x60>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <HAL_MspInit+0x60>)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001992:	bf00      	nop
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr
 800199c:	40021000 	.word	0x40021000
 80019a0:	40010000 	.word	0x40010000

080019a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b088      	sub	sp, #32
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a15      	ldr	r2, [pc, #84]	@ (8001a14 <HAL_I2C_MspInit+0x70>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d123      	bne.n	8001a0c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c4:	4b14      	ldr	r3, [pc, #80]	@ (8001a18 <HAL_I2C_MspInit+0x74>)
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	4a13      	ldr	r2, [pc, #76]	@ (8001a18 <HAL_I2C_MspInit+0x74>)
 80019ca:	f043 0308 	orr.w	r3, r3, #8
 80019ce:	6193      	str	r3, [r2, #24]
 80019d0:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <HAL_I2C_MspInit+0x74>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	f003 0308 	and.w	r3, r3, #8
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019dc:	23c0      	movs	r3, #192	@ 0xc0
 80019de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e0:	2312      	movs	r3, #18
 80019e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019e4:	2303      	movs	r3, #3
 80019e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e8:	f107 0310 	add.w	r3, r7, #16
 80019ec:	4619      	mov	r1, r3
 80019ee:	480b      	ldr	r0, [pc, #44]	@ (8001a1c <HAL_I2C_MspInit+0x78>)
 80019f0:	f000 fc14 	bl	800221c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019f4:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <HAL_I2C_MspInit+0x74>)
 80019f6:	69db      	ldr	r3, [r3, #28]
 80019f8:	4a07      	ldr	r2, [pc, #28]	@ (8001a18 <HAL_I2C_MspInit+0x74>)
 80019fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019fe:	61d3      	str	r3, [r2, #28]
 8001a00:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <HAL_I2C_MspInit+0x74>)
 8001a02:	69db      	ldr	r3, [r3, #28]
 8001a04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a08:	60bb      	str	r3, [r7, #8]
 8001a0a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a0c:	bf00      	nop
 8001a0e:	3720      	adds	r7, #32
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40005400 	.word	0x40005400
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40010c00 	.word	0x40010c00

08001a20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a16      	ldr	r2, [pc, #88]	@ (8001a88 <HAL_TIM_Base_MspInit+0x68>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d114      	bne.n	8001a5c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a32:	4b16      	ldr	r3, [pc, #88]	@ (8001a8c <HAL_TIM_Base_MspInit+0x6c>)
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	4a15      	ldr	r2, [pc, #84]	@ (8001a8c <HAL_TIM_Base_MspInit+0x6c>)
 8001a38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a3c:	6193      	str	r3, [r2, #24]
 8001a3e:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <HAL_TIM_Base_MspInit+0x6c>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2019      	movs	r0, #25
 8001a50:	f000 fafb 	bl	800204a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001a54:	2019      	movs	r0, #25
 8001a56:	f000 fb14 	bl	8002082 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a5a:	e010      	b.n	8001a7e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0b      	ldr	r2, [pc, #44]	@ (8001a90 <HAL_TIM_Base_MspInit+0x70>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d10b      	bne.n	8001a7e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a66:	4b09      	ldr	r3, [pc, #36]	@ (8001a8c <HAL_TIM_Base_MspInit+0x6c>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a08      	ldr	r2, [pc, #32]	@ (8001a8c <HAL_TIM_Base_MspInit+0x6c>)
 8001a6c:	f043 0304 	orr.w	r3, r3, #4
 8001a70:	61d3      	str	r3, [r2, #28]
 8001a72:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <HAL_TIM_Base_MspInit+0x6c>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40012c00 	.word	0x40012c00
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	40000800 	.word	0x40000800

08001a94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 0310 	add.w	r3, r7, #16
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a10      	ldr	r2, [pc, #64]	@ (8001af0 <HAL_TIM_MspPostInit+0x5c>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d118      	bne.n	8001ae6 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <HAL_TIM_MspPostInit+0x60>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	4a0e      	ldr	r2, [pc, #56]	@ (8001af4 <HAL_TIM_MspPostInit+0x60>)
 8001aba:	f043 0308 	orr.w	r3, r3, #8
 8001abe:	6193      	str	r3, [r2, #24]
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <HAL_TIM_MspPostInit+0x60>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	f003 0308 	and.w	r3, r3, #8
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001acc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ad0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ada:	f107 0310 	add.w	r3, r7, #16
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <HAL_TIM_MspPostInit+0x64>)
 8001ae2:	f000 fb9b 	bl	800221c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ae6:	bf00      	nop
 8001ae8:	3720      	adds	r7, #32
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40000800 	.word	0x40000800
 8001af4:	40021000 	.word	0x40021000
 8001af8:	40010c00 	.word	0x40010c00

08001afc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a20      	ldr	r2, [pc, #128]	@ (8001b98 <HAL_UART_MspInit+0x9c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d139      	bne.n	8001b90 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b9c <HAL_UART_MspInit+0xa0>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	4a1e      	ldr	r2, [pc, #120]	@ (8001b9c <HAL_UART_MspInit+0xa0>)
 8001b22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b26:	6193      	str	r3, [r2, #24]
 8001b28:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <HAL_UART_MspInit+0xa0>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b34:	4b19      	ldr	r3, [pc, #100]	@ (8001b9c <HAL_UART_MspInit+0xa0>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	4a18      	ldr	r2, [pc, #96]	@ (8001b9c <HAL_UART_MspInit+0xa0>)
 8001b3a:	f043 0304 	orr.w	r3, r3, #4
 8001b3e:	6193      	str	r3, [r2, #24]
 8001b40:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <HAL_UART_MspInit+0xa0>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	f003 0304 	and.w	r3, r3, #4
 8001b48:	60bb      	str	r3, [r7, #8]
 8001b4a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b52:	2302      	movs	r3, #2
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b56:	2303      	movs	r3, #3
 8001b58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5a:	f107 0310 	add.w	r3, r7, #16
 8001b5e:	4619      	mov	r1, r3
 8001b60:	480f      	ldr	r0, [pc, #60]	@ (8001ba0 <HAL_UART_MspInit+0xa4>)
 8001b62:	f000 fb5b 	bl	800221c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b74:	f107 0310 	add.w	r3, r7, #16
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4809      	ldr	r0, [pc, #36]	@ (8001ba0 <HAL_UART_MspInit+0xa4>)
 8001b7c:	f000 fb4e 	bl	800221c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001b80:	2200      	movs	r2, #0
 8001b82:	2101      	movs	r1, #1
 8001b84:	2025      	movs	r0, #37	@ 0x25
 8001b86:	f000 fa60 	bl	800204a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b8a:	2025      	movs	r0, #37	@ 0x25
 8001b8c:	f000 fa79 	bl	8002082 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b90:	bf00      	nop
 8001b92:	3720      	adds	r7, #32
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40013800 	.word	0x40013800
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40010800 	.word	0x40010800

08001ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <NMI_Handler+0x4>

08001bac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <HardFault_Handler+0x4>

08001bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <MemManage_Handler+0x4>

08001bbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc0:	bf00      	nop
 8001bc2:	e7fd      	b.n	8001bc0 <BusFault_Handler+0x4>

08001bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bc8:	bf00      	nop
 8001bca:	e7fd      	b.n	8001bc8 <UsageFault_Handler+0x4>

08001bcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr

08001be4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bf4:	f000 f936 	bl	8001e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c00:	4802      	ldr	r0, [pc, #8]	@ (8001c0c <TIM1_UP_IRQHandler+0x10>)
 8001c02:	f002 f92f 	bl	8003e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000244 	.word	0x20000244

08001c10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c14:	4802      	ldr	r0, [pc, #8]	@ (8001c20 <USART1_IRQHandler+0x10>)
 8001c16:	f002 ffeb 	bl	8004bf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200002d4 	.word	0x200002d4

08001c24 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001c28:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001c2c:	f000 fcaa 	bl	8002584 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return 1;
 8001c38:	2301      	movs	r3, #1
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <_kill>:

int _kill(int pid, int sig)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b082      	sub	sp, #8
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
 8001c4a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c4c:	f004 fff4 	bl	8006c38 <__errno>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2216      	movs	r2, #22
 8001c54:	601a      	str	r2, [r3, #0]
  return -1;
 8001c56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <_exit>:

void _exit (int status)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c6a:	f04f 31ff 	mov.w	r1, #4294967295
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff ffe7 	bl	8001c42 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <_exit+0x12>

08001c78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
 8001c88:	e00a      	b.n	8001ca0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c8a:	f3af 8000 	nop.w
 8001c8e:	4601      	mov	r1, r0
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	1c5a      	adds	r2, r3, #1
 8001c94:	60ba      	str	r2, [r7, #8]
 8001c96:	b2ca      	uxtb	r2, r1
 8001c98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	617b      	str	r3, [r7, #20]
 8001ca0:	697a      	ldr	r2, [r7, #20]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	dbf0      	blt.n	8001c8a <_read+0x12>
  }

  return len;
 8001ca8:	687b      	ldr	r3, [r7, #4]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr

08001cc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cd8:	605a      	str	r2, [r3, #4]
  return 0;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr

08001ce6 <_isatty>:

int _isatty(int file)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cee:	2301      	movs	r3, #1
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr

08001cfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b085      	sub	sp, #20
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	60f8      	str	r0, [r7, #12]
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d06:	2300      	movs	r3, #0
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr
	...

08001d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d1c:	4a14      	ldr	r2, [pc, #80]	@ (8001d70 <_sbrk+0x5c>)
 8001d1e:	4b15      	ldr	r3, [pc, #84]	@ (8001d74 <_sbrk+0x60>)
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d28:	4b13      	ldr	r3, [pc, #76]	@ (8001d78 <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d102      	bne.n	8001d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d30:	4b11      	ldr	r3, [pc, #68]	@ (8001d78 <_sbrk+0x64>)
 8001d32:	4a12      	ldr	r2, [pc, #72]	@ (8001d7c <_sbrk+0x68>)
 8001d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d36:	4b10      	ldr	r3, [pc, #64]	@ (8001d78 <_sbrk+0x64>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d207      	bcs.n	8001d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d44:	f004 ff78 	bl	8006c38 <__errno>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	220c      	movs	r2, #12
 8001d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d52:	e009      	b.n	8001d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d54:	4b08      	ldr	r3, [pc, #32]	@ (8001d78 <_sbrk+0x64>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d5a:	4b07      	ldr	r3, [pc, #28]	@ (8001d78 <_sbrk+0x64>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	4a05      	ldr	r2, [pc, #20]	@ (8001d78 <_sbrk+0x64>)
 8001d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d66:	68fb      	ldr	r3, [r7, #12]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3718      	adds	r7, #24
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20005000 	.word	0x20005000
 8001d74:	00000400 	.word	0x00000400
 8001d78:	20000388 	.word	0x20000388
 8001d7c:	20000510 	.word	0x20000510

08001d80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr

08001d8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d8c:	f7ff fff8 	bl	8001d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d90:	480b      	ldr	r0, [pc, #44]	@ (8001dc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d92:	490c      	ldr	r1, [pc, #48]	@ (8001dc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d94:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d98:	e002      	b.n	8001da0 <LoopCopyDataInit>

08001d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d9e:	3304      	adds	r3, #4

08001da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da4:	d3f9      	bcc.n	8001d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001da6:	4a09      	ldr	r2, [pc, #36]	@ (8001dcc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001da8:	4c09      	ldr	r4, [pc, #36]	@ (8001dd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dac:	e001      	b.n	8001db2 <LoopFillZerobss>

08001dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db0:	3204      	adds	r2, #4

08001db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db4:	d3fb      	bcc.n	8001dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db6:	f004 ff45 	bl	8006c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dba:	f7ff fba9 	bl	8001510 <main>
  bx lr
 8001dbe:	4770      	bx	lr
  ldr r0, =_sdata
 8001dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001dc8:	0800a7b8 	.word	0x0800a7b8
  ldr r2, =_sbss
 8001dcc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001dd0:	20000510 	.word	0x20000510

08001dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC1_2_IRQHandler>
	...

08001dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <HAL_Init+0x28>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a07      	ldr	r2, [pc, #28]	@ (8001e00 <HAL_Init+0x28>)
 8001de2:	f043 0310 	orr.w	r3, r3, #16
 8001de6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de8:	2003      	movs	r0, #3
 8001dea:	f000 f923 	bl	8002034 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dee:	200f      	movs	r0, #15
 8001df0:	f000 f808 	bl	8001e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df4:	f7ff fda4 	bl	8001940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40022000 	.word	0x40022000

08001e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <HAL_InitTick+0x54>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <HAL_InitTick+0x58>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	4619      	mov	r1, r3
 8001e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 f93b 	bl	800209e <HAL_SYSTICK_Config>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00e      	b.n	8001e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b0f      	cmp	r3, #15
 8001e36:	d80a      	bhi.n	8001e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e40:	f000 f903 	bl	800204a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e44:	4a06      	ldr	r2, [pc, #24]	@ (8001e60 <HAL_InitTick+0x5c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e000      	b.n	8001e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000000 	.word	0x20000000
 8001e5c:	20000008 	.word	0x20000008
 8001e60:	20000004 	.word	0x20000004

08001e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e68:	4b05      	ldr	r3, [pc, #20]	@ (8001e80 <HAL_IncTick+0x1c>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <HAL_IncTick+0x20>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	4a03      	ldr	r2, [pc, #12]	@ (8001e84 <HAL_IncTick+0x20>)
 8001e76:	6013      	str	r3, [r2, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	20000008 	.word	0x20000008
 8001e84:	2000038c 	.word	0x2000038c

08001e88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e8c:	4b02      	ldr	r3, [pc, #8]	@ (8001e98 <HAL_GetTick+0x10>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	2000038c 	.word	0x2000038c

08001e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001eb8:	4013      	ands	r3, r2
 8001eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ece:	4a04      	ldr	r2, [pc, #16]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	60d3      	str	r3, [r2, #12]
}
 8001ed4:	bf00      	nop
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bc80      	pop	{r7}
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee8:	4b04      	ldr	r3, [pc, #16]	@ (8001efc <__NVIC_GetPriorityGrouping+0x18>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	0a1b      	lsrs	r3, r3, #8
 8001eee:	f003 0307 	and.w	r3, r3, #7
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc80      	pop	{r7}
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	db0b      	blt.n	8001f2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	f003 021f 	and.w	r2, r3, #31
 8001f18:	4906      	ldr	r1, [pc, #24]	@ (8001f34 <__NVIC_EnableIRQ+0x34>)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	095b      	lsrs	r3, r3, #5
 8001f20:	2001      	movs	r0, #1
 8001f22:	fa00 f202 	lsl.w	r2, r0, r2
 8001f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	e000e100 	.word	0xe000e100

08001f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	6039      	str	r1, [r7, #0]
 8001f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	db0a      	blt.n	8001f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	490c      	ldr	r1, [pc, #48]	@ (8001f84 <__NVIC_SetPriority+0x4c>)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	0112      	lsls	r2, r2, #4
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	440b      	add	r3, r1
 8001f5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f60:	e00a      	b.n	8001f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	4908      	ldr	r1, [pc, #32]	@ (8001f88 <__NVIC_SetPriority+0x50>)
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	3b04      	subs	r3, #4
 8001f70:	0112      	lsls	r2, r2, #4
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	440b      	add	r3, r1
 8001f76:	761a      	strb	r2, [r3, #24]
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	e000e100 	.word	0xe000e100
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b089      	sub	sp, #36	@ 0x24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f1c3 0307 	rsb	r3, r3, #7
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	bf28      	it	cs
 8001faa:	2304      	movcs	r3, #4
 8001fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	2b06      	cmp	r3, #6
 8001fb4:	d902      	bls.n	8001fbc <NVIC_EncodePriority+0x30>
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3b03      	subs	r3, #3
 8001fba:	e000      	b.n	8001fbe <NVIC_EncodePriority+0x32>
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43da      	mvns	r2, r3
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	401a      	ands	r2, r3
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	fa01 f303 	lsl.w	r3, r1, r3
 8001fde:	43d9      	mvns	r1, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe4:	4313      	orrs	r3, r2
         );
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3724      	adds	r7, #36	@ 0x24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr

08001ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002000:	d301      	bcc.n	8002006 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002002:	2301      	movs	r3, #1
 8002004:	e00f      	b.n	8002026 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002006:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <SysTick_Config+0x40>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3b01      	subs	r3, #1
 800200c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800200e:	210f      	movs	r1, #15
 8002010:	f04f 30ff 	mov.w	r0, #4294967295
 8002014:	f7ff ff90 	bl	8001f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <SysTick_Config+0x40>)
 800201a:	2200      	movs	r2, #0
 800201c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800201e:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <SysTick_Config+0x40>)
 8002020:	2207      	movs	r2, #7
 8002022:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	e000e010 	.word	0xe000e010

08002034 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f7ff ff2d 	bl	8001e9c <__NVIC_SetPriorityGrouping>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800204a:	b580      	push	{r7, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af00      	add	r7, sp, #0
 8002050:	4603      	mov	r3, r0
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800205c:	f7ff ff42 	bl	8001ee4 <__NVIC_GetPriorityGrouping>
 8002060:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	68b9      	ldr	r1, [r7, #8]
 8002066:	6978      	ldr	r0, [r7, #20]
 8002068:	f7ff ff90 	bl	8001f8c <NVIC_EncodePriority>
 800206c:	4602      	mov	r2, r0
 800206e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002072:	4611      	mov	r1, r2
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff5f 	bl	8001f38 <__NVIC_SetPriority>
}
 800207a:	bf00      	nop
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800208c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff ff35 	bl	8001f00 <__NVIC_EnableIRQ>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7ff ffa2 	bl	8001ff0 <SysTick_Config>
 80020ac:	4603      	mov	r3, r0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020b6:	b480      	push	{r7}
 80020b8:	b085      	sub	sp, #20
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020be:	2300      	movs	r3, #0
 80020c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d008      	beq.n	80020e0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2204      	movs	r2, #4
 80020d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e020      	b.n	8002122 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f022 020e 	bic.w	r2, r2, #14
 80020ee:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0201 	bic.w	r2, r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002108:	2101      	movs	r1, #1
 800210a:	fa01 f202 	lsl.w	r2, r1, r2
 800210e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002120:	7bfb      	ldrb	r3, [r7, #15]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3714      	adds	r7, #20
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr

0800212c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d005      	beq.n	8002150 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2204      	movs	r2, #4
 8002148:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	73fb      	strb	r3, [r7, #15]
 800214e:	e051      	b.n	80021f4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 020e 	bic.w	r2, r2, #14
 800215e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0201 	bic.w	r2, r2, #1
 800216e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a22      	ldr	r2, [pc, #136]	@ (8002200 <HAL_DMA_Abort_IT+0xd4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d029      	beq.n	80021ce <HAL_DMA_Abort_IT+0xa2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a21      	ldr	r2, [pc, #132]	@ (8002204 <HAL_DMA_Abort_IT+0xd8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d022      	beq.n	80021ca <HAL_DMA_Abort_IT+0x9e>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1f      	ldr	r2, [pc, #124]	@ (8002208 <HAL_DMA_Abort_IT+0xdc>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d01a      	beq.n	80021c4 <HAL_DMA_Abort_IT+0x98>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a1e      	ldr	r2, [pc, #120]	@ (800220c <HAL_DMA_Abort_IT+0xe0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d012      	beq.n	80021be <HAL_DMA_Abort_IT+0x92>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a1c      	ldr	r2, [pc, #112]	@ (8002210 <HAL_DMA_Abort_IT+0xe4>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d00a      	beq.n	80021b8 <HAL_DMA_Abort_IT+0x8c>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002214 <HAL_DMA_Abort_IT+0xe8>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d102      	bne.n	80021b2 <HAL_DMA_Abort_IT+0x86>
 80021ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80021b0:	e00e      	b.n	80021d0 <HAL_DMA_Abort_IT+0xa4>
 80021b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021b6:	e00b      	b.n	80021d0 <HAL_DMA_Abort_IT+0xa4>
 80021b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021bc:	e008      	b.n	80021d0 <HAL_DMA_Abort_IT+0xa4>
 80021be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021c2:	e005      	b.n	80021d0 <HAL_DMA_Abort_IT+0xa4>
 80021c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021c8:	e002      	b.n	80021d0 <HAL_DMA_Abort_IT+0xa4>
 80021ca:	2310      	movs	r3, #16
 80021cc:	e000      	b.n	80021d0 <HAL_DMA_Abort_IT+0xa4>
 80021ce:	2301      	movs	r3, #1
 80021d0:	4a11      	ldr	r2, [pc, #68]	@ (8002218 <HAL_DMA_Abort_IT+0xec>)
 80021d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	4798      	blx	r3
    } 
  }
  return status;
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40020008 	.word	0x40020008
 8002204:	4002001c 	.word	0x4002001c
 8002208:	40020030 	.word	0x40020030
 800220c:	40020044 	.word	0x40020044
 8002210:	40020058 	.word	0x40020058
 8002214:	4002006c 	.word	0x4002006c
 8002218:	40020000 	.word	0x40020000

0800221c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800221c:	b480      	push	{r7}
 800221e:	b08b      	sub	sp, #44	@ 0x2c
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002226:	2300      	movs	r3, #0
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800222a:	2300      	movs	r3, #0
 800222c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800222e:	e169      	b.n	8002504 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002230:	2201      	movs	r2, #1
 8002232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	69fa      	ldr	r2, [r7, #28]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	429a      	cmp	r2, r3
 800224a:	f040 8158 	bne.w	80024fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	4a9a      	ldr	r2, [pc, #616]	@ (80024bc <HAL_GPIO_Init+0x2a0>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d05e      	beq.n	8002316 <HAL_GPIO_Init+0xfa>
 8002258:	4a98      	ldr	r2, [pc, #608]	@ (80024bc <HAL_GPIO_Init+0x2a0>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d875      	bhi.n	800234a <HAL_GPIO_Init+0x12e>
 800225e:	4a98      	ldr	r2, [pc, #608]	@ (80024c0 <HAL_GPIO_Init+0x2a4>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d058      	beq.n	8002316 <HAL_GPIO_Init+0xfa>
 8002264:	4a96      	ldr	r2, [pc, #600]	@ (80024c0 <HAL_GPIO_Init+0x2a4>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d86f      	bhi.n	800234a <HAL_GPIO_Init+0x12e>
 800226a:	4a96      	ldr	r2, [pc, #600]	@ (80024c4 <HAL_GPIO_Init+0x2a8>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d052      	beq.n	8002316 <HAL_GPIO_Init+0xfa>
 8002270:	4a94      	ldr	r2, [pc, #592]	@ (80024c4 <HAL_GPIO_Init+0x2a8>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d869      	bhi.n	800234a <HAL_GPIO_Init+0x12e>
 8002276:	4a94      	ldr	r2, [pc, #592]	@ (80024c8 <HAL_GPIO_Init+0x2ac>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d04c      	beq.n	8002316 <HAL_GPIO_Init+0xfa>
 800227c:	4a92      	ldr	r2, [pc, #584]	@ (80024c8 <HAL_GPIO_Init+0x2ac>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d863      	bhi.n	800234a <HAL_GPIO_Init+0x12e>
 8002282:	4a92      	ldr	r2, [pc, #584]	@ (80024cc <HAL_GPIO_Init+0x2b0>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d046      	beq.n	8002316 <HAL_GPIO_Init+0xfa>
 8002288:	4a90      	ldr	r2, [pc, #576]	@ (80024cc <HAL_GPIO_Init+0x2b0>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d85d      	bhi.n	800234a <HAL_GPIO_Init+0x12e>
 800228e:	2b12      	cmp	r3, #18
 8002290:	d82a      	bhi.n	80022e8 <HAL_GPIO_Init+0xcc>
 8002292:	2b12      	cmp	r3, #18
 8002294:	d859      	bhi.n	800234a <HAL_GPIO_Init+0x12e>
 8002296:	a201      	add	r2, pc, #4	@ (adr r2, 800229c <HAL_GPIO_Init+0x80>)
 8002298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229c:	08002317 	.word	0x08002317
 80022a0:	080022f1 	.word	0x080022f1
 80022a4:	08002303 	.word	0x08002303
 80022a8:	08002345 	.word	0x08002345
 80022ac:	0800234b 	.word	0x0800234b
 80022b0:	0800234b 	.word	0x0800234b
 80022b4:	0800234b 	.word	0x0800234b
 80022b8:	0800234b 	.word	0x0800234b
 80022bc:	0800234b 	.word	0x0800234b
 80022c0:	0800234b 	.word	0x0800234b
 80022c4:	0800234b 	.word	0x0800234b
 80022c8:	0800234b 	.word	0x0800234b
 80022cc:	0800234b 	.word	0x0800234b
 80022d0:	0800234b 	.word	0x0800234b
 80022d4:	0800234b 	.word	0x0800234b
 80022d8:	0800234b 	.word	0x0800234b
 80022dc:	0800234b 	.word	0x0800234b
 80022e0:	080022f9 	.word	0x080022f9
 80022e4:	0800230d 	.word	0x0800230d
 80022e8:	4a79      	ldr	r2, [pc, #484]	@ (80024d0 <HAL_GPIO_Init+0x2b4>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d013      	beq.n	8002316 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022ee:	e02c      	b.n	800234a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	623b      	str	r3, [r7, #32]
          break;
 80022f6:	e029      	b.n	800234c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	3304      	adds	r3, #4
 80022fe:	623b      	str	r3, [r7, #32]
          break;
 8002300:	e024      	b.n	800234c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	3308      	adds	r3, #8
 8002308:	623b      	str	r3, [r7, #32]
          break;
 800230a:	e01f      	b.n	800234c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	330c      	adds	r3, #12
 8002312:	623b      	str	r3, [r7, #32]
          break;
 8002314:	e01a      	b.n	800234c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d102      	bne.n	8002324 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800231e:	2304      	movs	r3, #4
 8002320:	623b      	str	r3, [r7, #32]
          break;
 8002322:	e013      	b.n	800234c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d105      	bne.n	8002338 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800232c:	2308      	movs	r3, #8
 800232e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69fa      	ldr	r2, [r7, #28]
 8002334:	611a      	str	r2, [r3, #16]
          break;
 8002336:	e009      	b.n	800234c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002338:	2308      	movs	r3, #8
 800233a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69fa      	ldr	r2, [r7, #28]
 8002340:	615a      	str	r2, [r3, #20]
          break;
 8002342:	e003      	b.n	800234c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002344:	2300      	movs	r3, #0
 8002346:	623b      	str	r3, [r7, #32]
          break;
 8002348:	e000      	b.n	800234c <HAL_GPIO_Init+0x130>
          break;
 800234a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	2bff      	cmp	r3, #255	@ 0xff
 8002350:	d801      	bhi.n	8002356 <HAL_GPIO_Init+0x13a>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	e001      	b.n	800235a <HAL_GPIO_Init+0x13e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	3304      	adds	r3, #4
 800235a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	2bff      	cmp	r3, #255	@ 0xff
 8002360:	d802      	bhi.n	8002368 <HAL_GPIO_Init+0x14c>
 8002362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	e002      	b.n	800236e <HAL_GPIO_Init+0x152>
 8002368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236a:	3b08      	subs	r3, #8
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	210f      	movs	r1, #15
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	fa01 f303 	lsl.w	r3, r1, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	401a      	ands	r2, r3
 8002380:	6a39      	ldr	r1, [r7, #32]
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	fa01 f303 	lsl.w	r3, r1, r3
 8002388:	431a      	orrs	r2, r3
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 80b1 	beq.w	80024fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800239c:	4b4d      	ldr	r3, [pc, #308]	@ (80024d4 <HAL_GPIO_Init+0x2b8>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	4a4c      	ldr	r2, [pc, #304]	@ (80024d4 <HAL_GPIO_Init+0x2b8>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	6193      	str	r3, [r2, #24]
 80023a8:	4b4a      	ldr	r3, [pc, #296]	@ (80024d4 <HAL_GPIO_Init+0x2b8>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023b4:	4a48      	ldr	r2, [pc, #288]	@ (80024d8 <HAL_GPIO_Init+0x2bc>)
 80023b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b8:	089b      	lsrs	r3, r3, #2
 80023ba:	3302      	adds	r3, #2
 80023bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	220f      	movs	r2, #15
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	43db      	mvns	r3, r3
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	4013      	ands	r3, r2
 80023d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a40      	ldr	r2, [pc, #256]	@ (80024dc <HAL_GPIO_Init+0x2c0>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d013      	beq.n	8002408 <HAL_GPIO_Init+0x1ec>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a3f      	ldr	r2, [pc, #252]	@ (80024e0 <HAL_GPIO_Init+0x2c4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d00d      	beq.n	8002404 <HAL_GPIO_Init+0x1e8>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a3e      	ldr	r2, [pc, #248]	@ (80024e4 <HAL_GPIO_Init+0x2c8>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d007      	beq.n	8002400 <HAL_GPIO_Init+0x1e4>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a3d      	ldr	r2, [pc, #244]	@ (80024e8 <HAL_GPIO_Init+0x2cc>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d101      	bne.n	80023fc <HAL_GPIO_Init+0x1e0>
 80023f8:	2303      	movs	r3, #3
 80023fa:	e006      	b.n	800240a <HAL_GPIO_Init+0x1ee>
 80023fc:	2304      	movs	r3, #4
 80023fe:	e004      	b.n	800240a <HAL_GPIO_Init+0x1ee>
 8002400:	2302      	movs	r3, #2
 8002402:	e002      	b.n	800240a <HAL_GPIO_Init+0x1ee>
 8002404:	2301      	movs	r3, #1
 8002406:	e000      	b.n	800240a <HAL_GPIO_Init+0x1ee>
 8002408:	2300      	movs	r3, #0
 800240a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800240c:	f002 0203 	and.w	r2, r2, #3
 8002410:	0092      	lsls	r2, r2, #2
 8002412:	4093      	lsls	r3, r2
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	4313      	orrs	r3, r2
 8002418:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800241a:	492f      	ldr	r1, [pc, #188]	@ (80024d8 <HAL_GPIO_Init+0x2bc>)
 800241c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241e:	089b      	lsrs	r3, r3, #2
 8002420:	3302      	adds	r3, #2
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d006      	beq.n	8002442 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002434:	4b2d      	ldr	r3, [pc, #180]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	492c      	ldr	r1, [pc, #176]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	4313      	orrs	r3, r2
 800243e:	608b      	str	r3, [r1, #8]
 8002440:	e006      	b.n	8002450 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002442:	4b2a      	ldr	r3, [pc, #168]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	43db      	mvns	r3, r3
 800244a:	4928      	ldr	r1, [pc, #160]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 800244c:	4013      	ands	r3, r2
 800244e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d006      	beq.n	800246a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800245c:	4b23      	ldr	r3, [pc, #140]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	4922      	ldr	r1, [pc, #136]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	4313      	orrs	r3, r2
 8002466:	60cb      	str	r3, [r1, #12]
 8002468:	e006      	b.n	8002478 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800246a:	4b20      	ldr	r3, [pc, #128]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	43db      	mvns	r3, r3
 8002472:	491e      	ldr	r1, [pc, #120]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 8002474:	4013      	ands	r3, r2
 8002476:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d006      	beq.n	8002492 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002484:	4b19      	ldr	r3, [pc, #100]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	4918      	ldr	r1, [pc, #96]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	4313      	orrs	r3, r2
 800248e:	604b      	str	r3, [r1, #4]
 8002490:	e006      	b.n	80024a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002492:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	43db      	mvns	r3, r3
 800249a:	4914      	ldr	r1, [pc, #80]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 800249c:	4013      	ands	r3, r2
 800249e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d021      	beq.n	80024f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024ac:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	490e      	ldr	r1, [pc, #56]	@ (80024ec <HAL_GPIO_Init+0x2d0>)
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	600b      	str	r3, [r1, #0]
 80024b8:	e021      	b.n	80024fe <HAL_GPIO_Init+0x2e2>
 80024ba:	bf00      	nop
 80024bc:	10320000 	.word	0x10320000
 80024c0:	10310000 	.word	0x10310000
 80024c4:	10220000 	.word	0x10220000
 80024c8:	10210000 	.word	0x10210000
 80024cc:	10120000 	.word	0x10120000
 80024d0:	10110000 	.word	0x10110000
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40010000 	.word	0x40010000
 80024dc:	40010800 	.word	0x40010800
 80024e0:	40010c00 	.word	0x40010c00
 80024e4:	40011000 	.word	0x40011000
 80024e8:	40011400 	.word	0x40011400
 80024ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002520 <HAL_GPIO_Init+0x304>)
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	43db      	mvns	r3, r3
 80024f8:	4909      	ldr	r1, [pc, #36]	@ (8002520 <HAL_GPIO_Init+0x304>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002500:	3301      	adds	r3, #1
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250a:	fa22 f303 	lsr.w	r3, r2, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	f47f ae8e 	bne.w	8002230 <HAL_GPIO_Init+0x14>
  }
}
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	372c      	adds	r7, #44	@ 0x2c
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr
 8002520:	40010400 	.word	0x40010400

08002524 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	460b      	mov	r3, r1
 800252e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	887b      	ldrh	r3, [r7, #2]
 8002536:	4013      	ands	r3, r2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d002      	beq.n	8002542 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	e001      	b.n	8002546 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002542:	2300      	movs	r3, #0
 8002544:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002546:	7bfb      	ldrb	r3, [r7, #15]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr

08002552 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
 800255a:	460b      	mov	r3, r1
 800255c:	807b      	strh	r3, [r7, #2]
 800255e:	4613      	mov	r3, r2
 8002560:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002562:	787b      	ldrb	r3, [r7, #1]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002568:	887a      	ldrh	r2, [r7, #2]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800256e:	e003      	b.n	8002578 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002570:	887b      	ldrh	r3, [r7, #2]
 8002572:	041a      	lsls	r2, r3, #16
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	611a      	str	r2, [r3, #16]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
	...

08002584 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800258e:	4b08      	ldr	r3, [pc, #32]	@ (80025b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002590:	695a      	ldr	r2, [r3, #20]
 8002592:	88fb      	ldrh	r3, [r7, #6]
 8002594:	4013      	ands	r3, r2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d006      	beq.n	80025a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800259a:	4a05      	ldr	r2, [pc, #20]	@ (80025b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800259c:	88fb      	ldrh	r3, [r7, #6]
 800259e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025a0:	88fb      	ldrh	r3, [r7, #6]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f003 f8d8 	bl	8005758 <HAL_GPIO_EXTI_Callback>
  }
}
 80025a8:	bf00      	nop
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40010400 	.word	0x40010400

080025b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e12b      	b.n	800281e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d106      	bne.n	80025e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f7ff f9e2 	bl	80019a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2224      	movs	r2, #36	@ 0x24
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002606:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002616:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002618:	f001 fa24 	bl	8003a64 <HAL_RCC_GetPCLK1Freq>
 800261c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	4a81      	ldr	r2, [pc, #516]	@ (8002828 <HAL_I2C_Init+0x274>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d807      	bhi.n	8002638 <HAL_I2C_Init+0x84>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4a80      	ldr	r2, [pc, #512]	@ (800282c <HAL_I2C_Init+0x278>)
 800262c:	4293      	cmp	r3, r2
 800262e:	bf94      	ite	ls
 8002630:	2301      	movls	r3, #1
 8002632:	2300      	movhi	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	e006      	b.n	8002646 <HAL_I2C_Init+0x92>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4a7d      	ldr	r2, [pc, #500]	@ (8002830 <HAL_I2C_Init+0x27c>)
 800263c:	4293      	cmp	r3, r2
 800263e:	bf94      	ite	ls
 8002640:	2301      	movls	r3, #1
 8002642:	2300      	movhi	r3, #0
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e0e7      	b.n	800281e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	4a78      	ldr	r2, [pc, #480]	@ (8002834 <HAL_I2C_Init+0x280>)
 8002652:	fba2 2303 	umull	r2, r3, r2, r3
 8002656:	0c9b      	lsrs	r3, r3, #18
 8002658:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68ba      	ldr	r2, [r7, #8]
 800266a:	430a      	orrs	r2, r1
 800266c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	4a6a      	ldr	r2, [pc, #424]	@ (8002828 <HAL_I2C_Init+0x274>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d802      	bhi.n	8002688 <HAL_I2C_Init+0xd4>
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3301      	adds	r3, #1
 8002686:	e009      	b.n	800269c <HAL_I2C_Init+0xe8>
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800268e:	fb02 f303 	mul.w	r3, r2, r3
 8002692:	4a69      	ldr	r2, [pc, #420]	@ (8002838 <HAL_I2C_Init+0x284>)
 8002694:	fba2 2303 	umull	r2, r3, r2, r3
 8002698:	099b      	lsrs	r3, r3, #6
 800269a:	3301      	adds	r3, #1
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	430b      	orrs	r3, r1
 80026a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	495c      	ldr	r1, [pc, #368]	@ (8002828 <HAL_I2C_Init+0x274>)
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d819      	bhi.n	80026f0 <HAL_I2C_Init+0x13c>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1e59      	subs	r1, r3, #1
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80026ca:	1c59      	adds	r1, r3, #1
 80026cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026d0:	400b      	ands	r3, r1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00a      	beq.n	80026ec <HAL_I2C_Init+0x138>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	1e59      	subs	r1, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80026e4:	3301      	adds	r3, #1
 80026e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ea:	e051      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 80026ec:	2304      	movs	r3, #4
 80026ee:	e04f      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d111      	bne.n	800271c <HAL_I2C_Init+0x168>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1e58      	subs	r0, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	440b      	add	r3, r1
 8002706:	fbb0 f3f3 	udiv	r3, r0, r3
 800270a:	3301      	adds	r3, #1
 800270c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002710:	2b00      	cmp	r3, #0
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	e012      	b.n	8002742 <HAL_I2C_Init+0x18e>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	1e58      	subs	r0, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6859      	ldr	r1, [r3, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	0099      	lsls	r1, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002732:	3301      	adds	r3, #1
 8002734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf0c      	ite	eq
 800273c:	2301      	moveq	r3, #1
 800273e:	2300      	movne	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <HAL_I2C_Init+0x196>
 8002746:	2301      	movs	r3, #1
 8002748:	e022      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10e      	bne.n	8002770 <HAL_I2C_Init+0x1bc>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1e58      	subs	r0, r3, #1
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6859      	ldr	r1, [r3, #4]
 800275a:	460b      	mov	r3, r1
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	440b      	add	r3, r1
 8002760:	fbb0 f3f3 	udiv	r3, r0, r3
 8002764:	3301      	adds	r3, #1
 8002766:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800276a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800276e:	e00f      	b.n	8002790 <HAL_I2C_Init+0x1dc>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1e58      	subs	r0, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6859      	ldr	r1, [r3, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	0099      	lsls	r1, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	fbb0 f3f3 	udiv	r3, r0, r3
 8002786:	3301      	adds	r3, #1
 8002788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800278c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	6809      	ldr	r1, [r1, #0]
 8002794:	4313      	orrs	r3, r2
 8002796:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69da      	ldr	r2, [r3, #28]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	431a      	orrs	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80027be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6911      	ldr	r1, [r2, #16]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	68d2      	ldr	r2, [r2, #12]
 80027ca:	4311      	orrs	r1, r2
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	430b      	orrs	r3, r1
 80027d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	695a      	ldr	r2, [r3, #20]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	431a      	orrs	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0201 	orr.w	r2, r2, #1
 80027fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2220      	movs	r2, #32
 800280a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	000186a0 	.word	0x000186a0
 800282c:	001e847f 	.word	0x001e847f
 8002830:	003d08ff 	.word	0x003d08ff
 8002834:	431bde83 	.word	0x431bde83
 8002838:	10624dd3 	.word	0x10624dd3

0800283c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08c      	sub	sp, #48	@ 0x30
 8002840:	af02      	add	r7, sp, #8
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	4608      	mov	r0, r1
 8002846:	4611      	mov	r1, r2
 8002848:	461a      	mov	r2, r3
 800284a:	4603      	mov	r3, r0
 800284c:	817b      	strh	r3, [r7, #10]
 800284e:	460b      	mov	r3, r1
 8002850:	813b      	strh	r3, [r7, #8]
 8002852:	4613      	mov	r3, r2
 8002854:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800285a:	f7ff fb15 	bl	8001e88 <HAL_GetTick>
 800285e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b20      	cmp	r3, #32
 800286a:	f040 8250 	bne.w	8002d0e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800286e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	2319      	movs	r3, #25
 8002874:	2201      	movs	r2, #1
 8002876:	4982      	ldr	r1, [pc, #520]	@ (8002a80 <HAL_I2C_Mem_Read+0x244>)
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 fb3b 	bl	8002ef4 <I2C_WaitOnFlagUntilTimeout>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002884:	2302      	movs	r3, #2
 8002886:	e243      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800288e:	2b01      	cmp	r3, #1
 8002890:	d101      	bne.n	8002896 <HAL_I2C_Mem_Read+0x5a>
 8002892:	2302      	movs	r3, #2
 8002894:	e23c      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d007      	beq.n	80028bc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f042 0201 	orr.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2222      	movs	r2, #34	@ 0x22
 80028d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2240      	movs	r2, #64	@ 0x40
 80028d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80028ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4a62      	ldr	r2, [pc, #392]	@ (8002a84 <HAL_I2C_Mem_Read+0x248>)
 80028fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028fe:	88f8      	ldrh	r0, [r7, #6]
 8002900:	893a      	ldrh	r2, [r7, #8]
 8002902:	8979      	ldrh	r1, [r7, #10]
 8002904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002906:	9301      	str	r3, [sp, #4]
 8002908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800290a:	9300      	str	r3, [sp, #0]
 800290c:	4603      	mov	r3, r0
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 fa08 	bl	8002d24 <I2C_RequestMemoryRead>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e1f8      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002922:	2b00      	cmp	r3, #0
 8002924:	d113      	bne.n	800294e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	61fb      	str	r3, [r7, #28]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	61fb      	str	r3, [r7, #28]
 800293a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	e1cc      	b.n	8002ce8 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002952:	2b01      	cmp	r3, #1
 8002954:	d11e      	bne.n	8002994 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002964:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002966:	b672      	cpsid	i
}
 8002968:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	61bb      	str	r3, [r7, #24]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	61bb      	str	r3, [r7, #24]
 800297e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800298e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002990:	b662      	cpsie	i
}
 8002992:	e035      	b.n	8002a00 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002998:	2b02      	cmp	r3, #2
 800299a:	d11e      	bne.n	80029da <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029aa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029ac:	b672      	cpsid	i
}
 80029ae:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	617b      	str	r3, [r7, #20]
 80029c4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80029d6:	b662      	cpsie	i
}
 80029d8:	e012      	b.n	8002a00 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80029e8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ea:	2300      	movs	r3, #0
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	613b      	str	r3, [r7, #16]
 80029fe:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002a00:	e172      	b.n	8002ce8 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	f200 811f 	bhi.w	8002c4a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d123      	bne.n	8002a5c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a16:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 fbcd 	bl	80031b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e173      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	691a      	ldr	r2, [r3, #16]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a32:	b2d2      	uxtb	r2, r2
 8002a34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3a:	1c5a      	adds	r2, r3, #1
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a5a:	e145      	b.n	8002ce8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d152      	bne.n	8002b0a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	4906      	ldr	r1, [pc, #24]	@ (8002a88 <HAL_I2C_Mem_Read+0x24c>)
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 fa40 	bl	8002ef4 <I2C_WaitOnFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d008      	beq.n	8002a8c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e148      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
 8002a7e:	bf00      	nop
 8002a80:	00100002 	.word	0x00100002
 8002a84:	ffff0000 	.word	0xffff0000
 8002a88:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002a8c:	b672      	cpsid	i
}
 8002a8e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	691a      	ldr	r2, [r3, #16]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002ad2:	b662      	cpsie	i
}
 8002ad4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	691a      	ldr	r2, [r3, #16]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b08:	e0ee      	b.n	8002ce8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b10:	2200      	movs	r2, #0
 8002b12:	4981      	ldr	r1, [pc, #516]	@ (8002d18 <HAL_I2C_Mem_Read+0x4dc>)
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f000 f9ed 	bl	8002ef4 <I2C_WaitOnFlagUntilTimeout>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0f5      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b32:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002b34:	b672      	cpsid	i
}
 8002b36:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691a      	ldr	r2, [r3, #16]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4a:	1c5a      	adds	r2, r3, #1
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	3b01      	subs	r3, #1
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002b6a:	4b6c      	ldr	r3, [pc, #432]	@ (8002d1c <HAL_I2C_Mem_Read+0x4e0>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	08db      	lsrs	r3, r3, #3
 8002b70:	4a6b      	ldr	r2, [pc, #428]	@ (8002d20 <HAL_I2C_Mem_Read+0x4e4>)
 8002b72:	fba2 2303 	umull	r2, r3, r2, r3
 8002b76:	0a1a      	lsrs	r2, r3, #8
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	00da      	lsls	r2, r3, #3
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002b8a:	6a3b      	ldr	r3, [r7, #32]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d118      	bne.n	8002bc2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002baa:	f043 0220 	orr.w	r2, r3, #32
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002bb2:	b662      	cpsie	i
}
 8002bb4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e0a6      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d1d9      	bne.n	8002b84 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bde:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691a      	ldr	r2, [r3, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002c12:	b662      	cpsie	i
}
 8002c14:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	691a      	ldr	r2, [r3, #16]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	1c5a      	adds	r2, r3, #1
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c32:	3b01      	subs	r3, #1
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	3b01      	subs	r3, #1
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c48:	e04e      	b.n	8002ce8 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c4c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 fab2 	bl	80031b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e058      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	691a      	ldr	r2, [r3, #16]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c68:	b2d2      	uxtb	r2, r2
 8002c6a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	f003 0304 	and.w	r3, r3, #4
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	d124      	bne.n	8002ce8 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ca2:	2b03      	cmp	r3, #3
 8002ca4:	d107      	bne.n	8002cb6 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cb4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	691a      	ldr	r2, [r3, #16]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc8:	1c5a      	adds	r2, r3, #1
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f47f ae88 	bne.w	8002a02 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	e000      	b.n	8002d10 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002d0e:	2302      	movs	r3, #2
  }
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3728      	adds	r7, #40	@ 0x28
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	00010004 	.word	0x00010004
 8002d1c:	20000000 	.word	0x20000000
 8002d20:	14f8b589 	.word	0x14f8b589

08002d24 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	4608      	mov	r0, r1
 8002d2e:	4611      	mov	r1, r2
 8002d30:	461a      	mov	r2, r3
 8002d32:	4603      	mov	r3, r0
 8002d34:	817b      	strh	r3, [r7, #10]
 8002d36:	460b      	mov	r3, r1
 8002d38:	813b      	strh	r3, [r7, #8]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002d4c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d60:	9300      	str	r3, [sp, #0]
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f8c2 	bl	8002ef4 <I2C_WaitOnFlagUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00d      	beq.n	8002d92 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d84:	d103      	bne.n	8002d8e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e0aa      	b.n	8002ee8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d92:	897b      	ldrh	r3, [r7, #10]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	461a      	mov	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002da0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da4:	6a3a      	ldr	r2, [r7, #32]
 8002da6:	4952      	ldr	r1, [pc, #328]	@ (8002ef0 <I2C_RequestMemoryRead+0x1cc>)
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 f91d 	bl	8002fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e097      	b.n	8002ee8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	617b      	str	r3, [r7, #20]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dd0:	6a39      	ldr	r1, [r7, #32]
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 f9a8 	bl	8003128 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00d      	beq.n	8002dfa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d107      	bne.n	8002df6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e076      	b.n	8002ee8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002dfa:	88fb      	ldrh	r3, [r7, #6]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d105      	bne.n	8002e0c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e00:	893b      	ldrh	r3, [r7, #8]
 8002e02:	b2da      	uxtb	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	611a      	str	r2, [r3, #16]
 8002e0a:	e021      	b.n	8002e50 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e0c:	893b      	ldrh	r3, [r7, #8]
 8002e0e:	0a1b      	lsrs	r3, r3, #8
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	b2da      	uxtb	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e1c:	6a39      	ldr	r1, [r7, #32]
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 f982 	bl	8003128 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00d      	beq.n	8002e46 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d107      	bne.n	8002e42 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e050      	b.n	8002ee8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e46:	893b      	ldrh	r3, [r7, #8]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e52:	6a39      	ldr	r1, [r7, #32]
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f000 f967 	bl	8003128 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00d      	beq.n	8002e7c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d107      	bne.n	8002e78 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e76:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e035      	b.n	8002ee8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e8a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 f82b 	bl	8002ef4 <I2C_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00d      	beq.n	8002ec0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eb2:	d103      	bne.n	8002ebc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e013      	b.n	8002ee8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ec0:	897b      	ldrh	r3, [r7, #10]
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	f043 0301 	orr.w	r3, r3, #1
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	6a3a      	ldr	r2, [r7, #32]
 8002ed4:	4906      	ldr	r1, [pc, #24]	@ (8002ef0 <I2C_RequestMemoryRead+0x1cc>)
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 f886 	bl	8002fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	00010002 	.word	0x00010002

08002ef4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	603b      	str	r3, [r7, #0]
 8002f00:	4613      	mov	r3, r2
 8002f02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f04:	e048      	b.n	8002f98 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0c:	d044      	beq.n	8002f98 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f0e:	f7fe ffbb 	bl	8001e88 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d302      	bcc.n	8002f24 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d139      	bne.n	8002f98 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	0c1b      	lsrs	r3, r3, #16
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d10d      	bne.n	8002f4a <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	43da      	mvns	r2, r3
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	bf0c      	ite	eq
 8002f40:	2301      	moveq	r3, #1
 8002f42:	2300      	movne	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	461a      	mov	r2, r3
 8002f48:	e00c      	b.n	8002f64 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	43da      	mvns	r2, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	4013      	ands	r3, r2
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	bf0c      	ite	eq
 8002f5c:	2301      	moveq	r3, #1
 8002f5e:	2300      	movne	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	461a      	mov	r2, r3
 8002f64:	79fb      	ldrb	r3, [r7, #7]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d116      	bne.n	8002f98 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f84:	f043 0220 	orr.w	r2, r3, #32
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e023      	b.n	8002fe0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	0c1b      	lsrs	r3, r3, #16
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d10d      	bne.n	8002fbe <I2C_WaitOnFlagUntilTimeout+0xca>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	43da      	mvns	r2, r3
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	4013      	ands	r3, r2
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bf0c      	ite	eq
 8002fb4:	2301      	moveq	r3, #1
 8002fb6:	2300      	movne	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	461a      	mov	r2, r3
 8002fbc:	e00c      	b.n	8002fd8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	43da      	mvns	r2, r3
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	bf0c      	ite	eq
 8002fd0:	2301      	moveq	r3, #1
 8002fd2:	2300      	movne	r3, #0
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d093      	beq.n	8002f06 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
 8002ff4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ff6:	e071      	b.n	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003006:	d123      	bne.n	8003050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003016:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003020:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	f043 0204 	orr.w	r2, r3, #4
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e067      	b.n	8003120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003056:	d041      	beq.n	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003058:	f7fe ff16 	bl	8001e88 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	429a      	cmp	r2, r3
 8003066:	d302      	bcc.n	800306e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d136      	bne.n	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	0c1b      	lsrs	r3, r3, #16
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b01      	cmp	r3, #1
 8003076:	d10c      	bne.n	8003092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	43da      	mvns	r2, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	4013      	ands	r3, r2
 8003084:	b29b      	uxth	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	bf14      	ite	ne
 800308a:	2301      	movne	r3, #1
 800308c:	2300      	moveq	r3, #0
 800308e:	b2db      	uxtb	r3, r3
 8003090:	e00b      	b.n	80030aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	43da      	mvns	r2, r3
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	4013      	ands	r3, r2
 800309e:	b29b      	uxth	r3, r3
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	bf14      	ite	ne
 80030a4:	2301      	movne	r3, #1
 80030a6:	2300      	moveq	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d016      	beq.n	80030dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f043 0220 	orr.w	r2, r3, #32
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e021      	b.n	8003120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	0c1b      	lsrs	r3, r3, #16
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d10c      	bne.n	8003100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	43da      	mvns	r2, r3
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	4013      	ands	r3, r2
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bf14      	ite	ne
 80030f8:	2301      	movne	r3, #1
 80030fa:	2300      	moveq	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	e00b      	b.n	8003118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	43da      	mvns	r2, r3
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	4013      	ands	r3, r2
 800310c:	b29b      	uxth	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	bf14      	ite	ne
 8003112:	2301      	movne	r3, #1
 8003114:	2300      	moveq	r3, #0
 8003116:	b2db      	uxtb	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	f47f af6d 	bne.w	8002ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003134:	e034      	b.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 f89b 	bl	8003272 <I2C_IsAcknowledgeFailed>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e034      	b.n	80031b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d028      	beq.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314e:	f7fe fe9b 	bl	8001e88 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	429a      	cmp	r2, r3
 800315c:	d302      	bcc.n	8003164 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d11d      	bne.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800316e:	2b80      	cmp	r3, #128	@ 0x80
 8003170:	d016      	beq.n	80031a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2220      	movs	r2, #32
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318c:	f043 0220 	orr.w	r2, r3, #32
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e007      	b.n	80031b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031aa:	2b80      	cmp	r3, #128	@ 0x80
 80031ac:	d1c3      	bne.n	8003136 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031c4:	e049      	b.n	800325a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	2b10      	cmp	r3, #16
 80031d2:	d119      	bne.n	8003208 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f06f 0210 	mvn.w	r2, #16
 80031dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2220      	movs	r2, #32
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e030      	b.n	800326a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003208:	f7fe fe3e 	bl	8001e88 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	429a      	cmp	r2, r3
 8003216:	d302      	bcc.n	800321e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d11d      	bne.n	800325a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003228:	2b40      	cmp	r3, #64	@ 0x40
 800322a:	d016      	beq.n	800325a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2220      	movs	r2, #32
 8003236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	f043 0220 	orr.w	r2, r3, #32
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e007      	b.n	800326a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003264:	2b40      	cmp	r3, #64	@ 0x40
 8003266:	d1ae      	bne.n	80031c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003272:	b480      	push	{r7}
 8003274:	b083      	sub	sp, #12
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003284:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003288:	d11b      	bne.n	80032c2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003292:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2220      	movs	r2, #32
 800329e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	f043 0204 	orr.w	r2, r3, #4
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr
	...

080032d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e272      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	f000 8087 	beq.w	80033fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032f0:	4b92      	ldr	r3, [pc, #584]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f003 030c 	and.w	r3, r3, #12
 80032f8:	2b04      	cmp	r3, #4
 80032fa:	d00c      	beq.n	8003316 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032fc:	4b8f      	ldr	r3, [pc, #572]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 030c 	and.w	r3, r3, #12
 8003304:	2b08      	cmp	r3, #8
 8003306:	d112      	bne.n	800332e <HAL_RCC_OscConfig+0x5e>
 8003308:	4b8c      	ldr	r3, [pc, #560]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003314:	d10b      	bne.n	800332e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003316:	4b89      	ldr	r3, [pc, #548]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d06c      	beq.n	80033fc <HAL_RCC_OscConfig+0x12c>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d168      	bne.n	80033fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e24c      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003336:	d106      	bne.n	8003346 <HAL_RCC_OscConfig+0x76>
 8003338:	4b80      	ldr	r3, [pc, #512]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a7f      	ldr	r2, [pc, #508]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800333e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	e02e      	b.n	80033a4 <HAL_RCC_OscConfig+0xd4>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10c      	bne.n	8003368 <HAL_RCC_OscConfig+0x98>
 800334e:	4b7b      	ldr	r3, [pc, #492]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a7a      	ldr	r2, [pc, #488]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003354:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003358:	6013      	str	r3, [r2, #0]
 800335a:	4b78      	ldr	r3, [pc, #480]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a77      	ldr	r2, [pc, #476]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003360:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003364:	6013      	str	r3, [r2, #0]
 8003366:	e01d      	b.n	80033a4 <HAL_RCC_OscConfig+0xd4>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003370:	d10c      	bne.n	800338c <HAL_RCC_OscConfig+0xbc>
 8003372:	4b72      	ldr	r3, [pc, #456]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a71      	ldr	r2, [pc, #452]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	4b6f      	ldr	r3, [pc, #444]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a6e      	ldr	r2, [pc, #440]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	e00b      	b.n	80033a4 <HAL_RCC_OscConfig+0xd4>
 800338c:	4b6b      	ldr	r3, [pc, #428]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a6a      	ldr	r2, [pc, #424]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003396:	6013      	str	r3, [r2, #0]
 8003398:	4b68      	ldr	r3, [pc, #416]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a67      	ldr	r2, [pc, #412]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800339e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d013      	beq.n	80033d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ac:	f7fe fd6c 	bl	8001e88 <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b4:	f7fe fd68 	bl	8001e88 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b64      	cmp	r3, #100	@ 0x64
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e200      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033c6:	4b5d      	ldr	r3, [pc, #372]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0xe4>
 80033d2:	e014      	b.n	80033fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d4:	f7fe fd58 	bl	8001e88 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033dc:	f7fe fd54 	bl	8001e88 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	@ 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e1ec      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ee:	4b53      	ldr	r3, [pc, #332]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f0      	bne.n	80033dc <HAL_RCC_OscConfig+0x10c>
 80033fa:	e000      	b.n	80033fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d063      	beq.n	80034d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800340a:	4b4c      	ldr	r3, [pc, #304]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00b      	beq.n	800342e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003416:	4b49      	ldr	r3, [pc, #292]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f003 030c 	and.w	r3, r3, #12
 800341e:	2b08      	cmp	r3, #8
 8003420:	d11c      	bne.n	800345c <HAL_RCC_OscConfig+0x18c>
 8003422:	4b46      	ldr	r3, [pc, #280]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d116      	bne.n	800345c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800342e:	4b43      	ldr	r3, [pc, #268]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d005      	beq.n	8003446 <HAL_RCC_OscConfig+0x176>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d001      	beq.n	8003446 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e1c0      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003446:	4b3d      	ldr	r3, [pc, #244]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	4939      	ldr	r1, [pc, #228]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003456:	4313      	orrs	r3, r2
 8003458:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800345a:	e03a      	b.n	80034d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d020      	beq.n	80034a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003464:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <HAL_RCC_OscConfig+0x270>)
 8003466:	2201      	movs	r2, #1
 8003468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800346a:	f7fe fd0d 	bl	8001e88 <HAL_GetTick>
 800346e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003470:	e008      	b.n	8003484 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003472:	f7fe fd09 	bl	8001e88 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e1a1      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003484:	4b2d      	ldr	r3, [pc, #180]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0f0      	beq.n	8003472 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003490:	4b2a      	ldr	r3, [pc, #168]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	4927      	ldr	r1, [pc, #156]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	600b      	str	r3, [r1, #0]
 80034a4:	e015      	b.n	80034d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034a6:	4b26      	ldr	r3, [pc, #152]	@ (8003540 <HAL_RCC_OscConfig+0x270>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7fe fcec 	bl	8001e88 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034b4:	f7fe fce8 	bl	8001e88 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e180      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034c6:	4b1d      	ldr	r3, [pc, #116]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0308 	and.w	r3, r3, #8
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d03a      	beq.n	8003554 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d019      	beq.n	800351a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034e6:	4b17      	ldr	r3, [pc, #92]	@ (8003544 <HAL_RCC_OscConfig+0x274>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034ec:	f7fe fccc 	bl	8001e88 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f4:	f7fe fcc8 	bl	8001e88 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e160      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003506:	4b0d      	ldr	r3, [pc, #52]	@ (800353c <HAL_RCC_OscConfig+0x26c>)
 8003508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0f0      	beq.n	80034f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003512:	2001      	movs	r0, #1
 8003514:	f000 face 	bl	8003ab4 <RCC_Delay>
 8003518:	e01c      	b.n	8003554 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800351a:	4b0a      	ldr	r3, [pc, #40]	@ (8003544 <HAL_RCC_OscConfig+0x274>)
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003520:	f7fe fcb2 	bl	8001e88 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003526:	e00f      	b.n	8003548 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003528:	f7fe fcae 	bl	8001e88 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d908      	bls.n	8003548 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e146      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
 800353a:	bf00      	nop
 800353c:	40021000 	.word	0x40021000
 8003540:	42420000 	.word	0x42420000
 8003544:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003548:	4b92      	ldr	r3, [pc, #584]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1e9      	bne.n	8003528 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 80a6 	beq.w	80036ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003562:	2300      	movs	r3, #0
 8003564:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003566:	4b8b      	ldr	r3, [pc, #556]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d10d      	bne.n	800358e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003572:	4b88      	ldr	r3, [pc, #544]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	4a87      	ldr	r2, [pc, #540]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800357c:	61d3      	str	r3, [r2, #28]
 800357e:	4b85      	ldr	r3, [pc, #532]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003586:	60bb      	str	r3, [r7, #8]
 8003588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800358a:	2301      	movs	r3, #1
 800358c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358e:	4b82      	ldr	r3, [pc, #520]	@ (8003798 <HAL_RCC_OscConfig+0x4c8>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003596:	2b00      	cmp	r3, #0
 8003598:	d118      	bne.n	80035cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800359a:	4b7f      	ldr	r3, [pc, #508]	@ (8003798 <HAL_RCC_OscConfig+0x4c8>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a7e      	ldr	r2, [pc, #504]	@ (8003798 <HAL_RCC_OscConfig+0x4c8>)
 80035a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035a6:	f7fe fc6f 	bl	8001e88 <HAL_GetTick>
 80035aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ac:	e008      	b.n	80035c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ae:	f7fe fc6b 	bl	8001e88 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b64      	cmp	r3, #100	@ 0x64
 80035ba:	d901      	bls.n	80035c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e103      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c0:	4b75      	ldr	r3, [pc, #468]	@ (8003798 <HAL_RCC_OscConfig+0x4c8>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0f0      	beq.n	80035ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d106      	bne.n	80035e2 <HAL_RCC_OscConfig+0x312>
 80035d4:	4b6f      	ldr	r3, [pc, #444]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	4a6e      	ldr	r2, [pc, #440]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80035da:	f043 0301 	orr.w	r3, r3, #1
 80035de:	6213      	str	r3, [r2, #32]
 80035e0:	e02d      	b.n	800363e <HAL_RCC_OscConfig+0x36e>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10c      	bne.n	8003604 <HAL_RCC_OscConfig+0x334>
 80035ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	4a69      	ldr	r2, [pc, #420]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80035f0:	f023 0301 	bic.w	r3, r3, #1
 80035f4:	6213      	str	r3, [r2, #32]
 80035f6:	4b67      	ldr	r3, [pc, #412]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80035f8:	6a1b      	ldr	r3, [r3, #32]
 80035fa:	4a66      	ldr	r2, [pc, #408]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80035fc:	f023 0304 	bic.w	r3, r3, #4
 8003600:	6213      	str	r3, [r2, #32]
 8003602:	e01c      	b.n	800363e <HAL_RCC_OscConfig+0x36e>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	2b05      	cmp	r3, #5
 800360a:	d10c      	bne.n	8003626 <HAL_RCC_OscConfig+0x356>
 800360c:	4b61      	ldr	r3, [pc, #388]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	4a60      	ldr	r2, [pc, #384]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003612:	f043 0304 	orr.w	r3, r3, #4
 8003616:	6213      	str	r3, [r2, #32]
 8003618:	4b5e      	ldr	r3, [pc, #376]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	4a5d      	ldr	r2, [pc, #372]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 800361e:	f043 0301 	orr.w	r3, r3, #1
 8003622:	6213      	str	r3, [r2, #32]
 8003624:	e00b      	b.n	800363e <HAL_RCC_OscConfig+0x36e>
 8003626:	4b5b      	ldr	r3, [pc, #364]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	4a5a      	ldr	r2, [pc, #360]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 800362c:	f023 0301 	bic.w	r3, r3, #1
 8003630:	6213      	str	r3, [r2, #32]
 8003632:	4b58      	ldr	r3, [pc, #352]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	4a57      	ldr	r2, [pc, #348]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003638:	f023 0304 	bic.w	r3, r3, #4
 800363c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d015      	beq.n	8003672 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003646:	f7fe fc1f 	bl	8001e88 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800364c:	e00a      	b.n	8003664 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800364e:	f7fe fc1b 	bl	8001e88 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800365c:	4293      	cmp	r3, r2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e0b1      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003664:	4b4b      	ldr	r3, [pc, #300]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0ee      	beq.n	800364e <HAL_RCC_OscConfig+0x37e>
 8003670:	e014      	b.n	800369c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003672:	f7fe fc09 	bl	8001e88 <HAL_GetTick>
 8003676:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003678:	e00a      	b.n	8003690 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800367a:	f7fe fc05 	bl	8001e88 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003688:	4293      	cmp	r3, r2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e09b      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003690:	4b40      	ldr	r3, [pc, #256]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d1ee      	bne.n	800367a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800369c:	7dfb      	ldrb	r3, [r7, #23]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d105      	bne.n	80036ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036a2:	4b3c      	ldr	r3, [pc, #240]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80036a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 8087 	beq.w	80037c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036b8:	4b36      	ldr	r3, [pc, #216]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f003 030c 	and.w	r3, r3, #12
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d061      	beq.n	8003788 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d146      	bne.n	800375a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036cc:	4b33      	ldr	r3, [pc, #204]	@ (800379c <HAL_RCC_OscConfig+0x4cc>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d2:	f7fe fbd9 	bl	8001e88 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036da:	f7fe fbd5 	bl	8001e88 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e06d      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ec:	4b29      	ldr	r3, [pc, #164]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1f0      	bne.n	80036da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a1b      	ldr	r3, [r3, #32]
 80036fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003700:	d108      	bne.n	8003714 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003702:	4b24      	ldr	r3, [pc, #144]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	4921      	ldr	r1, [pc, #132]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003710:	4313      	orrs	r3, r2
 8003712:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003714:	4b1f      	ldr	r3, [pc, #124]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6a19      	ldr	r1, [r3, #32]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003724:	430b      	orrs	r3, r1
 8003726:	491b      	ldr	r1, [pc, #108]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	4313      	orrs	r3, r2
 800372a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800372c:	4b1b      	ldr	r3, [pc, #108]	@ (800379c <HAL_RCC_OscConfig+0x4cc>)
 800372e:	2201      	movs	r2, #1
 8003730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003732:	f7fe fba9 	bl	8001e88 <HAL_GetTick>
 8003736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373a:	f7fe fba5 	bl	8001e88 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e03d      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800374c:	4b11      	ldr	r3, [pc, #68]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0f0      	beq.n	800373a <HAL_RCC_OscConfig+0x46a>
 8003758:	e035      	b.n	80037c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375a:	4b10      	ldr	r3, [pc, #64]	@ (800379c <HAL_RCC_OscConfig+0x4cc>)
 800375c:	2200      	movs	r2, #0
 800375e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003760:	f7fe fb92 	bl	8001e88 <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003768:	f7fe fb8e 	bl	8001e88 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e026      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800377a:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_RCC_OscConfig+0x4c4>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f0      	bne.n	8003768 <HAL_RCC_OscConfig+0x498>
 8003786:	e01e      	b.n	80037c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d107      	bne.n	80037a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e019      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
 8003794:	40021000 	.word	0x40021000
 8003798:	40007000 	.word	0x40007000
 800379c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037a0:	4b0b      	ldr	r3, [pc, #44]	@ (80037d0 <HAL_RCC_OscConfig+0x500>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d106      	bne.n	80037c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037be:	429a      	cmp	r2, r3
 80037c0:	d001      	beq.n	80037c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40021000 	.word	0x40021000

080037d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e0d0      	b.n	800398a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0307 	and.w	r3, r3, #7
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d910      	bls.n	8003818 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f6:	4b67      	ldr	r3, [pc, #412]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f023 0207 	bic.w	r2, r3, #7
 80037fe:	4965      	ldr	r1, [pc, #404]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	4313      	orrs	r3, r2
 8003804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003806:	4b63      	ldr	r3, [pc, #396]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	683a      	ldr	r2, [r7, #0]
 8003810:	429a      	cmp	r2, r3
 8003812:	d001      	beq.n	8003818 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e0b8      	b.n	800398a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d020      	beq.n	8003866 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0304 	and.w	r3, r3, #4
 800382c:	2b00      	cmp	r3, #0
 800382e:	d005      	beq.n	800383c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003830:	4b59      	ldr	r3, [pc, #356]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	4a58      	ldr	r2, [pc, #352]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 8003836:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800383a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0308 	and.w	r3, r3, #8
 8003844:	2b00      	cmp	r3, #0
 8003846:	d005      	beq.n	8003854 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003848:	4b53      	ldr	r3, [pc, #332]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	4a52      	ldr	r2, [pc, #328]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 800384e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003852:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003854:	4b50      	ldr	r3, [pc, #320]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	494d      	ldr	r1, [pc, #308]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 8003862:	4313      	orrs	r3, r2
 8003864:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d040      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d107      	bne.n	800388a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800387a:	4b47      	ldr	r3, [pc, #284]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d115      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e07f      	b.n	800398a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2b02      	cmp	r3, #2
 8003890:	d107      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003892:	4b41      	ldr	r3, [pc, #260]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d109      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e073      	b.n	800398a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d101      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e06b      	b.n	800398a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038b2:	4b39      	ldr	r3, [pc, #228]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f023 0203 	bic.w	r2, r3, #3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	4936      	ldr	r1, [pc, #216]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038c4:	f7fe fae0 	bl	8001e88 <HAL_GetTick>
 80038c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ca:	e00a      	b.n	80038e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038cc:	f7fe fadc 	bl	8001e88 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e053      	b.n	800398a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f003 020c 	and.w	r2, r3, #12
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d1eb      	bne.n	80038cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038f4:	4b27      	ldr	r3, [pc, #156]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	683a      	ldr	r2, [r7, #0]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d210      	bcs.n	8003924 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003902:	4b24      	ldr	r3, [pc, #144]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f023 0207 	bic.w	r2, r3, #7
 800390a:	4922      	ldr	r1, [pc, #136]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	4313      	orrs	r3, r2
 8003910:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003912:	4b20      	ldr	r3, [pc, #128]	@ (8003994 <HAL_RCC_ClockConfig+0x1c0>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d001      	beq.n	8003924 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e032      	b.n	800398a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b00      	cmp	r3, #0
 800392e:	d008      	beq.n	8003942 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003930:	4b19      	ldr	r3, [pc, #100]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	4916      	ldr	r1, [pc, #88]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	4313      	orrs	r3, r2
 8003940:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0308 	and.w	r3, r3, #8
 800394a:	2b00      	cmp	r3, #0
 800394c:	d009      	beq.n	8003962 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800394e:	4b12      	ldr	r3, [pc, #72]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	490e      	ldr	r1, [pc, #56]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 800395e:	4313      	orrs	r3, r2
 8003960:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003962:	f000 f821 	bl	80039a8 <HAL_RCC_GetSysClockFreq>
 8003966:	4602      	mov	r2, r0
 8003968:	4b0b      	ldr	r3, [pc, #44]	@ (8003998 <HAL_RCC_ClockConfig+0x1c4>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	091b      	lsrs	r3, r3, #4
 800396e:	f003 030f 	and.w	r3, r3, #15
 8003972:	490a      	ldr	r1, [pc, #40]	@ (800399c <HAL_RCC_ClockConfig+0x1c8>)
 8003974:	5ccb      	ldrb	r3, [r1, r3]
 8003976:	fa22 f303 	lsr.w	r3, r2, r3
 800397a:	4a09      	ldr	r2, [pc, #36]	@ (80039a0 <HAL_RCC_ClockConfig+0x1cc>)
 800397c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800397e:	4b09      	ldr	r3, [pc, #36]	@ (80039a4 <HAL_RCC_ClockConfig+0x1d0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f7fe fa3e 	bl	8001e04 <HAL_InitTick>

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3710      	adds	r7, #16
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40022000 	.word	0x40022000
 8003998:	40021000 	.word	0x40021000
 800399c:	0800a34c 	.word	0x0800a34c
 80039a0:	20000000 	.word	0x20000000
 80039a4:	20000004 	.word	0x20000004

080039a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]
 80039b2:	2300      	movs	r3, #0
 80039b4:	60bb      	str	r3, [r7, #8]
 80039b6:	2300      	movs	r3, #0
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	2300      	movs	r3, #0
 80039bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80039be:	2300      	movs	r3, #0
 80039c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039c2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x94>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f003 030c 	and.w	r3, r3, #12
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d002      	beq.n	80039d8 <HAL_RCC_GetSysClockFreq+0x30>
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d003      	beq.n	80039de <HAL_RCC_GetSysClockFreq+0x36>
 80039d6:	e027      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039d8:	4b19      	ldr	r3, [pc, #100]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x98>)
 80039da:	613b      	str	r3, [r7, #16]
      break;
 80039dc:	e027      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	0c9b      	lsrs	r3, r3, #18
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	4a17      	ldr	r2, [pc, #92]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x9c>)
 80039e8:	5cd3      	ldrb	r3, [r2, r3]
 80039ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d010      	beq.n	8003a18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039f6:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x94>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	0c5b      	lsrs	r3, r3, #17
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	4a11      	ldr	r2, [pc, #68]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a02:	5cd3      	ldrb	r3, [r2, r3]
 8003a04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a0d      	ldr	r2, [pc, #52]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a0a:	fb03 f202 	mul.w	r2, r3, r2
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a14:	617b      	str	r3, [r7, #20]
 8003a16:	e004      	b.n	8003a22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a1c:	fb02 f303 	mul.w	r3, r2, r3
 8003a20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	613b      	str	r3, [r7, #16]
      break;
 8003a26:	e002      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a28:	4b05      	ldr	r3, [pc, #20]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a2a:	613b      	str	r3, [r7, #16]
      break;
 8003a2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a2e:	693b      	ldr	r3, [r7, #16]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	371c      	adds	r7, #28
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bc80      	pop	{r7}
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	007a1200 	.word	0x007a1200
 8003a44:	0800a364 	.word	0x0800a364
 8003a48:	0800a374 	.word	0x0800a374
 8003a4c:	003d0900 	.word	0x003d0900

08003a50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a54:	4b02      	ldr	r3, [pc, #8]	@ (8003a60 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a56:	681b      	ldr	r3, [r3, #0]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bc80      	pop	{r7}
 8003a5e:	4770      	bx	lr
 8003a60:	20000000 	.word	0x20000000

08003a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a68:	f7ff fff2 	bl	8003a50 <HAL_RCC_GetHCLKFreq>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	4b05      	ldr	r3, [pc, #20]	@ (8003a84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	0a1b      	lsrs	r3, r3, #8
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	4903      	ldr	r1, [pc, #12]	@ (8003a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a7a:	5ccb      	ldrb	r3, [r1, r3]
 8003a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40021000 	.word	0x40021000
 8003a88:	0800a35c 	.word	0x0800a35c

08003a8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a90:	f7ff ffde 	bl	8003a50 <HAL_RCC_GetHCLKFreq>
 8003a94:	4602      	mov	r2, r0
 8003a96:	4b05      	ldr	r3, [pc, #20]	@ (8003aac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	0adb      	lsrs	r3, r3, #11
 8003a9c:	f003 0307 	and.w	r3, r3, #7
 8003aa0:	4903      	ldr	r1, [pc, #12]	@ (8003ab0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aa2:	5ccb      	ldrb	r3, [r1, r3]
 8003aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	0800a35c 	.word	0x0800a35c

08003ab4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003abc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae8 <RCC_Delay+0x34>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8003aec <RCC_Delay+0x38>)
 8003ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac6:	0a5b      	lsrs	r3, r3, #9
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	fb02 f303 	mul.w	r3, r2, r3
 8003ace:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ad0:	bf00      	nop
  }
  while (Delay --);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	1e5a      	subs	r2, r3, #1
 8003ad6:	60fa      	str	r2, [r7, #12]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f9      	bne.n	8003ad0 <RCC_Delay+0x1c>
}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr
 8003ae8:	20000000 	.word	0x20000000
 8003aec:	10624dd3 	.word	0x10624dd3

08003af0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e041      	b.n	8003b86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d106      	bne.n	8003b1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7fd ff82 	bl	8001a20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	3304      	adds	r3, #4
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	4610      	mov	r0, r2
 8003b30:	f000 fc3e 	bl	80043b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d001      	beq.n	8003ba8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e032      	b.n	8003c0e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a18      	ldr	r2, [pc, #96]	@ (8003c18 <HAL_TIM_Base_Start+0x88>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d00e      	beq.n	8003bd8 <HAL_TIM_Base_Start+0x48>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bc2:	d009      	beq.n	8003bd8 <HAL_TIM_Base_Start+0x48>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a14      	ldr	r2, [pc, #80]	@ (8003c1c <HAL_TIM_Base_Start+0x8c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d004      	beq.n	8003bd8 <HAL_TIM_Base_Start+0x48>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a13      	ldr	r2, [pc, #76]	@ (8003c20 <HAL_TIM_Base_Start+0x90>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d111      	bne.n	8003bfc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b06      	cmp	r3, #6
 8003be8:	d010      	beq.n	8003c0c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f042 0201 	orr.w	r2, r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfa:	e007      	b.n	8003c0c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3714      	adds	r7, #20
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr
 8003c18:	40012c00 	.word	0x40012c00
 8003c1c:	40000400 	.word	0x40000400
 8003c20:	40000800 	.word	0x40000800

08003c24 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6a1a      	ldr	r2, [r3, #32]
 8003c32:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003c36:	4013      	ands	r3, r2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10f      	bne.n	8003c5c <HAL_TIM_Base_Stop+0x38>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6a1a      	ldr	r2, [r3, #32]
 8003c42:	f240 4344 	movw	r3, #1092	@ 0x444
 8003c46:	4013      	ands	r3, r2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d107      	bne.n	8003c5c <HAL_TIM_Base_Stop+0x38>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bc80      	pop	{r7}
 8003c6e:	4770      	bx	lr

08003c70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e041      	b.n	8003d06 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d106      	bne.n	8003c9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f839 	bl	8003d0e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3304      	adds	r3, #4
 8003cac:	4619      	mov	r1, r3
 8003cae:	4610      	mov	r0, r2
 8003cb0:	f000 fb7e 	bl	80043b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	b083      	sub	sp, #12
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d16:	bf00      	nop
 8003d18:	370c      	adds	r7, #12
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bc80      	pop	{r7}
 8003d1e:	4770      	bx	lr

08003d20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d109      	bne.n	8003d44 <HAL_TIM_PWM_Start+0x24>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	bf14      	ite	ne
 8003d3c:	2301      	movne	r3, #1
 8003d3e:	2300      	moveq	r3, #0
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	e022      	b.n	8003d8a <HAL_TIM_PWM_Start+0x6a>
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	d109      	bne.n	8003d5e <HAL_TIM_PWM_Start+0x3e>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	bf14      	ite	ne
 8003d56:	2301      	movne	r3, #1
 8003d58:	2300      	moveq	r3, #0
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	e015      	b.n	8003d8a <HAL_TIM_PWM_Start+0x6a>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d109      	bne.n	8003d78 <HAL_TIM_PWM_Start+0x58>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	bf14      	ite	ne
 8003d70:	2301      	movne	r3, #1
 8003d72:	2300      	moveq	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	e008      	b.n	8003d8a <HAL_TIM_PWM_Start+0x6a>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	bf14      	ite	ne
 8003d84:	2301      	movne	r3, #1
 8003d86:	2300      	moveq	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e05e      	b.n	8003e50 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d104      	bne.n	8003da2 <HAL_TIM_PWM_Start+0x82>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003da0:	e013      	b.n	8003dca <HAL_TIM_PWM_Start+0xaa>
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b04      	cmp	r3, #4
 8003da6:	d104      	bne.n	8003db2 <HAL_TIM_PWM_Start+0x92>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003db0:	e00b      	b.n	8003dca <HAL_TIM_PWM_Start+0xaa>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d104      	bne.n	8003dc2 <HAL_TIM_PWM_Start+0xa2>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dc0:	e003      	b.n	8003dca <HAL_TIM_PWM_Start+0xaa>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	6839      	ldr	r1, [r7, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fd78 	bl	80048c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a1e      	ldr	r2, [pc, #120]	@ (8003e58 <HAL_TIM_PWM_Start+0x138>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d107      	bne.n	8003df2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003df0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a18      	ldr	r2, [pc, #96]	@ (8003e58 <HAL_TIM_PWM_Start+0x138>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00e      	beq.n	8003e1a <HAL_TIM_PWM_Start+0xfa>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e04:	d009      	beq.n	8003e1a <HAL_TIM_PWM_Start+0xfa>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a14      	ldr	r2, [pc, #80]	@ (8003e5c <HAL_TIM_PWM_Start+0x13c>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <HAL_TIM_PWM_Start+0xfa>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a12      	ldr	r2, [pc, #72]	@ (8003e60 <HAL_TIM_PWM_Start+0x140>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d111      	bne.n	8003e3e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b06      	cmp	r3, #6
 8003e2a:	d010      	beq.n	8003e4e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e3c:	e007      	b.n	8003e4e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f042 0201 	orr.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40012c00 	.word	0x40012c00
 8003e5c:	40000400 	.word	0x40000400
 8003e60:	40000800 	.word	0x40000800

08003e64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d020      	beq.n	8003ec8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d01b      	beq.n	8003ec8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f06f 0202 	mvn.w	r2, #2
 8003e98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	f003 0303 	and.w	r3, r3, #3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d003      	beq.n	8003eb6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 fa63 	bl	800437a <HAL_TIM_IC_CaptureCallback>
 8003eb4:	e005      	b.n	8003ec2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fa56 	bl	8004368 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 fa65 	bl	800438c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f003 0304 	and.w	r3, r3, #4
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d020      	beq.n	8003f14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d01b      	beq.n	8003f14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f06f 0204 	mvn.w	r2, #4
 8003ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2202      	movs	r2, #2
 8003eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d003      	beq.n	8003f02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 fa3d 	bl	800437a <HAL_TIM_IC_CaptureCallback>
 8003f00:	e005      	b.n	8003f0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 fa30 	bl	8004368 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 fa3f 	bl	800438c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d020      	beq.n	8003f60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f003 0308 	and.w	r3, r3, #8
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d01b      	beq.n	8003f60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f06f 0208 	mvn.w	r2, #8
 8003f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2204      	movs	r2, #4
 8003f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	f003 0303 	and.w	r3, r3, #3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 fa17 	bl	800437a <HAL_TIM_IC_CaptureCallback>
 8003f4c:	e005      	b.n	8003f5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 fa0a 	bl	8004368 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 fa19 	bl	800438c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	f003 0310 	and.w	r3, r3, #16
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d020      	beq.n	8003fac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f003 0310 	and.w	r3, r3, #16
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d01b      	beq.n	8003fac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f06f 0210 	mvn.w	r2, #16
 8003f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2208      	movs	r2, #8
 8003f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f9f1 	bl	800437a <HAL_TIM_IC_CaptureCallback>
 8003f98:	e005      	b.n	8003fa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f9e4 	bl	8004368 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f9f3 	bl	800438c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00c      	beq.n	8003fd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d007      	beq.n	8003fd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f06f 0201 	mvn.w	r2, #1
 8003fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f9c3 	bl	8004356 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00c      	beq.n	8003ff4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d007      	beq.n	8003ff4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 fcf5 	bl	80049de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00c      	beq.n	8004018 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004004:	2b00      	cmp	r3, #0
 8004006:	d007      	beq.n	8004018 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f9c3 	bl	800439e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f003 0320 	and.w	r3, r3, #32
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00c      	beq.n	800403c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f003 0320 	and.w	r3, r3, #32
 8004028:	2b00      	cmp	r3, #0
 800402a:	d007      	beq.n	800403c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f06f 0220 	mvn.w	r2, #32
 8004034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fcc8 	bl	80049cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800403c:	bf00      	nop
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004050:	2300      	movs	r3, #0
 8004052:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800405a:	2b01      	cmp	r3, #1
 800405c:	d101      	bne.n	8004062 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800405e:	2302      	movs	r3, #2
 8004060:	e0ae      	b.n	80041c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b0c      	cmp	r3, #12
 800406e:	f200 809f 	bhi.w	80041b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004072:	a201      	add	r2, pc, #4	@ (adr r2, 8004078 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004078:	080040ad 	.word	0x080040ad
 800407c:	080041b1 	.word	0x080041b1
 8004080:	080041b1 	.word	0x080041b1
 8004084:	080041b1 	.word	0x080041b1
 8004088:	080040ed 	.word	0x080040ed
 800408c:	080041b1 	.word	0x080041b1
 8004090:	080041b1 	.word	0x080041b1
 8004094:	080041b1 	.word	0x080041b1
 8004098:	0800412f 	.word	0x0800412f
 800409c:	080041b1 	.word	0x080041b1
 80040a0:	080041b1 	.word	0x080041b1
 80040a4:	080041b1 	.word	0x080041b1
 80040a8:	0800416f 	.word	0x0800416f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68b9      	ldr	r1, [r7, #8]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 f9ea 	bl	800448c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	699a      	ldr	r2, [r3, #24]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0208 	orr.w	r2, r2, #8
 80040c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699a      	ldr	r2, [r3, #24]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 0204 	bic.w	r2, r2, #4
 80040d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6999      	ldr	r1, [r3, #24]
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	691a      	ldr	r2, [r3, #16]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	430a      	orrs	r2, r1
 80040e8:	619a      	str	r2, [r3, #24]
      break;
 80040ea:	e064      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68b9      	ldr	r1, [r7, #8]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fa30 	bl	8004558 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	699a      	ldr	r2, [r3, #24]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004106:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	699a      	ldr	r2, [r3, #24]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004116:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6999      	ldr	r1, [r3, #24]
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	021a      	lsls	r2, r3, #8
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	430a      	orrs	r2, r1
 800412a:	619a      	str	r2, [r3, #24]
      break;
 800412c:	e043      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68b9      	ldr	r1, [r7, #8]
 8004134:	4618      	mov	r0, r3
 8004136:	f000 fa79 	bl	800462c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	69da      	ldr	r2, [r3, #28]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f042 0208 	orr.w	r2, r2, #8
 8004148:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	69da      	ldr	r2, [r3, #28]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0204 	bic.w	r2, r2, #4
 8004158:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	69d9      	ldr	r1, [r3, #28]
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	691a      	ldr	r2, [r3, #16]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	430a      	orrs	r2, r1
 800416a:	61da      	str	r2, [r3, #28]
      break;
 800416c:	e023      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68b9      	ldr	r1, [r7, #8]
 8004174:	4618      	mov	r0, r3
 8004176:	f000 fac3 	bl	8004700 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	69da      	ldr	r2, [r3, #28]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004188:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	69da      	ldr	r2, [r3, #28]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004198:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	69d9      	ldr	r1, [r3, #28]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	021a      	lsls	r2, r3, #8
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	61da      	str	r2, [r3, #28]
      break;
 80041ae:	e002      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	75fb      	strb	r3, [r7, #23]
      break;
 80041b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041be:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d101      	bne.n	80041e4 <HAL_TIM_ConfigClockSource+0x1c>
 80041e0:	2302      	movs	r3, #2
 80041e2:	e0b4      	b.n	800434e <HAL_TIM_ConfigClockSource+0x186>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2202      	movs	r2, #2
 80041f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004202:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800420a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800421c:	d03e      	beq.n	800429c <HAL_TIM_ConfigClockSource+0xd4>
 800421e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004222:	f200 8087 	bhi.w	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 8004226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800422a:	f000 8086 	beq.w	800433a <HAL_TIM_ConfigClockSource+0x172>
 800422e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004232:	d87f      	bhi.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 8004234:	2b70      	cmp	r3, #112	@ 0x70
 8004236:	d01a      	beq.n	800426e <HAL_TIM_ConfigClockSource+0xa6>
 8004238:	2b70      	cmp	r3, #112	@ 0x70
 800423a:	d87b      	bhi.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 800423c:	2b60      	cmp	r3, #96	@ 0x60
 800423e:	d050      	beq.n	80042e2 <HAL_TIM_ConfigClockSource+0x11a>
 8004240:	2b60      	cmp	r3, #96	@ 0x60
 8004242:	d877      	bhi.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 8004244:	2b50      	cmp	r3, #80	@ 0x50
 8004246:	d03c      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0xfa>
 8004248:	2b50      	cmp	r3, #80	@ 0x50
 800424a:	d873      	bhi.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 800424c:	2b40      	cmp	r3, #64	@ 0x40
 800424e:	d058      	beq.n	8004302 <HAL_TIM_ConfigClockSource+0x13a>
 8004250:	2b40      	cmp	r3, #64	@ 0x40
 8004252:	d86f      	bhi.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 8004254:	2b30      	cmp	r3, #48	@ 0x30
 8004256:	d064      	beq.n	8004322 <HAL_TIM_ConfigClockSource+0x15a>
 8004258:	2b30      	cmp	r3, #48	@ 0x30
 800425a:	d86b      	bhi.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 800425c:	2b20      	cmp	r3, #32
 800425e:	d060      	beq.n	8004322 <HAL_TIM_ConfigClockSource+0x15a>
 8004260:	2b20      	cmp	r3, #32
 8004262:	d867      	bhi.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
 8004264:	2b00      	cmp	r3, #0
 8004266:	d05c      	beq.n	8004322 <HAL_TIM_ConfigClockSource+0x15a>
 8004268:	2b10      	cmp	r3, #16
 800426a:	d05a      	beq.n	8004322 <HAL_TIM_ConfigClockSource+0x15a>
 800426c:	e062      	b.n	8004334 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800427e:	f000 fb04 	bl	800488a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004290:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68ba      	ldr	r2, [r7, #8]
 8004298:	609a      	str	r2, [r3, #8]
      break;
 800429a:	e04f      	b.n	800433c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042ac:	f000 faed 	bl	800488a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689a      	ldr	r2, [r3, #8]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042be:	609a      	str	r2, [r3, #8]
      break;
 80042c0:	e03c      	b.n	800433c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042ce:	461a      	mov	r2, r3
 80042d0:	f000 fa64 	bl	800479c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2150      	movs	r1, #80	@ 0x50
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 fabb 	bl	8004856 <TIM_ITRx_SetConfig>
      break;
 80042e0:	e02c      	b.n	800433c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042ee:	461a      	mov	r2, r3
 80042f0:	f000 fa82 	bl	80047f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2160      	movs	r1, #96	@ 0x60
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 faab 	bl	8004856 <TIM_ITRx_SetConfig>
      break;
 8004300:	e01c      	b.n	800433c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800430e:	461a      	mov	r2, r3
 8004310:	f000 fa44 	bl	800479c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2140      	movs	r1, #64	@ 0x40
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fa9b 	bl	8004856 <TIM_ITRx_SetConfig>
      break;
 8004320:	e00c      	b.n	800433c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4619      	mov	r1, r3
 800432c:	4610      	mov	r0, r2
 800432e:	f000 fa92 	bl	8004856 <TIM_ITRx_SetConfig>
      break;
 8004332:	e003      	b.n	800433c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	73fb      	strb	r3, [r7, #15]
      break;
 8004338:	e000      	b.n	800433c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800433a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800434c:	7bfb      	ldrb	r3, [r7, #15]
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004356:	b480      	push	{r7}
 8004358:	b083      	sub	sp, #12
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr

08004368 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr

0800437a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	bc80      	pop	{r7}
 800438a:	4770      	bx	lr

0800438c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr

0800439e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc80      	pop	{r7}
 80043ae:	4770      	bx	lr

080043b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a2f      	ldr	r2, [pc, #188]	@ (8004480 <TIM_Base_SetConfig+0xd0>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d00b      	beq.n	80043e0 <TIM_Base_SetConfig+0x30>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ce:	d007      	beq.n	80043e0 <TIM_Base_SetConfig+0x30>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a2c      	ldr	r2, [pc, #176]	@ (8004484 <TIM_Base_SetConfig+0xd4>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d003      	beq.n	80043e0 <TIM_Base_SetConfig+0x30>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a2b      	ldr	r2, [pc, #172]	@ (8004488 <TIM_Base_SetConfig+0xd8>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d108      	bne.n	80043f2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a22      	ldr	r2, [pc, #136]	@ (8004480 <TIM_Base_SetConfig+0xd0>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d00b      	beq.n	8004412 <TIM_Base_SetConfig+0x62>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004400:	d007      	beq.n	8004412 <TIM_Base_SetConfig+0x62>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a1f      	ldr	r2, [pc, #124]	@ (8004484 <TIM_Base_SetConfig+0xd4>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d003      	beq.n	8004412 <TIM_Base_SetConfig+0x62>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a1e      	ldr	r2, [pc, #120]	@ (8004488 <TIM_Base_SetConfig+0xd8>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d108      	bne.n	8004424 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	4313      	orrs	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a0d      	ldr	r2, [pc, #52]	@ (8004480 <TIM_Base_SetConfig+0xd0>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d103      	bne.n	8004458 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	691a      	ldr	r2, [r3, #16]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d005      	beq.n	8004476 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	f023 0201 	bic.w	r2, r3, #1
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	611a      	str	r2, [r3, #16]
  }
}
 8004476:	bf00      	nop
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr
 8004480:	40012c00 	.word	0x40012c00
 8004484:	40000400 	.word	0x40000400
 8004488:	40000800 	.word	0x40000800

0800448c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f023 0201 	bic.w	r2, r3, #1
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f023 0303 	bic.w	r3, r3, #3
 80044c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	f023 0302 	bic.w	r3, r3, #2
 80044d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	4313      	orrs	r3, r2
 80044de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004554 <TIM_OC1_SetConfig+0xc8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d10c      	bne.n	8004502 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f023 0308 	bic.w	r3, r3, #8
 80044ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	f023 0304 	bic.w	r3, r3, #4
 8004500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a13      	ldr	r2, [pc, #76]	@ (8004554 <TIM_OC1_SetConfig+0xc8>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d111      	bne.n	800452e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004510:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004518:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	4313      	orrs	r3, r2
 8004522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	699b      	ldr	r3, [r3, #24]
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	4313      	orrs	r3, r2
 800452c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	621a      	str	r2, [r3, #32]
}
 8004548:	bf00      	nop
 800454a:	371c      	adds	r7, #28
 800454c:	46bd      	mov	sp, r7
 800454e:	bc80      	pop	{r7}
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	40012c00 	.word	0x40012c00

08004558 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	f023 0210 	bic.w	r2, r3, #16
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800458e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	021b      	lsls	r3, r3, #8
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4313      	orrs	r3, r2
 800459a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	f023 0320 	bic.w	r3, r3, #32
 80045a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	011b      	lsls	r3, r3, #4
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004628 <TIM_OC2_SetConfig+0xd0>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d10d      	bne.n	80045d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a14      	ldr	r2, [pc, #80]	@ (8004628 <TIM_OC2_SetConfig+0xd0>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d113      	bne.n	8004604 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	4313      	orrs	r3, r2
 8004602:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	621a      	str	r2, [r3, #32]
}
 800461e:	bf00      	nop
 8004620:	371c      	adds	r7, #28
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr
 8004628:	40012c00 	.word	0x40012c00

0800462c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800462c:	b480      	push	{r7}
 800462e:	b087      	sub	sp, #28
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800465a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f023 0303 	bic.w	r3, r3, #3
 8004662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	021b      	lsls	r3, r3, #8
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	4313      	orrs	r3, r2
 8004680:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a1d      	ldr	r2, [pc, #116]	@ (80046fc <TIM_OC3_SetConfig+0xd0>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d10d      	bne.n	80046a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004690:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	021b      	lsls	r3, r3, #8
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	4313      	orrs	r3, r2
 800469c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a14      	ldr	r2, [pc, #80]	@ (80046fc <TIM_OC3_SetConfig+0xd0>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d113      	bne.n	80046d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	011b      	lsls	r3, r3, #4
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	621a      	str	r2, [r3, #32]
}
 80046f0:	bf00      	nop
 80046f2:	371c      	adds	r7, #28
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bc80      	pop	{r7}
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	40012c00 	.word	0x40012c00

08004700 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004700:	b480      	push	{r7}
 8004702:	b087      	sub	sp, #28
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800472e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	021b      	lsls	r3, r3, #8
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4313      	orrs	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800474a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	031b      	lsls	r3, r3, #12
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	4313      	orrs	r3, r2
 8004756:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a0f      	ldr	r2, [pc, #60]	@ (8004798 <TIM_OC4_SetConfig+0x98>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d109      	bne.n	8004774 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004766:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	019b      	lsls	r3, r3, #6
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	4313      	orrs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	bf00      	nop
 8004790:	371c      	adds	r7, #28
 8004792:	46bd      	mov	sp, r7
 8004794:	bc80      	pop	{r7}
 8004796:	4770      	bx	lr
 8004798:	40012c00 	.word	0x40012c00

0800479c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800479c:	b480      	push	{r7}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	f023 0201 	bic.w	r2, r3, #1
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	011b      	lsls	r3, r3, #4
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f023 030a 	bic.w	r3, r3, #10
 80047d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	4313      	orrs	r3, r2
 80047e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	621a      	str	r2, [r3, #32]
}
 80047ee:	bf00      	nop
 80047f0:	371c      	adds	r7, #28
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bc80      	pop	{r7}
 80047f6:	4770      	bx	lr

080047f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	f023 0210 	bic.w	r2, r3, #16
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004822:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	031b      	lsls	r3, r3, #12
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4313      	orrs	r3, r2
 800482c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004834:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	4313      	orrs	r3, r2
 800483e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	621a      	str	r2, [r3, #32]
}
 800484c:	bf00      	nop
 800484e:	371c      	adds	r7, #28
 8004850:	46bd      	mov	sp, r7
 8004852:	bc80      	pop	{r7}
 8004854:	4770      	bx	lr

08004856 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004856:	b480      	push	{r7}
 8004858:	b085      	sub	sp, #20
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
 800485e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800486c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800486e:	683a      	ldr	r2, [r7, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	4313      	orrs	r3, r2
 8004874:	f043 0307 	orr.w	r3, r3, #7
 8004878:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	609a      	str	r2, [r3, #8]
}
 8004880:	bf00      	nop
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	bc80      	pop	{r7}
 8004888:	4770      	bx	lr

0800488a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800488a:	b480      	push	{r7}
 800488c:	b087      	sub	sp, #28
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
 8004896:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	021a      	lsls	r2, r3, #8
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	431a      	orrs	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	609a      	str	r2, [r3, #8]
}
 80048be:	bf00      	nop
 80048c0:	371c      	adds	r7, #28
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bc80      	pop	{r7}
 80048c6:	4770      	bx	lr

080048c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b087      	sub	sp, #28
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f003 031f 	and.w	r3, r3, #31
 80048da:	2201      	movs	r2, #1
 80048dc:	fa02 f303 	lsl.w	r3, r2, r3
 80048e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6a1a      	ldr	r2, [r3, #32]
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	43db      	mvns	r3, r3
 80048ea:	401a      	ands	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6a1a      	ldr	r2, [r3, #32]
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 031f 	and.w	r3, r3, #31
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004900:	431a      	orrs	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	621a      	str	r2, [r3, #32]
}
 8004906:	bf00      	nop
 8004908:	371c      	adds	r7, #28
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr

08004910 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004920:	2b01      	cmp	r3, #1
 8004922:	d101      	bne.n	8004928 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004924:	2302      	movs	r3, #2
 8004926:	e046      	b.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800494e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a16      	ldr	r2, [pc, #88]	@ (80049c0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00e      	beq.n	800498a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004974:	d009      	beq.n	800498a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a12      	ldr	r2, [pc, #72]	@ (80049c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d004      	beq.n	800498a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a10      	ldr	r2, [pc, #64]	@ (80049c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d10c      	bne.n	80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004990:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	4313      	orrs	r3, r2
 800499a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68ba      	ldr	r2, [r7, #8]
 80049a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3714      	adds	r7, #20
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr
 80049c0:	40012c00 	.word	0x40012c00
 80049c4:	40000400 	.word	0x40000400
 80049c8:	40000800 	.word	0x40000800

080049cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	bc80      	pop	{r7}
 80049dc:	4770      	bx	lr

080049de <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc80      	pop	{r7}
 80049ee:	4770      	bx	lr

080049f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e042      	b.n	8004a88 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d106      	bne.n	8004a1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7fd f870 	bl	8001afc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2224      	movs	r2, #36	@ 0x24
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 fdb7 	bl	80055a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695a      	ldr	r2, [r3, #20]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68da      	ldr	r2, [r3, #12]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2220      	movs	r2, #32
 8004a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b08a      	sub	sp, #40	@ 0x28
 8004a94:	af02      	add	r7, sp, #8
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	603b      	str	r3, [r7, #0]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	2b20      	cmp	r3, #32
 8004aae:	d175      	bne.n	8004b9c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <HAL_UART_Transmit+0x2c>
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e06e      	b.n	8004b9e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2221      	movs	r2, #33	@ 0x21
 8004aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ace:	f7fd f9db 	bl	8001e88 <HAL_GetTick>
 8004ad2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	88fa      	ldrh	r2, [r7, #6]
 8004ad8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	88fa      	ldrh	r2, [r7, #6]
 8004ade:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ae8:	d108      	bne.n	8004afc <HAL_UART_Transmit+0x6c>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d104      	bne.n	8004afc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004af2:	2300      	movs	r3, #0
 8004af4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	61bb      	str	r3, [r7, #24]
 8004afa:	e003      	b.n	8004b04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b00:	2300      	movs	r3, #0
 8004b02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b04:	e02e      	b.n	8004b64 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	2180      	movs	r1, #128	@ 0x80
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 fb1c 	bl	800514e <UART_WaitOnFlagUntilTimeout>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e03a      	b.n	8004b9e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10b      	bne.n	8004b46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	881b      	ldrh	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	3302      	adds	r3, #2
 8004b42:	61bb      	str	r3, [r7, #24]
 8004b44:	e007      	b.n	8004b56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	781a      	ldrb	r2, [r3, #0]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	3301      	adds	r3, #1
 8004b54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1cb      	bne.n	8004b06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	2200      	movs	r2, #0
 8004b76:	2140      	movs	r1, #64	@ 0x40
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f000 fae8 	bl	800514e <UART_WaitOnFlagUntilTimeout>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d005      	beq.n	8004b90 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e006      	b.n	8004b9e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2220      	movs	r2, #32
 8004b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	e000      	b.n	8004b9e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b9c:	2302      	movs	r3, #2
  }
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3720      	adds	r7, #32
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b084      	sub	sp, #16
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	60f8      	str	r0, [r7, #12]
 8004bae:	60b9      	str	r1, [r7, #8]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	d112      	bne.n	8004be6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d002      	beq.n	8004bcc <HAL_UART_Receive_IT+0x26>
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e00b      	b.n	8004be8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004bd6:	88fb      	ldrh	r3, [r7, #6]
 8004bd8:	461a      	mov	r2, r3
 8004bda:	68b9      	ldr	r1, [r7, #8]
 8004bdc:	68f8      	ldr	r0, [r7, #12]
 8004bde:	f000 fb0f 	bl	8005200 <UART_Start_Receive_IT>
 8004be2:	4603      	mov	r3, r0
 8004be4:	e000      	b.n	8004be8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004be6:	2302      	movs	r3, #2
  }
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b0ba      	sub	sp, #232	@ 0xe8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c26:	f003 030f 	and.w	r3, r3, #15
 8004c2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004c2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10f      	bne.n	8004c56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c3a:	f003 0320 	and.w	r3, r3, #32
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d009      	beq.n	8004c56 <HAL_UART_IRQHandler+0x66>
 8004c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c46:	f003 0320 	and.w	r3, r3, #32
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 fbec 	bl	800542c <UART_Receive_IT>
      return;
 8004c54:	e25b      	b.n	800510e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004c56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	f000 80de 	beq.w	8004e1c <HAL_UART_IRQHandler+0x22c>
 8004c60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d106      	bne.n	8004c7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c70:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 80d1 	beq.w	8004e1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00b      	beq.n	8004c9e <HAL_UART_IRQHandler+0xae>
 8004c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d005      	beq.n	8004c9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c96:	f043 0201 	orr.w	r2, r3, #1
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ca2:	f003 0304 	and.w	r3, r3, #4
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00b      	beq.n	8004cc2 <HAL_UART_IRQHandler+0xd2>
 8004caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d005      	beq.n	8004cc2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cba:	f043 0202 	orr.w	r2, r3, #2
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00b      	beq.n	8004ce6 <HAL_UART_IRQHandler+0xf6>
 8004cce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d005      	beq.n	8004ce6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cde:	f043 0204 	orr.w	r2, r3, #4
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cea:	f003 0308 	and.w	r3, r3, #8
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d011      	beq.n	8004d16 <HAL_UART_IRQHandler+0x126>
 8004cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cf6:	f003 0320 	and.w	r3, r3, #32
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d105      	bne.n	8004d0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d005      	beq.n	8004d16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0e:	f043 0208 	orr.w	r2, r3, #8
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f000 81f2 	beq.w	8005104 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d24:	f003 0320 	and.w	r3, r3, #32
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d008      	beq.n	8004d3e <HAL_UART_IRQHandler+0x14e>
 8004d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d30:	f003 0320 	and.w	r3, r3, #32
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d002      	beq.n	8004d3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fb77 	bl	800542c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	bf14      	ite	ne
 8004d4c:	2301      	movne	r3, #1
 8004d4e:	2300      	moveq	r3, #0
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5a:	f003 0308 	and.w	r3, r3, #8
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d103      	bne.n	8004d6a <HAL_UART_IRQHandler+0x17a>
 8004d62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d04f      	beq.n	8004e0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 fa81 	bl	8005272 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d041      	beq.n	8004e02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	3314      	adds	r3, #20
 8004d84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d8c:	e853 3f00 	ldrex	r3, [r3]
 8004d90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	3314      	adds	r3, #20
 8004da6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004daa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004dae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004db6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004dba:	e841 2300 	strex	r3, r2, [r1]
 8004dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004dc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1d9      	bne.n	8004d7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d013      	beq.n	8004dfa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dd6:	4a7e      	ldr	r2, [pc, #504]	@ (8004fd0 <HAL_UART_IRQHandler+0x3e0>)
 8004dd8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dde:	4618      	mov	r0, r3
 8004de0:	f7fd f9a4 	bl	800212c <HAL_DMA_Abort_IT>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d016      	beq.n	8004e18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004df4:	4610      	mov	r0, r2
 8004df6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df8:	e00e      	b.n	8004e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f993 	bl	8005126 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e00:	e00a      	b.n	8004e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 f98f 	bl	8005126 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e08:	e006      	b.n	8004e18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f98b 	bl	8005126 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004e16:	e175      	b.n	8005104 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e18:	bf00      	nop
    return;
 8004e1a:	e173      	b.n	8005104 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	f040 814f 	bne.w	80050c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e2a:	f003 0310 	and.w	r3, r3, #16
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 8148 	beq.w	80050c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e38:	f003 0310 	and.w	r3, r3, #16
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f000 8141 	beq.w	80050c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e42:	2300      	movs	r3, #0
 8004e44:	60bb      	str	r3, [r7, #8]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	60bb      	str	r3, [r7, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	60bb      	str	r3, [r7, #8]
 8004e56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 80b6 	beq.w	8004fd4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 8145 	beq.w	8005108 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e86:	429a      	cmp	r2, r3
 8004e88:	f080 813e 	bcs.w	8005108 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e92:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	2b20      	cmp	r3, #32
 8004e9c:	f000 8088 	beq.w	8004fb0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	330c      	adds	r3, #12
 8004ea6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004eae:	e853 3f00 	ldrex	r3, [r3]
 8004eb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004eb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004eba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ebe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	330c      	adds	r3, #12
 8004ec8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ecc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ed0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004ed8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004edc:	e841 2300 	strex	r3, r2, [r1]
 8004ee0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004ee4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1d9      	bne.n	8004ea0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	3314      	adds	r3, #20
 8004ef2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ef6:	e853 3f00 	ldrex	r3, [r3]
 8004efa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004efc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004efe:	f023 0301 	bic.w	r3, r3, #1
 8004f02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3314      	adds	r3, #20
 8004f0c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f10:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f14:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f16:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f18:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f1c:	e841 2300 	strex	r3, r2, [r1]
 8004f20:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1e1      	bne.n	8004eec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	3314      	adds	r3, #20
 8004f2e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f32:	e853 3f00 	ldrex	r3, [r3]
 8004f36:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	3314      	adds	r3, #20
 8004f48:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f4c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f4e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f50:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f52:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f54:	e841 2300 	strex	r3, r2, [r1]
 8004f58:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1e3      	bne.n	8004f28 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2220      	movs	r2, #32
 8004f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	330c      	adds	r3, #12
 8004f74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f78:	e853 3f00 	ldrex	r3, [r3]
 8004f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f80:	f023 0310 	bic.w	r3, r3, #16
 8004f84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	330c      	adds	r3, #12
 8004f8e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004f92:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004f94:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f9a:	e841 2300 	strex	r3, r2, [r1]
 8004f9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004fa0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1e3      	bne.n	8004f6e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7fd f883 	bl	80020b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2202      	movs	r2, #2
 8004fb4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f8b6 	bl	8005138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004fcc:	e09c      	b.n	8005108 <HAL_UART_IRQHandler+0x518>
 8004fce:	bf00      	nop
 8004fd0:	08005337 	.word	0x08005337
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f000 808e 	beq.w	800510c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004ff0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 8089 	beq.w	800510c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	330c      	adds	r3, #12
 8005000:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005004:	e853 3f00 	ldrex	r3, [r3]
 8005008:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800500a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800500c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005010:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	330c      	adds	r3, #12
 800501a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800501e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005020:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005022:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005024:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005026:	e841 2300 	strex	r3, r2, [r1]
 800502a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800502c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1e3      	bne.n	8004ffa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3314      	adds	r3, #20
 8005038:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	e853 3f00 	ldrex	r3, [r3]
 8005040:	623b      	str	r3, [r7, #32]
   return(result);
 8005042:	6a3b      	ldr	r3, [r7, #32]
 8005044:	f023 0301 	bic.w	r3, r3, #1
 8005048:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	3314      	adds	r3, #20
 8005052:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005056:	633a      	str	r2, [r7, #48]	@ 0x30
 8005058:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800505c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800505e:	e841 2300 	strex	r3, r2, [r1]
 8005062:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1e3      	bne.n	8005032 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2220      	movs	r2, #32
 800506e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	330c      	adds	r3, #12
 800507e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	e853 3f00 	ldrex	r3, [r3]
 8005086:	60fb      	str	r3, [r7, #12]
   return(result);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0310 	bic.w	r3, r3, #16
 800508e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	330c      	adds	r3, #12
 8005098:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800509c:	61fa      	str	r2, [r7, #28]
 800509e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a0:	69b9      	ldr	r1, [r7, #24]
 80050a2:	69fa      	ldr	r2, [r7, #28]
 80050a4:	e841 2300 	strex	r3, r2, [r1]
 80050a8:	617b      	str	r3, [r7, #20]
   return(result);
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1e3      	bne.n	8005078 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80050b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80050ba:	4619      	mov	r1, r3
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f83b 	bl	8005138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80050c2:	e023      	b.n	800510c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80050c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d009      	beq.n	80050e4 <HAL_UART_IRQHandler+0x4f4>
 80050d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f93e 	bl	800535e <UART_Transmit_IT>
    return;
 80050e2:	e014      	b.n	800510e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80050e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00e      	beq.n	800510e <HAL_UART_IRQHandler+0x51e>
 80050f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d008      	beq.n	800510e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f97d 	bl	80053fc <UART_EndTransmit_IT>
    return;
 8005102:	e004      	b.n	800510e <HAL_UART_IRQHandler+0x51e>
    return;
 8005104:	bf00      	nop
 8005106:	e002      	b.n	800510e <HAL_UART_IRQHandler+0x51e>
      return;
 8005108:	bf00      	nop
 800510a:	e000      	b.n	800510e <HAL_UART_IRQHandler+0x51e>
      return;
 800510c:	bf00      	nop
  }
}
 800510e:	37e8      	adds	r7, #232	@ 0xe8
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	bc80      	pop	{r7}
 8005124:	4770      	bx	lr

08005126 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005126:	b480      	push	{r7}
 8005128:	b083      	sub	sp, #12
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800512e:	bf00      	nop
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	bc80      	pop	{r7}
 8005136:	4770      	bx	lr

08005138 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	460b      	mov	r3, r1
 8005142:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	bc80      	pop	{r7}
 800514c:	4770      	bx	lr

0800514e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b086      	sub	sp, #24
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	603b      	str	r3, [r7, #0]
 800515a:	4613      	mov	r3, r2
 800515c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800515e:	e03b      	b.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005166:	d037      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005168:	f7fc fe8e 	bl	8001e88 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	6a3a      	ldr	r2, [r7, #32]
 8005174:	429a      	cmp	r2, r3
 8005176:	d302      	bcc.n	800517e <UART_WaitOnFlagUntilTimeout+0x30>
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e03a      	b.n	80051f8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	2b00      	cmp	r3, #0
 800518e:	d023      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b80      	cmp	r3, #128	@ 0x80
 8005194:	d020      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b40      	cmp	r3, #64	@ 0x40
 800519a:	d01d      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b08      	cmp	r3, #8
 80051a8:	d116      	bne.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	617b      	str	r3, [r7, #20]
 80051be:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 f856 	bl	8005272 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2208      	movs	r2, #8
 80051ca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e00f      	b.n	80051f8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	4013      	ands	r3, r2
 80051e2:	68ba      	ldr	r2, [r7, #8]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	bf0c      	ite	eq
 80051e8:	2301      	moveq	r3, #1
 80051ea:	2300      	movne	r3, #0
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	461a      	mov	r2, r3
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d0b4      	beq.n	8005160 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3718      	adds	r7, #24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	4613      	mov	r3, r2
 800520c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	88fa      	ldrh	r2, [r7, #6]
 8005218:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	88fa      	ldrh	r2, [r7, #6]
 800521e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2222      	movs	r2, #34	@ 0x22
 800522a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d007      	beq.n	8005246 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005244:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	695a      	ldr	r2, [r3, #20]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f042 0201 	orr.w	r2, r2, #1
 8005254:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68da      	ldr	r2, [r3, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f042 0220 	orr.w	r2, r2, #32
 8005264:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr

08005272 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005272:	b480      	push	{r7}
 8005274:	b095      	sub	sp, #84	@ 0x54
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	330c      	adds	r3, #12
 8005280:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005284:	e853 3f00 	ldrex	r3, [r3]
 8005288:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800528a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005290:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	330c      	adds	r3, #12
 8005298:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800529a:	643a      	str	r2, [r7, #64]	@ 0x40
 800529c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052a2:	e841 2300 	strex	r3, r2, [r1]
 80052a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1e5      	bne.n	800527a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	3314      	adds	r3, #20
 80052b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	e853 3f00 	ldrex	r3, [r3]
 80052bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	f023 0301 	bic.w	r3, r3, #1
 80052c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	3314      	adds	r3, #20
 80052cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052d6:	e841 2300 	strex	r3, r2, [r1]
 80052da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1e5      	bne.n	80052ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d119      	bne.n	800531e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	330c      	adds	r3, #12
 80052f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	e853 3f00 	ldrex	r3, [r3]
 80052f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	f023 0310 	bic.w	r3, r3, #16
 8005300:	647b      	str	r3, [r7, #68]	@ 0x44
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	330c      	adds	r3, #12
 8005308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800530a:	61ba      	str	r2, [r7, #24]
 800530c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530e:	6979      	ldr	r1, [r7, #20]
 8005310:	69ba      	ldr	r2, [r7, #24]
 8005312:	e841 2300 	strex	r3, r2, [r1]
 8005316:	613b      	str	r3, [r7, #16]
   return(result);
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1e5      	bne.n	80052ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800532c:	bf00      	nop
 800532e:	3754      	adds	r7, #84	@ 0x54
 8005330:	46bd      	mov	sp, r7
 8005332:	bc80      	pop	{r7}
 8005334:	4770      	bx	lr

08005336 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b084      	sub	sp, #16
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005342:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f7ff fee8 	bl	8005126 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005356:	bf00      	nop
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800535e:	b480      	push	{r7}
 8005360:	b085      	sub	sp, #20
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b21      	cmp	r3, #33	@ 0x21
 8005370:	d13e      	bne.n	80053f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800537a:	d114      	bne.n	80053a6 <UART_Transmit_IT+0x48>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d110      	bne.n	80053a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	881b      	ldrh	r3, [r3, #0]
 800538e:	461a      	mov	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005398:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	1c9a      	adds	r2, r3, #2
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	621a      	str	r2, [r3, #32]
 80053a4:	e008      	b.n	80053b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	1c59      	adds	r1, r3, #1
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6211      	str	r1, [r2, #32]
 80053b0:	781a      	ldrb	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053bc:	b29b      	uxth	r3, r3
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	4619      	mov	r1, r3
 80053c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d10f      	bne.n	80053ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68da      	ldr	r2, [r3, #12]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80053da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68da      	ldr	r2, [r3, #12]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	e000      	b.n	80053f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80053f0:	2302      	movs	r3, #2
  }
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bc80      	pop	{r7}
 80053fa:	4770      	bx	lr

080053fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005412:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f7ff fe79 	bl	8005114 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3708      	adds	r7, #8
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b08c      	sub	sp, #48	@ 0x30
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b22      	cmp	r3, #34	@ 0x22
 800543e:	f040 80ae 	bne.w	800559e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800544a:	d117      	bne.n	800547c <UART_Receive_IT+0x50>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d113      	bne.n	800547c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005454:	2300      	movs	r3, #0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	b29b      	uxth	r3, r3
 8005466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800546a:	b29a      	uxth	r2, r3
 800546c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005474:	1c9a      	adds	r2, r3, #2
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	629a      	str	r2, [r3, #40]	@ 0x28
 800547a:	e026      	b.n	80054ca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005480:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005482:	2300      	movs	r3, #0
 8005484:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800548e:	d007      	beq.n	80054a0 <UART_Receive_IT+0x74>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10a      	bne.n	80054ae <UART_Receive_IT+0x82>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d106      	bne.n	80054ae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	b2da      	uxtb	r2, r3
 80054a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054aa:	701a      	strb	r2, [r3, #0]
 80054ac:	e008      	b.n	80054c0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054ba:	b2da      	uxtb	r2, r3
 80054bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054be:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	1c5a      	adds	r2, r3, #1
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	3b01      	subs	r3, #1
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	4619      	mov	r1, r3
 80054d8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d15d      	bne.n	800559a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68da      	ldr	r2, [r3, #12]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0220 	bic.w	r2, r2, #32
 80054ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68da      	ldr	r2, [r3, #12]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695a      	ldr	r2, [r3, #20]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0201 	bic.w	r2, r2, #1
 800550c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2220      	movs	r2, #32
 8005512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005520:	2b01      	cmp	r3, #1
 8005522:	d135      	bne.n	8005590 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	330c      	adds	r3, #12
 8005530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	613b      	str	r3, [r7, #16]
   return(result);
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	f023 0310 	bic.w	r3, r3, #16
 8005540:	627b      	str	r3, [r7, #36]	@ 0x24
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	330c      	adds	r3, #12
 8005548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800554a:	623a      	str	r2, [r7, #32]
 800554c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554e:	69f9      	ldr	r1, [r7, #28]
 8005550:	6a3a      	ldr	r2, [r7, #32]
 8005552:	e841 2300 	strex	r3, r2, [r1]
 8005556:	61bb      	str	r3, [r7, #24]
   return(result);
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1e5      	bne.n	800552a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0310 	and.w	r3, r3, #16
 8005568:	2b10      	cmp	r3, #16
 800556a:	d10a      	bne.n	8005582 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800556c:	2300      	movs	r3, #0
 800556e:	60fb      	str	r3, [r7, #12]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	60fb      	str	r3, [r7, #12]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005586:	4619      	mov	r1, r3
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f7ff fdd5 	bl	8005138 <HAL_UARTEx_RxEventCallback>
 800558e:	e002      	b.n	8005596 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7fb ff25 	bl	80013e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005596:	2300      	movs	r3, #0
 8005598:	e002      	b.n	80055a0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800559a:	2300      	movs	r3, #0
 800559c:	e000      	b.n	80055a0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800559e:	2302      	movs	r3, #2
  }
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3730      	adds	r7, #48	@ 0x30
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68da      	ldr	r2, [r3, #12]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80055e2:	f023 030c 	bic.w	r3, r3, #12
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	6812      	ldr	r2, [r2, #0]
 80055ea:	68b9      	ldr	r1, [r7, #8]
 80055ec:	430b      	orrs	r3, r1
 80055ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	699a      	ldr	r2, [r3, #24]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a2c      	ldr	r2, [pc, #176]	@ (80056bc <UART_SetConfig+0x114>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d103      	bne.n	8005618 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005610:	f7fe fa3c 	bl	8003a8c <HAL_RCC_GetPCLK2Freq>
 8005614:	60f8      	str	r0, [r7, #12]
 8005616:	e002      	b.n	800561e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005618:	f7fe fa24 	bl	8003a64 <HAL_RCC_GetPCLK1Freq>
 800561c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	4613      	mov	r3, r2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	4413      	add	r3, r2
 8005626:	009a      	lsls	r2, r3, #2
 8005628:	441a      	add	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	fbb2 f3f3 	udiv	r3, r2, r3
 8005634:	4a22      	ldr	r2, [pc, #136]	@ (80056c0 <UART_SetConfig+0x118>)
 8005636:	fba2 2303 	umull	r2, r3, r2, r3
 800563a:	095b      	lsrs	r3, r3, #5
 800563c:	0119      	lsls	r1, r3, #4
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	4613      	mov	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	009a      	lsls	r2, r3, #2
 8005648:	441a      	add	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	fbb2 f2f3 	udiv	r2, r2, r3
 8005654:	4b1a      	ldr	r3, [pc, #104]	@ (80056c0 <UART_SetConfig+0x118>)
 8005656:	fba3 0302 	umull	r0, r3, r3, r2
 800565a:	095b      	lsrs	r3, r3, #5
 800565c:	2064      	movs	r0, #100	@ 0x64
 800565e:	fb00 f303 	mul.w	r3, r0, r3
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	011b      	lsls	r3, r3, #4
 8005666:	3332      	adds	r3, #50	@ 0x32
 8005668:	4a15      	ldr	r2, [pc, #84]	@ (80056c0 <UART_SetConfig+0x118>)
 800566a:	fba2 2303 	umull	r2, r3, r2, r3
 800566e:	095b      	lsrs	r3, r3, #5
 8005670:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005674:	4419      	add	r1, r3
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	4613      	mov	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	4413      	add	r3, r2
 800567e:	009a      	lsls	r2, r3, #2
 8005680:	441a      	add	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	fbb2 f2f3 	udiv	r2, r2, r3
 800568c:	4b0c      	ldr	r3, [pc, #48]	@ (80056c0 <UART_SetConfig+0x118>)
 800568e:	fba3 0302 	umull	r0, r3, r3, r2
 8005692:	095b      	lsrs	r3, r3, #5
 8005694:	2064      	movs	r0, #100	@ 0x64
 8005696:	fb00 f303 	mul.w	r3, r0, r3
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	011b      	lsls	r3, r3, #4
 800569e:	3332      	adds	r3, #50	@ 0x32
 80056a0:	4a07      	ldr	r2, [pc, #28]	@ (80056c0 <UART_SetConfig+0x118>)
 80056a2:	fba2 2303 	umull	r2, r3, r2, r3
 80056a6:	095b      	lsrs	r3, r3, #5
 80056a8:	f003 020f 	and.w	r2, r3, #15
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	440a      	add	r2, r1
 80056b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80056b4:	bf00      	nop
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	40013800 	.word	0x40013800
 80056c0:	51eb851f 	.word	0x51eb851f

080056c4 <Delay_us>:

HCSR04_State hc04_state = HCSR04_IDLE_STATE;

float Distance;

void Delay_us(uint16_t us){
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	80fb      	strh	r3, [r7, #6]
	htim1.Instance -> CNT = 0;
 80056ce:	4b0a      	ldr	r3, [pc, #40]	@ (80056f8 <Delay_us+0x34>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2200      	movs	r2, #0
 80056d4:	625a      	str	r2, [r3, #36]	@ 0x24
	//TIM2 -> CNT = 0; (Cach 2)
	HAL_TIM_Base_Start(&htim1);
 80056d6:	4808      	ldr	r0, [pc, #32]	@ (80056f8 <Delay_us+0x34>)
 80056d8:	f7fe fa5a 	bl	8003b90 <HAL_TIM_Base_Start>
	while (htim1.Instance -> CNT < us);
 80056dc:	bf00      	nop
 80056de:	4b06      	ldr	r3, [pc, #24]	@ (80056f8 <Delay_us+0x34>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056e4:	88fb      	ldrh	r3, [r7, #6]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d3f9      	bcc.n	80056de <Delay_us+0x1a>
	HAL_TIM_Base_Stop(&htim1);
 80056ea:	4803      	ldr	r0, [pc, #12]	@ (80056f8 <Delay_us+0x34>)
 80056ec:	f7fe fa9a 	bl	8003c24 <HAL_TIM_Base_Stop>
}
 80056f0:	bf00      	nop
 80056f2:	3708      	adds	r7, #8
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	20000244 	.word	0x20000244

080056fc <pulseGPIO>:
	for (int i = 0;i<ms;i++){
		Delay_us(1000);
	}
}

void pulseGPIO(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	460b      	mov	r3, r1
 8005706:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, SET);
 8005708:	887b      	ldrh	r3, [r7, #2]
 800570a:	2201      	movs	r2, #1
 800570c:	4619      	mov	r1, r3
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7fc ff1f 	bl	8002552 <HAL_GPIO_WritePin>
	Delay_us(20);
 8005714:	2014      	movs	r0, #20
 8005716:	f7ff ffd5 	bl	80056c4 <Delay_us>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, RESET);
 800571a:	887b      	ldrh	r3, [r7, #2]
 800571c:	2200      	movs	r2, #0
 800571e:	4619      	mov	r1, r3
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7fc ff16 	bl	8002552 <HAL_GPIO_WritePin>
}
 8005726:	bf00      	nop
 8005728:	3708      	adds	r7, #8
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <HCSR04_Start>:

void HCSR04_Start(){
 8005730:	b580      	push	{r7, lr}
 8005732:	af00      	add	r7, sp, #0
	if (hc04_state == HCSR04_IDLE_STATE){
 8005734:	4b06      	ldr	r3, [pc, #24]	@ (8005750 <HCSR04_Start+0x20>)
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d107      	bne.n	800574c <HCSR04_Start+0x1c>
	pulseGPIO(GPIOA, GPIO_PIN_8);
 800573c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005740:	4804      	ldr	r0, [pc, #16]	@ (8005754 <HCSR04_Start+0x24>)
 8005742:	f7ff ffdb 	bl	80056fc <pulseGPIO>
	hc04_state = HCSR04_WAIT_RISING_STATE;
 8005746:	4b02      	ldr	r3, [pc, #8]	@ (8005750 <HCSR04_Start+0x20>)
 8005748:	2201      	movs	r2, #1
 800574a:	701a      	strb	r2, [r3, #0]
	}
}
 800574c:	bf00      	nop
 800574e:	bd80      	pop	{r7, pc}
 8005750:	20000394 	.word	0x20000394
 8005754:	40010800 	.word	0x40010800

08005758 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	4603      	mov	r3, r0
 8005760:	80fb      	strh	r3, [r7, #6]
	switch (hc04_state) {
 8005762:	4b1e      	ldr	r3, [pc, #120]	@ (80057dc <HAL_GPIO_EXTI_Callback+0x84>)
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d002      	beq.n	8005770 <HAL_GPIO_EXTI_Callback+0x18>
 800576a:	2b02      	cmp	r3, #2
 800576c:	d017      	beq.n	800579e <HAL_GPIO_EXTI_Callback+0x46>
			}else {
				hc04_state = HCSR04_IDLE_STATE;
			}
			break;
		default:
			break;
 800576e:	e02b      	b.n	80057c8 <HAL_GPIO_EXTI_Callback+0x70>
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 8005770:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005774:	481a      	ldr	r0, [pc, #104]	@ (80057e0 <HAL_GPIO_EXTI_Callback+0x88>)
 8005776:	f7fc fed5 	bl	8002524 <HAL_GPIO_ReadPin>
 800577a:	4603      	mov	r3, r0
 800577c:	2b01      	cmp	r3, #1
 800577e:	d10a      	bne.n	8005796 <HAL_GPIO_EXTI_Callback+0x3e>
			htim1.Instance -> CNT = 0;
 8005780:	4b18      	ldr	r3, [pc, #96]	@ (80057e4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2200      	movs	r2, #0
 8005786:	625a      	str	r2, [r3, #36]	@ 0x24
			hc04_state = HCSRO4_WAIT_FALLING_STATE;
 8005788:	4b14      	ldr	r3, [pc, #80]	@ (80057dc <HAL_GPIO_EXTI_Callback+0x84>)
 800578a:	2202      	movs	r2, #2
 800578c:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start(&htim1);
 800578e:	4815      	ldr	r0, [pc, #84]	@ (80057e4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8005790:	f7fe f9fe 	bl	8003b90 <HAL_TIM_Base_Start>
			break;
 8005794:	e018      	b.n	80057c8 <HAL_GPIO_EXTI_Callback+0x70>
				hc04_state = HCSR04_IDLE_STATE;
 8005796:	4b11      	ldr	r3, [pc, #68]	@ (80057dc <HAL_GPIO_EXTI_Callback+0x84>)
 8005798:	2200      	movs	r2, #0
 800579a:	701a      	strb	r2, [r3, #0]
			break;
 800579c:	e014      	b.n	80057c8 <HAL_GPIO_EXTI_Callback+0x70>
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 0){
 800579e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80057a2:	480f      	ldr	r0, [pc, #60]	@ (80057e0 <HAL_GPIO_EXTI_Callback+0x88>)
 80057a4:	f7fc febe 	bl	8002524 <HAL_GPIO_ReadPin>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d108      	bne.n	80057c0 <HAL_GPIO_EXTI_Callback+0x68>
			HAL_TIM_Base_Stop(&htim1);
 80057ae:	480d      	ldr	r0, [pc, #52]	@ (80057e4 <HAL_GPIO_EXTI_Callback+0x8c>)
 80057b0:	f7fe fa38 	bl	8003c24 <HAL_TIM_Base_Stop>
			hc04_state = HCSR04_COMPLETE_STATE;
 80057b4:	4b09      	ldr	r3, [pc, #36]	@ (80057dc <HAL_GPIO_EXTI_Callback+0x84>)
 80057b6:	2203      	movs	r2, #3
 80057b8:	701a      	strb	r2, [r3, #0]
			HC04_Handle();
 80057ba:	f000 f831 	bl	8005820 <HC04_Handle>
			break;
 80057be:	e002      	b.n	80057c6 <HAL_GPIO_EXTI_Callback+0x6e>
				hc04_state = HCSR04_IDLE_STATE;
 80057c0:	4b06      	ldr	r3, [pc, #24]	@ (80057dc <HAL_GPIO_EXTI_Callback+0x84>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	701a      	strb	r2, [r3, #0]
			break;
 80057c6:	bf00      	nop
	}
		count1 ++;
 80057c8:	4b07      	ldr	r3, [pc, #28]	@ (80057e8 <HAL_GPIO_EXTI_Callback+0x90>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3301      	adds	r3, #1
 80057ce:	4a06      	ldr	r2, [pc, #24]	@ (80057e8 <HAL_GPIO_EXTI_Callback+0x90>)
 80057d0:	6013      	str	r3, [r2, #0]
}
 80057d2:	bf00      	nop
 80057d4:	3708      	adds	r7, #8
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	20000394 	.word	0x20000394
 80057e0:	40010c00 	.word	0x40010c00
 80057e4:	20000244 	.word	0x20000244
 80057e8:	20000390 	.word	0x20000390

080057ec <HC04_Complete_Callback>:

void HC04_Complete_Callback(float Distance){
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
	//Dieu khien dong co.
	//Hien thi len LCD.
	printf("Distance: %f\n", Distance);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f7fa fe17 	bl	8000428 <__aeabi_f2d>
 80057fa:	4602      	mov	r2, r0
 80057fc:	460b      	mov	r3, r1
 80057fe:	4805      	ldr	r0, [pc, #20]	@ (8005814 <HC04_Complete_Callback+0x28>)
 8005800:	f001 f938 	bl	8006a74 <iprintf>
	hc04_state = HCSR04_IDLE_STATE;
 8005804:	4b04      	ldr	r3, [pc, #16]	@ (8005818 <HC04_Complete_Callback+0x2c>)
 8005806:	2200      	movs	r2, #0
 8005808:	701a      	strb	r2, [r3, #0]
}
 800580a:	bf00      	nop
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	0800a33c 	.word	0x0800a33c
 8005818:	20000394 	.word	0x20000394
 800581c:	00000000 	.word	0x00000000

08005820 <HC04_Handle>:

void HC04_Handle(){
 8005820:	b580      	push	{r7, lr}
 8005822:	af00      	add	r7, sp, #0
	if (hc04_state == HCSR04_COMPLETE_STATE){
 8005824:	4b12      	ldr	r3, [pc, #72]	@ (8005870 <HC04_Handle+0x50>)
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	2b03      	cmp	r3, #3
 800582a:	d118      	bne.n	800585e <HC04_Handle+0x3e>
		//Tinh toan khoang cach
		Distance = 0.017 * htim1.Instance->CNT;
 800582c:	4b11      	ldr	r3, [pc, #68]	@ (8005874 <HC04_Handle+0x54>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005832:	4618      	mov	r0, r3
 8005834:	f7fa fdd6 	bl	80003e4 <__aeabi_ui2d>
 8005838:	a30b      	add	r3, pc, #44	@ (adr r3, 8005868 <HC04_Handle+0x48>)
 800583a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583e:	f7fa fe4b 	bl	80004d8 <__aeabi_dmul>
 8005842:	4602      	mov	r2, r0
 8005844:	460b      	mov	r3, r1
 8005846:	4610      	mov	r0, r2
 8005848:	4619      	mov	r1, r3
 800584a:	f7fb f93d 	bl	8000ac8 <__aeabi_d2f>
 800584e:	4603      	mov	r3, r0
 8005850:	4a09      	ldr	r2, [pc, #36]	@ (8005878 <HC04_Handle+0x58>)
 8005852:	6013      	str	r3, [r2, #0]
		HC04_Complete_Callback(Distance);
 8005854:	4b08      	ldr	r3, [pc, #32]	@ (8005878 <HC04_Handle+0x58>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4618      	mov	r0, r3
 800585a:	f7ff ffc7 	bl	80057ec <HC04_Complete_Callback>
	}
}
 800585e:	bf00      	nop
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	f3af 8000 	nop.w
 8005868:	b020c49c 	.word	0xb020c49c
 800586c:	3f916872 	.word	0x3f916872
 8005870:	20000394 	.word	0x20000394
 8005874:	20000244 	.word	0x20000244
 8005878:	20000398 	.word	0x20000398

0800587c <MPU9250_Read_Accel_Gyro>:
	MPU_Write_Register(ACCEL_CONFIG, 0x00);
	MPU_Write_Register(GYRO_CONFIG,  0x00);
}

//c d liu
void MPU9250_Read_Accel_Gyro(int16_t *accel, int16_t *gyro) {
 800587c:	b580      	push	{r7, lr}
 800587e:	b08a      	sub	sp, #40	@ 0x28
 8005880:	af04      	add	r7, sp, #16
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
	uint8_t data[14];
	HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDR, ACCEL_XOUT_H, 1, data, 14, 100);
 8005886:	2364      	movs	r3, #100	@ 0x64
 8005888:	9302      	str	r3, [sp, #8]
 800588a:	230e      	movs	r3, #14
 800588c:	9301      	str	r3, [sp, #4]
 800588e:	f107 0308 	add.w	r3, r7, #8
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	2301      	movs	r3, #1
 8005896:	223b      	movs	r2, #59	@ 0x3b
 8005898:	21d0      	movs	r1, #208	@ 0xd0
 800589a:	4820      	ldr	r0, [pc, #128]	@ (800591c <MPU9250_Read_Accel_Gyro+0xa0>)
 800589c:	f7fc ffce 	bl	800283c <HAL_I2C_Mem_Read>

	// Gia tc
	accel[0] = (int16_t) (data[0] << 8 | data[1]);
 80058a0:	7a3b      	ldrb	r3, [r7, #8]
 80058a2:	021b      	lsls	r3, r3, #8
 80058a4:	b21a      	sxth	r2, r3
 80058a6:	7a7b      	ldrb	r3, [r7, #9]
 80058a8:	b21b      	sxth	r3, r3
 80058aa:	4313      	orrs	r3, r2
 80058ac:	b21a      	sxth	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	801a      	strh	r2, [r3, #0]
	accel[1] = (int16_t) (data[2] << 8 | data[3]);
 80058b2:	7abb      	ldrb	r3, [r7, #10]
 80058b4:	021b      	lsls	r3, r3, #8
 80058b6:	b219      	sxth	r1, r3
 80058b8:	7afb      	ldrb	r3, [r7, #11]
 80058ba:	b21a      	sxth	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	3302      	adds	r3, #2
 80058c0:	430a      	orrs	r2, r1
 80058c2:	b212      	sxth	r2, r2
 80058c4:	801a      	strh	r2, [r3, #0]
	accel[2] = (int16_t) (data[4] << 8 | data[5]);
 80058c6:	7b3b      	ldrb	r3, [r7, #12]
 80058c8:	021b      	lsls	r3, r3, #8
 80058ca:	b219      	sxth	r1, r3
 80058cc:	7b7b      	ldrb	r3, [r7, #13]
 80058ce:	b21a      	sxth	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	3304      	adds	r3, #4
 80058d4:	430a      	orrs	r2, r1
 80058d6:	b212      	sxth	r2, r2
 80058d8:	801a      	strh	r2, [r3, #0]

	// Con quay
	gyro[0] = (int16_t) (data[8] << 8 | data[9]);
 80058da:	7c3b      	ldrb	r3, [r7, #16]
 80058dc:	021b      	lsls	r3, r3, #8
 80058de:	b21a      	sxth	r2, r3
 80058e0:	7c7b      	ldrb	r3, [r7, #17]
 80058e2:	b21b      	sxth	r3, r3
 80058e4:	4313      	orrs	r3, r2
 80058e6:	b21a      	sxth	r2, r3
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	801a      	strh	r2, [r3, #0]
	gyro[1] = (int16_t) (data[10] << 8 | data[11]);
 80058ec:	7cbb      	ldrb	r3, [r7, #18]
 80058ee:	021b      	lsls	r3, r3, #8
 80058f0:	b219      	sxth	r1, r3
 80058f2:	7cfb      	ldrb	r3, [r7, #19]
 80058f4:	b21a      	sxth	r2, r3
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	3302      	adds	r3, #2
 80058fa:	430a      	orrs	r2, r1
 80058fc:	b212      	sxth	r2, r2
 80058fe:	801a      	strh	r2, [r3, #0]
	gyro[2] = (int16_t) (data[12] << 8 | data[13]);
 8005900:	7d3b      	ldrb	r3, [r7, #20]
 8005902:	021b      	lsls	r3, r3, #8
 8005904:	b219      	sxth	r1, r3
 8005906:	7d7b      	ldrb	r3, [r7, #21]
 8005908:	b21a      	sxth	r2, r3
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	3304      	adds	r3, #4
 800590e:	430a      	orrs	r2, r1
 8005910:	b212      	sxth	r2, r2
 8005912:	801a      	strh	r2, [r3, #0]
}
 8005914:	bf00      	nop
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	200001f0 	.word	0x200001f0

08005920 <Send_Sensor_Data>:

void Send_Sensor_Data(int16_t *accel, int16_t *gyro) {
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
	    // Chuyn v n v vt l
	    ax = accel[0] / 16384.0f;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005930:	4618      	mov	r0, r3
 8005932:	f7fb f9d3 	bl	8000cdc <__aeabi_i2f>
 8005936:	4603      	mov	r3, r0
 8005938:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800593c:	4618      	mov	r0, r3
 800593e:	f7fb fad5 	bl	8000eec <__aeabi_fdiv>
 8005942:	4603      	mov	r3, r0
 8005944:	461a      	mov	r2, r3
 8005946:	4b2b      	ldr	r3, [pc, #172]	@ (80059f4 <Send_Sensor_Data+0xd4>)
 8005948:	601a      	str	r2, [r3, #0]
	    ay = accel[1] / 16384.0f;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	3302      	adds	r3, #2
 800594e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005952:	4618      	mov	r0, r3
 8005954:	f7fb f9c2 	bl	8000cdc <__aeabi_i2f>
 8005958:	4603      	mov	r3, r0
 800595a:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800595e:	4618      	mov	r0, r3
 8005960:	f7fb fac4 	bl	8000eec <__aeabi_fdiv>
 8005964:	4603      	mov	r3, r0
 8005966:	461a      	mov	r2, r3
 8005968:	4b23      	ldr	r3, [pc, #140]	@ (80059f8 <Send_Sensor_Data+0xd8>)
 800596a:	601a      	str	r2, [r3, #0]
	    az = accel[2] / 16384.0f;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	3304      	adds	r3, #4
 8005970:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005974:	4618      	mov	r0, r3
 8005976:	f7fb f9b1 	bl	8000cdc <__aeabi_i2f>
 800597a:	4603      	mov	r3, r0
 800597c:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8005980:	4618      	mov	r0, r3
 8005982:	f7fb fab3 	bl	8000eec <__aeabi_fdiv>
 8005986:	4603      	mov	r3, r0
 8005988:	461a      	mov	r2, r3
 800598a:	4b1c      	ldr	r3, [pc, #112]	@ (80059fc <Send_Sensor_Data+0xdc>)
 800598c:	601a      	str	r2, [r3, #0]

	    gx = gyro[0] / 131.0f;
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005994:	4618      	mov	r0, r3
 8005996:	f7fb f9a1 	bl	8000cdc <__aeabi_i2f>
 800599a:	4603      	mov	r3, r0
 800599c:	4918      	ldr	r1, [pc, #96]	@ (8005a00 <Send_Sensor_Data+0xe0>)
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fb faa4 	bl	8000eec <__aeabi_fdiv>
 80059a4:	4603      	mov	r3, r0
 80059a6:	461a      	mov	r2, r3
 80059a8:	4b16      	ldr	r3, [pc, #88]	@ (8005a04 <Send_Sensor_Data+0xe4>)
 80059aa:	601a      	str	r2, [r3, #0]
	    gy = gyro[1] / 131.0f;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	3302      	adds	r3, #2
 80059b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7fb f991 	bl	8000cdc <__aeabi_i2f>
 80059ba:	4603      	mov	r3, r0
 80059bc:	4910      	ldr	r1, [pc, #64]	@ (8005a00 <Send_Sensor_Data+0xe0>)
 80059be:	4618      	mov	r0, r3
 80059c0:	f7fb fa94 	bl	8000eec <__aeabi_fdiv>
 80059c4:	4603      	mov	r3, r0
 80059c6:	461a      	mov	r2, r3
 80059c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a08 <Send_Sensor_Data+0xe8>)
 80059ca:	601a      	str	r2, [r3, #0]
	    gz = gyro[2] / 131.0f;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	3304      	adds	r3, #4
 80059d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7fb f981 	bl	8000cdc <__aeabi_i2f>
 80059da:	4603      	mov	r3, r0
 80059dc:	4908      	ldr	r1, [pc, #32]	@ (8005a00 <Send_Sensor_Data+0xe0>)
 80059de:	4618      	mov	r0, r3
 80059e0:	f7fb fa84 	bl	8000eec <__aeabi_fdiv>
 80059e4:	4603      	mov	r3, r0
 80059e6:	461a      	mov	r2, r3
 80059e8:	4b08      	ldr	r3, [pc, #32]	@ (8005a0c <Send_Sensor_Data+0xec>)
 80059ea:	601a      	str	r2, [r3, #0]
}
 80059ec:	bf00      	nop
 80059ee:	3708      	adds	r7, #8
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	2000039c 	.word	0x2000039c
 80059f8:	200003a0 	.word	0x200003a0
 80059fc:	200003a4 	.word	0x200003a4
 8005a00:	43030000 	.word	0x43030000
 8005a04:	200003a8 	.word	0x200003a8
 8005a08:	200003ac 	.word	0x200003ac
 8005a0c:	200003b0 	.word	0x200003b0

08005a10 <MPU9250_Getdata>:

void MPU9250_Getdata(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0
	MPU9250_Read_Accel_Gyro(accel, gyro);
 8005a14:	4904      	ldr	r1, [pc, #16]	@ (8005a28 <MPU9250_Getdata+0x18>)
 8005a16:	4805      	ldr	r0, [pc, #20]	@ (8005a2c <MPU9250_Getdata+0x1c>)
 8005a18:	f7ff ff30 	bl	800587c <MPU9250_Read_Accel_Gyro>
	Send_Sensor_Data(accel, gyro);
 8005a1c:	4902      	ldr	r1, [pc, #8]	@ (8005a28 <MPU9250_Getdata+0x18>)
 8005a1e:	4803      	ldr	r0, [pc, #12]	@ (8005a2c <MPU9250_Getdata+0x1c>)
 8005a20:	f7ff ff7e 	bl	8005920 <Send_Sensor_Data>
}
 8005a24:	bf00      	nop
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	200003bc 	.word	0x200003bc
 8005a2c:	200003b4 	.word	0x200003b4

08005a30 <map>:
#include "servo.h"

uint32_t map(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 8005a30:	b480      	push	{r7}
 8005a32:	b085      	sub	sp, #20
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]
 8005a3c:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	69b9      	ldr	r1, [r7, #24]
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	1a8a      	subs	r2, r1, r2
 8005a4a:	fb03 f202 	mul.w	r2, r3, r2
 8005a4e:	6879      	ldr	r1, [r7, #4]
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	1acb      	subs	r3, r1, r3
 8005a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	4413      	add	r3, r2
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3714      	adds	r7, #20
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bc80      	pop	{r7}
 8005a64:	4770      	bx	lr
	...

08005a68 <Servo_Write>:

void Servo_Write(TIM_HandleTypeDef *htim, uint16_t channel, uint8_t angle){
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af02      	add	r7, sp, #8
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	460b      	mov	r3, r1
 8005a72:	807b      	strh	r3, [r7, #2]
 8005a74:	4613      	mov	r3, r2
 8005a76:	707b      	strb	r3, [r7, #1]
	uint16_t ccr = map(angle, 0, 180, MIN_PULSE_WIDTH, MAX_PULSE_WIDTH);
 8005a78:	7878      	ldrb	r0, [r7, #1]
 8005a7a:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8005a84:	22b4      	movs	r2, #180	@ 0xb4
 8005a86:	2100      	movs	r1, #0
 8005a88:	f7ff ffd2 	bl	8005a30 <map>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	81fb      	strh	r3, [r7, #14]
	switch (channel) {
 8005a90:	887b      	ldrh	r3, [r7, #2]
 8005a92:	2b0c      	cmp	r3, #12
 8005a94:	d830      	bhi.n	8005af8 <Servo_Write+0x90>
 8005a96:	a201      	add	r2, pc, #4	@ (adr r2, 8005a9c <Servo_Write+0x34>)
 8005a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9c:	08005ad1 	.word	0x08005ad1
 8005aa0:	08005af9 	.word	0x08005af9
 8005aa4:	08005af9 	.word	0x08005af9
 8005aa8:	08005af9 	.word	0x08005af9
 8005aac:	08005adb 	.word	0x08005adb
 8005ab0:	08005af9 	.word	0x08005af9
 8005ab4:	08005af9 	.word	0x08005af9
 8005ab8:	08005af9 	.word	0x08005af9
 8005abc:	08005ae5 	.word	0x08005ae5
 8005ac0:	08005af9 	.word	0x08005af9
 8005ac4:	08005af9 	.word	0x08005af9
 8005ac8:	08005af9 	.word	0x08005af9
 8005acc:	08005aef 	.word	0x08005aef
		case TIM_CHANNEL_1:
			htim -> Instance -> CCR1 = ccr;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	89fa      	ldrh	r2, [r7, #14]
 8005ad6:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8005ad8:	e00f      	b.n	8005afa <Servo_Write+0x92>
		case TIM_CHANNEL_2:
			htim -> Instance -> CCR2 = ccr;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	89fa      	ldrh	r2, [r7, #14]
 8005ae0:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8005ae2:	e00a      	b.n	8005afa <Servo_Write+0x92>
		case TIM_CHANNEL_3:
			htim -> Instance -> CCR3 = ccr;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	89fa      	ldrh	r2, [r7, #14]
 8005aea:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8005aec:	e005      	b.n	8005afa <Servo_Write+0x92>
		case TIM_CHANNEL_4:
			htim -> Instance -> CCR4 = ccr;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	89fa      	ldrh	r2, [r7, #14]
 8005af4:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8005af6:	e000      	b.n	8005afa <Servo_Write+0x92>
		default:
			break;
 8005af8:	bf00      	nop
	}
}
 8005afa:	bf00      	nop
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop

08005b04 <atoi>:
 8005b04:	220a      	movs	r2, #10
 8005b06:	2100      	movs	r1, #0
 8005b08:	f000 b87c 	b.w	8005c04 <strtol>

08005b0c <_strtol_l.constprop.0>:
 8005b0c:	2b24      	cmp	r3, #36	@ 0x24
 8005b0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b12:	4686      	mov	lr, r0
 8005b14:	4690      	mov	r8, r2
 8005b16:	d801      	bhi.n	8005b1c <_strtol_l.constprop.0+0x10>
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d106      	bne.n	8005b2a <_strtol_l.constprop.0+0x1e>
 8005b1c:	f001 f88c 	bl	8006c38 <__errno>
 8005b20:	2316      	movs	r3, #22
 8005b22:	6003      	str	r3, [r0, #0]
 8005b24:	2000      	movs	r0, #0
 8005b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b2a:	460d      	mov	r5, r1
 8005b2c:	4833      	ldr	r0, [pc, #204]	@ (8005bfc <_strtol_l.constprop.0+0xf0>)
 8005b2e:	462a      	mov	r2, r5
 8005b30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b34:	5d06      	ldrb	r6, [r0, r4]
 8005b36:	f016 0608 	ands.w	r6, r6, #8
 8005b3a:	d1f8      	bne.n	8005b2e <_strtol_l.constprop.0+0x22>
 8005b3c:	2c2d      	cmp	r4, #45	@ 0x2d
 8005b3e:	d12d      	bne.n	8005b9c <_strtol_l.constprop.0+0x90>
 8005b40:	2601      	movs	r6, #1
 8005b42:	782c      	ldrb	r4, [r5, #0]
 8005b44:	1c95      	adds	r5, r2, #2
 8005b46:	f033 0210 	bics.w	r2, r3, #16
 8005b4a:	d109      	bne.n	8005b60 <_strtol_l.constprop.0+0x54>
 8005b4c:	2c30      	cmp	r4, #48	@ 0x30
 8005b4e:	d12a      	bne.n	8005ba6 <_strtol_l.constprop.0+0x9a>
 8005b50:	782a      	ldrb	r2, [r5, #0]
 8005b52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005b56:	2a58      	cmp	r2, #88	@ 0x58
 8005b58:	d125      	bne.n	8005ba6 <_strtol_l.constprop.0+0x9a>
 8005b5a:	2310      	movs	r3, #16
 8005b5c:	786c      	ldrb	r4, [r5, #1]
 8005b5e:	3502      	adds	r5, #2
 8005b60:	2200      	movs	r2, #0
 8005b62:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005b66:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005b6a:	fbbc f9f3 	udiv	r9, ip, r3
 8005b6e:	4610      	mov	r0, r2
 8005b70:	fb03 ca19 	mls	sl, r3, r9, ip
 8005b74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005b78:	2f09      	cmp	r7, #9
 8005b7a:	d81b      	bhi.n	8005bb4 <_strtol_l.constprop.0+0xa8>
 8005b7c:	463c      	mov	r4, r7
 8005b7e:	42a3      	cmp	r3, r4
 8005b80:	dd27      	ble.n	8005bd2 <_strtol_l.constprop.0+0xc6>
 8005b82:	1c57      	adds	r7, r2, #1
 8005b84:	d007      	beq.n	8005b96 <_strtol_l.constprop.0+0x8a>
 8005b86:	4581      	cmp	r9, r0
 8005b88:	d320      	bcc.n	8005bcc <_strtol_l.constprop.0+0xc0>
 8005b8a:	d101      	bne.n	8005b90 <_strtol_l.constprop.0+0x84>
 8005b8c:	45a2      	cmp	sl, r4
 8005b8e:	db1d      	blt.n	8005bcc <_strtol_l.constprop.0+0xc0>
 8005b90:	2201      	movs	r2, #1
 8005b92:	fb00 4003 	mla	r0, r0, r3, r4
 8005b96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b9a:	e7eb      	b.n	8005b74 <_strtol_l.constprop.0+0x68>
 8005b9c:	2c2b      	cmp	r4, #43	@ 0x2b
 8005b9e:	bf04      	itt	eq
 8005ba0:	782c      	ldrbeq	r4, [r5, #0]
 8005ba2:	1c95      	addeq	r5, r2, #2
 8005ba4:	e7cf      	b.n	8005b46 <_strtol_l.constprop.0+0x3a>
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1da      	bne.n	8005b60 <_strtol_l.constprop.0+0x54>
 8005baa:	2c30      	cmp	r4, #48	@ 0x30
 8005bac:	bf0c      	ite	eq
 8005bae:	2308      	moveq	r3, #8
 8005bb0:	230a      	movne	r3, #10
 8005bb2:	e7d5      	b.n	8005b60 <_strtol_l.constprop.0+0x54>
 8005bb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005bb8:	2f19      	cmp	r7, #25
 8005bba:	d801      	bhi.n	8005bc0 <_strtol_l.constprop.0+0xb4>
 8005bbc:	3c37      	subs	r4, #55	@ 0x37
 8005bbe:	e7de      	b.n	8005b7e <_strtol_l.constprop.0+0x72>
 8005bc0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005bc4:	2f19      	cmp	r7, #25
 8005bc6:	d804      	bhi.n	8005bd2 <_strtol_l.constprop.0+0xc6>
 8005bc8:	3c57      	subs	r4, #87	@ 0x57
 8005bca:	e7d8      	b.n	8005b7e <_strtol_l.constprop.0+0x72>
 8005bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8005bd0:	e7e1      	b.n	8005b96 <_strtol_l.constprop.0+0x8a>
 8005bd2:	1c53      	adds	r3, r2, #1
 8005bd4:	d108      	bne.n	8005be8 <_strtol_l.constprop.0+0xdc>
 8005bd6:	2322      	movs	r3, #34	@ 0x22
 8005bd8:	4660      	mov	r0, ip
 8005bda:	f8ce 3000 	str.w	r3, [lr]
 8005bde:	f1b8 0f00 	cmp.w	r8, #0
 8005be2:	d0a0      	beq.n	8005b26 <_strtol_l.constprop.0+0x1a>
 8005be4:	1e69      	subs	r1, r5, #1
 8005be6:	e006      	b.n	8005bf6 <_strtol_l.constprop.0+0xea>
 8005be8:	b106      	cbz	r6, 8005bec <_strtol_l.constprop.0+0xe0>
 8005bea:	4240      	negs	r0, r0
 8005bec:	f1b8 0f00 	cmp.w	r8, #0
 8005bf0:	d099      	beq.n	8005b26 <_strtol_l.constprop.0+0x1a>
 8005bf2:	2a00      	cmp	r2, #0
 8005bf4:	d1f6      	bne.n	8005be4 <_strtol_l.constprop.0+0xd8>
 8005bf6:	f8c8 1000 	str.w	r1, [r8]
 8005bfa:	e794      	b.n	8005b26 <_strtol_l.constprop.0+0x1a>
 8005bfc:	0800a377 	.word	0x0800a377

08005c00 <_strtol_r>:
 8005c00:	f7ff bf84 	b.w	8005b0c <_strtol_l.constprop.0>

08005c04 <strtol>:
 8005c04:	4613      	mov	r3, r2
 8005c06:	460a      	mov	r2, r1
 8005c08:	4601      	mov	r1, r0
 8005c0a:	4802      	ldr	r0, [pc, #8]	@ (8005c14 <strtol+0x10>)
 8005c0c:	6800      	ldr	r0, [r0, #0]
 8005c0e:	f7ff bf7d 	b.w	8005b0c <_strtol_l.constprop.0>
 8005c12:	bf00      	nop
 8005c14:	20000018 	.word	0x20000018

08005c18 <__cvt>:
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c1e:	461d      	mov	r5, r3
 8005c20:	bfbb      	ittet	lt
 8005c22:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005c26:	461d      	movlt	r5, r3
 8005c28:	2300      	movge	r3, #0
 8005c2a:	232d      	movlt	r3, #45	@ 0x2d
 8005c2c:	b088      	sub	sp, #32
 8005c2e:	4614      	mov	r4, r2
 8005c30:	bfb8      	it	lt
 8005c32:	4614      	movlt	r4, r2
 8005c34:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005c36:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005c38:	7013      	strb	r3, [r2, #0]
 8005c3a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c3c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005c40:	f023 0820 	bic.w	r8, r3, #32
 8005c44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c48:	d005      	beq.n	8005c56 <__cvt+0x3e>
 8005c4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005c4e:	d100      	bne.n	8005c52 <__cvt+0x3a>
 8005c50:	3601      	adds	r6, #1
 8005c52:	2302      	movs	r3, #2
 8005c54:	e000      	b.n	8005c58 <__cvt+0x40>
 8005c56:	2303      	movs	r3, #3
 8005c58:	aa07      	add	r2, sp, #28
 8005c5a:	9204      	str	r2, [sp, #16]
 8005c5c:	aa06      	add	r2, sp, #24
 8005c5e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c62:	e9cd 3600 	strd	r3, r6, [sp]
 8005c66:	4622      	mov	r2, r4
 8005c68:	462b      	mov	r3, r5
 8005c6a:	f001 f8ad 	bl	8006dc8 <_dtoa_r>
 8005c6e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005c72:	4607      	mov	r7, r0
 8005c74:	d119      	bne.n	8005caa <__cvt+0x92>
 8005c76:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005c78:	07db      	lsls	r3, r3, #31
 8005c7a:	d50e      	bpl.n	8005c9a <__cvt+0x82>
 8005c7c:	eb00 0906 	add.w	r9, r0, r6
 8005c80:	2200      	movs	r2, #0
 8005c82:	2300      	movs	r3, #0
 8005c84:	4620      	mov	r0, r4
 8005c86:	4629      	mov	r1, r5
 8005c88:	f7fa fe8e 	bl	80009a8 <__aeabi_dcmpeq>
 8005c8c:	b108      	cbz	r0, 8005c92 <__cvt+0x7a>
 8005c8e:	f8cd 901c 	str.w	r9, [sp, #28]
 8005c92:	2230      	movs	r2, #48	@ 0x30
 8005c94:	9b07      	ldr	r3, [sp, #28]
 8005c96:	454b      	cmp	r3, r9
 8005c98:	d31e      	bcc.n	8005cd8 <__cvt+0xc0>
 8005c9a:	4638      	mov	r0, r7
 8005c9c:	9b07      	ldr	r3, [sp, #28]
 8005c9e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005ca0:	1bdb      	subs	r3, r3, r7
 8005ca2:	6013      	str	r3, [r2, #0]
 8005ca4:	b008      	add	sp, #32
 8005ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005caa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005cae:	eb00 0906 	add.w	r9, r0, r6
 8005cb2:	d1e5      	bne.n	8005c80 <__cvt+0x68>
 8005cb4:	7803      	ldrb	r3, [r0, #0]
 8005cb6:	2b30      	cmp	r3, #48	@ 0x30
 8005cb8:	d10a      	bne.n	8005cd0 <__cvt+0xb8>
 8005cba:	2200      	movs	r2, #0
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	4629      	mov	r1, r5
 8005cc2:	f7fa fe71 	bl	80009a8 <__aeabi_dcmpeq>
 8005cc6:	b918      	cbnz	r0, 8005cd0 <__cvt+0xb8>
 8005cc8:	f1c6 0601 	rsb	r6, r6, #1
 8005ccc:	f8ca 6000 	str.w	r6, [sl]
 8005cd0:	f8da 3000 	ldr.w	r3, [sl]
 8005cd4:	4499      	add	r9, r3
 8005cd6:	e7d3      	b.n	8005c80 <__cvt+0x68>
 8005cd8:	1c59      	adds	r1, r3, #1
 8005cda:	9107      	str	r1, [sp, #28]
 8005cdc:	701a      	strb	r2, [r3, #0]
 8005cde:	e7d9      	b.n	8005c94 <__cvt+0x7c>

08005ce0 <__exponent>:
 8005ce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ce2:	2900      	cmp	r1, #0
 8005ce4:	bfb6      	itet	lt
 8005ce6:	232d      	movlt	r3, #45	@ 0x2d
 8005ce8:	232b      	movge	r3, #43	@ 0x2b
 8005cea:	4249      	neglt	r1, r1
 8005cec:	2909      	cmp	r1, #9
 8005cee:	7002      	strb	r2, [r0, #0]
 8005cf0:	7043      	strb	r3, [r0, #1]
 8005cf2:	dd29      	ble.n	8005d48 <__exponent+0x68>
 8005cf4:	f10d 0307 	add.w	r3, sp, #7
 8005cf8:	461d      	mov	r5, r3
 8005cfa:	270a      	movs	r7, #10
 8005cfc:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d00:	461a      	mov	r2, r3
 8005d02:	fb07 1416 	mls	r4, r7, r6, r1
 8005d06:	3430      	adds	r4, #48	@ 0x30
 8005d08:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d0c:	460c      	mov	r4, r1
 8005d0e:	2c63      	cmp	r4, #99	@ 0x63
 8005d10:	4631      	mov	r1, r6
 8005d12:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d16:	dcf1      	bgt.n	8005cfc <__exponent+0x1c>
 8005d18:	3130      	adds	r1, #48	@ 0x30
 8005d1a:	1e94      	subs	r4, r2, #2
 8005d1c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d20:	4623      	mov	r3, r4
 8005d22:	1c41      	adds	r1, r0, #1
 8005d24:	42ab      	cmp	r3, r5
 8005d26:	d30a      	bcc.n	8005d3e <__exponent+0x5e>
 8005d28:	f10d 0309 	add.w	r3, sp, #9
 8005d2c:	1a9b      	subs	r3, r3, r2
 8005d2e:	42ac      	cmp	r4, r5
 8005d30:	bf88      	it	hi
 8005d32:	2300      	movhi	r3, #0
 8005d34:	3302      	adds	r3, #2
 8005d36:	4403      	add	r3, r0
 8005d38:	1a18      	subs	r0, r3, r0
 8005d3a:	b003      	add	sp, #12
 8005d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d3e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d42:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005d46:	e7ed      	b.n	8005d24 <__exponent+0x44>
 8005d48:	2330      	movs	r3, #48	@ 0x30
 8005d4a:	3130      	adds	r1, #48	@ 0x30
 8005d4c:	7083      	strb	r3, [r0, #2]
 8005d4e:	70c1      	strb	r1, [r0, #3]
 8005d50:	1d03      	adds	r3, r0, #4
 8005d52:	e7f1      	b.n	8005d38 <__exponent+0x58>

08005d54 <_printf_float>:
 8005d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d58:	b091      	sub	sp, #68	@ 0x44
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005d60:	4616      	mov	r6, r2
 8005d62:	461f      	mov	r7, r3
 8005d64:	4605      	mov	r5, r0
 8005d66:	f000 ff1d 	bl	8006ba4 <_localeconv_r>
 8005d6a:	6803      	ldr	r3, [r0, #0]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	9308      	str	r3, [sp, #32]
 8005d70:	f7fa f9ee 	bl	8000150 <strlen>
 8005d74:	2300      	movs	r3, #0
 8005d76:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d78:	f8d8 3000 	ldr.w	r3, [r8]
 8005d7c:	9009      	str	r0, [sp, #36]	@ 0x24
 8005d7e:	3307      	adds	r3, #7
 8005d80:	f023 0307 	bic.w	r3, r3, #7
 8005d84:	f103 0208 	add.w	r2, r3, #8
 8005d88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005d8c:	f8d4 b000 	ldr.w	fp, [r4]
 8005d90:	f8c8 2000 	str.w	r2, [r8]
 8005d94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005d9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d9e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005da2:	f04f 32ff 	mov.w	r2, #4294967295
 8005da6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005daa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005dae:	4b9c      	ldr	r3, [pc, #624]	@ (8006020 <_printf_float+0x2cc>)
 8005db0:	f7fa fe2c 	bl	8000a0c <__aeabi_dcmpun>
 8005db4:	bb70      	cbnz	r0, 8005e14 <_printf_float+0xc0>
 8005db6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005dba:	f04f 32ff 	mov.w	r2, #4294967295
 8005dbe:	4b98      	ldr	r3, [pc, #608]	@ (8006020 <_printf_float+0x2cc>)
 8005dc0:	f7fa fe06 	bl	80009d0 <__aeabi_dcmple>
 8005dc4:	bb30      	cbnz	r0, 8005e14 <_printf_float+0xc0>
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	2300      	movs	r3, #0
 8005dca:	4640      	mov	r0, r8
 8005dcc:	4649      	mov	r1, r9
 8005dce:	f7fa fdf5 	bl	80009bc <__aeabi_dcmplt>
 8005dd2:	b110      	cbz	r0, 8005dda <_printf_float+0x86>
 8005dd4:	232d      	movs	r3, #45	@ 0x2d
 8005dd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dda:	4a92      	ldr	r2, [pc, #584]	@ (8006024 <_printf_float+0x2d0>)
 8005ddc:	4b92      	ldr	r3, [pc, #584]	@ (8006028 <_printf_float+0x2d4>)
 8005dde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005de2:	bf94      	ite	ls
 8005de4:	4690      	movls	r8, r2
 8005de6:	4698      	movhi	r8, r3
 8005de8:	2303      	movs	r3, #3
 8005dea:	f04f 0900 	mov.w	r9, #0
 8005dee:	6123      	str	r3, [r4, #16]
 8005df0:	f02b 0304 	bic.w	r3, fp, #4
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	4633      	mov	r3, r6
 8005df8:	4621      	mov	r1, r4
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	9700      	str	r7, [sp, #0]
 8005dfe:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005e00:	f000 f9d4 	bl	80061ac <_printf_common>
 8005e04:	3001      	adds	r0, #1
 8005e06:	f040 8090 	bne.w	8005f2a <_printf_float+0x1d6>
 8005e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0e:	b011      	add	sp, #68	@ 0x44
 8005e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e14:	4642      	mov	r2, r8
 8005e16:	464b      	mov	r3, r9
 8005e18:	4640      	mov	r0, r8
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	f7fa fdf6 	bl	8000a0c <__aeabi_dcmpun>
 8005e20:	b148      	cbz	r0, 8005e36 <_printf_float+0xe2>
 8005e22:	464b      	mov	r3, r9
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	bfb8      	it	lt
 8005e28:	232d      	movlt	r3, #45	@ 0x2d
 8005e2a:	4a80      	ldr	r2, [pc, #512]	@ (800602c <_printf_float+0x2d8>)
 8005e2c:	bfb8      	it	lt
 8005e2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e32:	4b7f      	ldr	r3, [pc, #508]	@ (8006030 <_printf_float+0x2dc>)
 8005e34:	e7d3      	b.n	8005dde <_printf_float+0x8a>
 8005e36:	6863      	ldr	r3, [r4, #4]
 8005e38:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005e3c:	1c5a      	adds	r2, r3, #1
 8005e3e:	d13f      	bne.n	8005ec0 <_printf_float+0x16c>
 8005e40:	2306      	movs	r3, #6
 8005e42:	6063      	str	r3, [r4, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005e4a:	6023      	str	r3, [r4, #0]
 8005e4c:	9206      	str	r2, [sp, #24]
 8005e4e:	aa0e      	add	r2, sp, #56	@ 0x38
 8005e50:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005e54:	aa0d      	add	r2, sp, #52	@ 0x34
 8005e56:	9203      	str	r2, [sp, #12]
 8005e58:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005e5c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e60:	6863      	ldr	r3, [r4, #4]
 8005e62:	4642      	mov	r2, r8
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	4628      	mov	r0, r5
 8005e68:	464b      	mov	r3, r9
 8005e6a:	910a      	str	r1, [sp, #40]	@ 0x28
 8005e6c:	f7ff fed4 	bl	8005c18 <__cvt>
 8005e70:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e72:	4680      	mov	r8, r0
 8005e74:	2947      	cmp	r1, #71	@ 0x47
 8005e76:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005e78:	d128      	bne.n	8005ecc <_printf_float+0x178>
 8005e7a:	1cc8      	adds	r0, r1, #3
 8005e7c:	db02      	blt.n	8005e84 <_printf_float+0x130>
 8005e7e:	6863      	ldr	r3, [r4, #4]
 8005e80:	4299      	cmp	r1, r3
 8005e82:	dd40      	ble.n	8005f06 <_printf_float+0x1b2>
 8005e84:	f1aa 0a02 	sub.w	sl, sl, #2
 8005e88:	fa5f fa8a 	uxtb.w	sl, sl
 8005e8c:	4652      	mov	r2, sl
 8005e8e:	3901      	subs	r1, #1
 8005e90:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005e94:	910d      	str	r1, [sp, #52]	@ 0x34
 8005e96:	f7ff ff23 	bl	8005ce0 <__exponent>
 8005e9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e9c:	4681      	mov	r9, r0
 8005e9e:	1813      	adds	r3, r2, r0
 8005ea0:	2a01      	cmp	r2, #1
 8005ea2:	6123      	str	r3, [r4, #16]
 8005ea4:	dc02      	bgt.n	8005eac <_printf_float+0x158>
 8005ea6:	6822      	ldr	r2, [r4, #0]
 8005ea8:	07d2      	lsls	r2, r2, #31
 8005eaa:	d501      	bpl.n	8005eb0 <_printf_float+0x15c>
 8005eac:	3301      	adds	r3, #1
 8005eae:	6123      	str	r3, [r4, #16]
 8005eb0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d09e      	beq.n	8005df6 <_printf_float+0xa2>
 8005eb8:	232d      	movs	r3, #45	@ 0x2d
 8005eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ebe:	e79a      	b.n	8005df6 <_printf_float+0xa2>
 8005ec0:	2947      	cmp	r1, #71	@ 0x47
 8005ec2:	d1bf      	bne.n	8005e44 <_printf_float+0xf0>
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d1bd      	bne.n	8005e44 <_printf_float+0xf0>
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e7ba      	b.n	8005e42 <_printf_float+0xee>
 8005ecc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ed0:	d9dc      	bls.n	8005e8c <_printf_float+0x138>
 8005ed2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005ed6:	d118      	bne.n	8005f0a <_printf_float+0x1b6>
 8005ed8:	2900      	cmp	r1, #0
 8005eda:	6863      	ldr	r3, [r4, #4]
 8005edc:	dd0b      	ble.n	8005ef6 <_printf_float+0x1a2>
 8005ede:	6121      	str	r1, [r4, #16]
 8005ee0:	b913      	cbnz	r3, 8005ee8 <_printf_float+0x194>
 8005ee2:	6822      	ldr	r2, [r4, #0]
 8005ee4:	07d0      	lsls	r0, r2, #31
 8005ee6:	d502      	bpl.n	8005eee <_printf_float+0x19a>
 8005ee8:	3301      	adds	r3, #1
 8005eea:	440b      	add	r3, r1
 8005eec:	6123      	str	r3, [r4, #16]
 8005eee:	f04f 0900 	mov.w	r9, #0
 8005ef2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ef4:	e7dc      	b.n	8005eb0 <_printf_float+0x15c>
 8005ef6:	b913      	cbnz	r3, 8005efe <_printf_float+0x1aa>
 8005ef8:	6822      	ldr	r2, [r4, #0]
 8005efa:	07d2      	lsls	r2, r2, #31
 8005efc:	d501      	bpl.n	8005f02 <_printf_float+0x1ae>
 8005efe:	3302      	adds	r3, #2
 8005f00:	e7f4      	b.n	8005eec <_printf_float+0x198>
 8005f02:	2301      	movs	r3, #1
 8005f04:	e7f2      	b.n	8005eec <_printf_float+0x198>
 8005f06:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f0c:	4299      	cmp	r1, r3
 8005f0e:	db05      	blt.n	8005f1c <_printf_float+0x1c8>
 8005f10:	6823      	ldr	r3, [r4, #0]
 8005f12:	6121      	str	r1, [r4, #16]
 8005f14:	07d8      	lsls	r0, r3, #31
 8005f16:	d5ea      	bpl.n	8005eee <_printf_float+0x19a>
 8005f18:	1c4b      	adds	r3, r1, #1
 8005f1a:	e7e7      	b.n	8005eec <_printf_float+0x198>
 8005f1c:	2900      	cmp	r1, #0
 8005f1e:	bfcc      	ite	gt
 8005f20:	2201      	movgt	r2, #1
 8005f22:	f1c1 0202 	rsble	r2, r1, #2
 8005f26:	4413      	add	r3, r2
 8005f28:	e7e0      	b.n	8005eec <_printf_float+0x198>
 8005f2a:	6823      	ldr	r3, [r4, #0]
 8005f2c:	055a      	lsls	r2, r3, #21
 8005f2e:	d407      	bmi.n	8005f40 <_printf_float+0x1ec>
 8005f30:	6923      	ldr	r3, [r4, #16]
 8005f32:	4642      	mov	r2, r8
 8005f34:	4631      	mov	r1, r6
 8005f36:	4628      	mov	r0, r5
 8005f38:	47b8      	blx	r7
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	d12b      	bne.n	8005f96 <_printf_float+0x242>
 8005f3e:	e764      	b.n	8005e0a <_printf_float+0xb6>
 8005f40:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f44:	f240 80dc 	bls.w	8006100 <_printf_float+0x3ac>
 8005f48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	2300      	movs	r3, #0
 8005f50:	f7fa fd2a 	bl	80009a8 <__aeabi_dcmpeq>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d033      	beq.n	8005fc0 <_printf_float+0x26c>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	4631      	mov	r1, r6
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	4a35      	ldr	r2, [pc, #212]	@ (8006034 <_printf_float+0x2e0>)
 8005f60:	47b8      	blx	r7
 8005f62:	3001      	adds	r0, #1
 8005f64:	f43f af51 	beq.w	8005e0a <_printf_float+0xb6>
 8005f68:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005f6c:	4543      	cmp	r3, r8
 8005f6e:	db02      	blt.n	8005f76 <_printf_float+0x222>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	07d8      	lsls	r0, r3, #31
 8005f74:	d50f      	bpl.n	8005f96 <_printf_float+0x242>
 8005f76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	47b8      	blx	r7
 8005f80:	3001      	adds	r0, #1
 8005f82:	f43f af42 	beq.w	8005e0a <_printf_float+0xb6>
 8005f86:	f04f 0900 	mov.w	r9, #0
 8005f8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f8e:	f104 0a1a 	add.w	sl, r4, #26
 8005f92:	45c8      	cmp	r8, r9
 8005f94:	dc09      	bgt.n	8005faa <_printf_float+0x256>
 8005f96:	6823      	ldr	r3, [r4, #0]
 8005f98:	079b      	lsls	r3, r3, #30
 8005f9a:	f100 8102 	bmi.w	80061a2 <_printf_float+0x44e>
 8005f9e:	68e0      	ldr	r0, [r4, #12]
 8005fa0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fa2:	4298      	cmp	r0, r3
 8005fa4:	bfb8      	it	lt
 8005fa6:	4618      	movlt	r0, r3
 8005fa8:	e731      	b.n	8005e0e <_printf_float+0xba>
 8005faa:	2301      	movs	r3, #1
 8005fac:	4652      	mov	r2, sl
 8005fae:	4631      	mov	r1, r6
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	47b8      	blx	r7
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	f43f af28 	beq.w	8005e0a <_printf_float+0xb6>
 8005fba:	f109 0901 	add.w	r9, r9, #1
 8005fbe:	e7e8      	b.n	8005f92 <_printf_float+0x23e>
 8005fc0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	dc38      	bgt.n	8006038 <_printf_float+0x2e4>
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	4631      	mov	r1, r6
 8005fca:	4628      	mov	r0, r5
 8005fcc:	4a19      	ldr	r2, [pc, #100]	@ (8006034 <_printf_float+0x2e0>)
 8005fce:	47b8      	blx	r7
 8005fd0:	3001      	adds	r0, #1
 8005fd2:	f43f af1a 	beq.w	8005e0a <_printf_float+0xb6>
 8005fd6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005fda:	ea59 0303 	orrs.w	r3, r9, r3
 8005fde:	d102      	bne.n	8005fe6 <_printf_float+0x292>
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	07d9      	lsls	r1, r3, #31
 8005fe4:	d5d7      	bpl.n	8005f96 <_printf_float+0x242>
 8005fe6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005fea:	4631      	mov	r1, r6
 8005fec:	4628      	mov	r0, r5
 8005fee:	47b8      	blx	r7
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	f43f af0a 	beq.w	8005e0a <_printf_float+0xb6>
 8005ff6:	f04f 0a00 	mov.w	sl, #0
 8005ffa:	f104 0b1a 	add.w	fp, r4, #26
 8005ffe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006000:	425b      	negs	r3, r3
 8006002:	4553      	cmp	r3, sl
 8006004:	dc01      	bgt.n	800600a <_printf_float+0x2b6>
 8006006:	464b      	mov	r3, r9
 8006008:	e793      	b.n	8005f32 <_printf_float+0x1de>
 800600a:	2301      	movs	r3, #1
 800600c:	465a      	mov	r2, fp
 800600e:	4631      	mov	r1, r6
 8006010:	4628      	mov	r0, r5
 8006012:	47b8      	blx	r7
 8006014:	3001      	adds	r0, #1
 8006016:	f43f aef8 	beq.w	8005e0a <_printf_float+0xb6>
 800601a:	f10a 0a01 	add.w	sl, sl, #1
 800601e:	e7ee      	b.n	8005ffe <_printf_float+0x2aa>
 8006020:	7fefffff 	.word	0x7fefffff
 8006024:	0800a477 	.word	0x0800a477
 8006028:	0800a47b 	.word	0x0800a47b
 800602c:	0800a47f 	.word	0x0800a47f
 8006030:	0800a483 	.word	0x0800a483
 8006034:	0800a487 	.word	0x0800a487
 8006038:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800603a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800603e:	4553      	cmp	r3, sl
 8006040:	bfa8      	it	ge
 8006042:	4653      	movge	r3, sl
 8006044:	2b00      	cmp	r3, #0
 8006046:	4699      	mov	r9, r3
 8006048:	dc36      	bgt.n	80060b8 <_printf_float+0x364>
 800604a:	f04f 0b00 	mov.w	fp, #0
 800604e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006052:	f104 021a 	add.w	r2, r4, #26
 8006056:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006058:	930a      	str	r3, [sp, #40]	@ 0x28
 800605a:	eba3 0309 	sub.w	r3, r3, r9
 800605e:	455b      	cmp	r3, fp
 8006060:	dc31      	bgt.n	80060c6 <_printf_float+0x372>
 8006062:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006064:	459a      	cmp	sl, r3
 8006066:	dc3a      	bgt.n	80060de <_printf_float+0x38a>
 8006068:	6823      	ldr	r3, [r4, #0]
 800606a:	07da      	lsls	r2, r3, #31
 800606c:	d437      	bmi.n	80060de <_printf_float+0x38a>
 800606e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006070:	ebaa 0903 	sub.w	r9, sl, r3
 8006074:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006076:	ebaa 0303 	sub.w	r3, sl, r3
 800607a:	4599      	cmp	r9, r3
 800607c:	bfa8      	it	ge
 800607e:	4699      	movge	r9, r3
 8006080:	f1b9 0f00 	cmp.w	r9, #0
 8006084:	dc33      	bgt.n	80060ee <_printf_float+0x39a>
 8006086:	f04f 0800 	mov.w	r8, #0
 800608a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800608e:	f104 0b1a 	add.w	fp, r4, #26
 8006092:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006094:	ebaa 0303 	sub.w	r3, sl, r3
 8006098:	eba3 0309 	sub.w	r3, r3, r9
 800609c:	4543      	cmp	r3, r8
 800609e:	f77f af7a 	ble.w	8005f96 <_printf_float+0x242>
 80060a2:	2301      	movs	r3, #1
 80060a4:	465a      	mov	r2, fp
 80060a6:	4631      	mov	r1, r6
 80060a8:	4628      	mov	r0, r5
 80060aa:	47b8      	blx	r7
 80060ac:	3001      	adds	r0, #1
 80060ae:	f43f aeac 	beq.w	8005e0a <_printf_float+0xb6>
 80060b2:	f108 0801 	add.w	r8, r8, #1
 80060b6:	e7ec      	b.n	8006092 <_printf_float+0x33e>
 80060b8:	4642      	mov	r2, r8
 80060ba:	4631      	mov	r1, r6
 80060bc:	4628      	mov	r0, r5
 80060be:	47b8      	blx	r7
 80060c0:	3001      	adds	r0, #1
 80060c2:	d1c2      	bne.n	800604a <_printf_float+0x2f6>
 80060c4:	e6a1      	b.n	8005e0a <_printf_float+0xb6>
 80060c6:	2301      	movs	r3, #1
 80060c8:	4631      	mov	r1, r6
 80060ca:	4628      	mov	r0, r5
 80060cc:	920a      	str	r2, [sp, #40]	@ 0x28
 80060ce:	47b8      	blx	r7
 80060d0:	3001      	adds	r0, #1
 80060d2:	f43f ae9a 	beq.w	8005e0a <_printf_float+0xb6>
 80060d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060d8:	f10b 0b01 	add.w	fp, fp, #1
 80060dc:	e7bb      	b.n	8006056 <_printf_float+0x302>
 80060de:	4631      	mov	r1, r6
 80060e0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80060e4:	4628      	mov	r0, r5
 80060e6:	47b8      	blx	r7
 80060e8:	3001      	adds	r0, #1
 80060ea:	d1c0      	bne.n	800606e <_printf_float+0x31a>
 80060ec:	e68d      	b.n	8005e0a <_printf_float+0xb6>
 80060ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060f0:	464b      	mov	r3, r9
 80060f2:	4631      	mov	r1, r6
 80060f4:	4628      	mov	r0, r5
 80060f6:	4442      	add	r2, r8
 80060f8:	47b8      	blx	r7
 80060fa:	3001      	adds	r0, #1
 80060fc:	d1c3      	bne.n	8006086 <_printf_float+0x332>
 80060fe:	e684      	b.n	8005e0a <_printf_float+0xb6>
 8006100:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006104:	f1ba 0f01 	cmp.w	sl, #1
 8006108:	dc01      	bgt.n	800610e <_printf_float+0x3ba>
 800610a:	07db      	lsls	r3, r3, #31
 800610c:	d536      	bpl.n	800617c <_printf_float+0x428>
 800610e:	2301      	movs	r3, #1
 8006110:	4642      	mov	r2, r8
 8006112:	4631      	mov	r1, r6
 8006114:	4628      	mov	r0, r5
 8006116:	47b8      	blx	r7
 8006118:	3001      	adds	r0, #1
 800611a:	f43f ae76 	beq.w	8005e0a <_printf_float+0xb6>
 800611e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006122:	4631      	mov	r1, r6
 8006124:	4628      	mov	r0, r5
 8006126:	47b8      	blx	r7
 8006128:	3001      	adds	r0, #1
 800612a:	f43f ae6e 	beq.w	8005e0a <_printf_float+0xb6>
 800612e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006132:	2200      	movs	r2, #0
 8006134:	2300      	movs	r3, #0
 8006136:	f10a 3aff 	add.w	sl, sl, #4294967295
 800613a:	f7fa fc35 	bl	80009a8 <__aeabi_dcmpeq>
 800613e:	b9c0      	cbnz	r0, 8006172 <_printf_float+0x41e>
 8006140:	4653      	mov	r3, sl
 8006142:	f108 0201 	add.w	r2, r8, #1
 8006146:	4631      	mov	r1, r6
 8006148:	4628      	mov	r0, r5
 800614a:	47b8      	blx	r7
 800614c:	3001      	adds	r0, #1
 800614e:	d10c      	bne.n	800616a <_printf_float+0x416>
 8006150:	e65b      	b.n	8005e0a <_printf_float+0xb6>
 8006152:	2301      	movs	r3, #1
 8006154:	465a      	mov	r2, fp
 8006156:	4631      	mov	r1, r6
 8006158:	4628      	mov	r0, r5
 800615a:	47b8      	blx	r7
 800615c:	3001      	adds	r0, #1
 800615e:	f43f ae54 	beq.w	8005e0a <_printf_float+0xb6>
 8006162:	f108 0801 	add.w	r8, r8, #1
 8006166:	45d0      	cmp	r8, sl
 8006168:	dbf3      	blt.n	8006152 <_printf_float+0x3fe>
 800616a:	464b      	mov	r3, r9
 800616c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006170:	e6e0      	b.n	8005f34 <_printf_float+0x1e0>
 8006172:	f04f 0800 	mov.w	r8, #0
 8006176:	f104 0b1a 	add.w	fp, r4, #26
 800617a:	e7f4      	b.n	8006166 <_printf_float+0x412>
 800617c:	2301      	movs	r3, #1
 800617e:	4642      	mov	r2, r8
 8006180:	e7e1      	b.n	8006146 <_printf_float+0x3f2>
 8006182:	2301      	movs	r3, #1
 8006184:	464a      	mov	r2, r9
 8006186:	4631      	mov	r1, r6
 8006188:	4628      	mov	r0, r5
 800618a:	47b8      	blx	r7
 800618c:	3001      	adds	r0, #1
 800618e:	f43f ae3c 	beq.w	8005e0a <_printf_float+0xb6>
 8006192:	f108 0801 	add.w	r8, r8, #1
 8006196:	68e3      	ldr	r3, [r4, #12]
 8006198:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800619a:	1a5b      	subs	r3, r3, r1
 800619c:	4543      	cmp	r3, r8
 800619e:	dcf0      	bgt.n	8006182 <_printf_float+0x42e>
 80061a0:	e6fd      	b.n	8005f9e <_printf_float+0x24a>
 80061a2:	f04f 0800 	mov.w	r8, #0
 80061a6:	f104 0919 	add.w	r9, r4, #25
 80061aa:	e7f4      	b.n	8006196 <_printf_float+0x442>

080061ac <_printf_common>:
 80061ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061b0:	4616      	mov	r6, r2
 80061b2:	4698      	mov	r8, r3
 80061b4:	688a      	ldr	r2, [r1, #8]
 80061b6:	690b      	ldr	r3, [r1, #16]
 80061b8:	4607      	mov	r7, r0
 80061ba:	4293      	cmp	r3, r2
 80061bc:	bfb8      	it	lt
 80061be:	4613      	movlt	r3, r2
 80061c0:	6033      	str	r3, [r6, #0]
 80061c2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061c6:	460c      	mov	r4, r1
 80061c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061cc:	b10a      	cbz	r2, 80061d2 <_printf_common+0x26>
 80061ce:	3301      	adds	r3, #1
 80061d0:	6033      	str	r3, [r6, #0]
 80061d2:	6823      	ldr	r3, [r4, #0]
 80061d4:	0699      	lsls	r1, r3, #26
 80061d6:	bf42      	ittt	mi
 80061d8:	6833      	ldrmi	r3, [r6, #0]
 80061da:	3302      	addmi	r3, #2
 80061dc:	6033      	strmi	r3, [r6, #0]
 80061de:	6825      	ldr	r5, [r4, #0]
 80061e0:	f015 0506 	ands.w	r5, r5, #6
 80061e4:	d106      	bne.n	80061f4 <_printf_common+0x48>
 80061e6:	f104 0a19 	add.w	sl, r4, #25
 80061ea:	68e3      	ldr	r3, [r4, #12]
 80061ec:	6832      	ldr	r2, [r6, #0]
 80061ee:	1a9b      	subs	r3, r3, r2
 80061f0:	42ab      	cmp	r3, r5
 80061f2:	dc2b      	bgt.n	800624c <_printf_common+0xa0>
 80061f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061f8:	6822      	ldr	r2, [r4, #0]
 80061fa:	3b00      	subs	r3, #0
 80061fc:	bf18      	it	ne
 80061fe:	2301      	movne	r3, #1
 8006200:	0692      	lsls	r2, r2, #26
 8006202:	d430      	bmi.n	8006266 <_printf_common+0xba>
 8006204:	4641      	mov	r1, r8
 8006206:	4638      	mov	r0, r7
 8006208:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800620c:	47c8      	blx	r9
 800620e:	3001      	adds	r0, #1
 8006210:	d023      	beq.n	800625a <_printf_common+0xae>
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	6922      	ldr	r2, [r4, #16]
 8006216:	f003 0306 	and.w	r3, r3, #6
 800621a:	2b04      	cmp	r3, #4
 800621c:	bf14      	ite	ne
 800621e:	2500      	movne	r5, #0
 8006220:	6833      	ldreq	r3, [r6, #0]
 8006222:	f04f 0600 	mov.w	r6, #0
 8006226:	bf08      	it	eq
 8006228:	68e5      	ldreq	r5, [r4, #12]
 800622a:	f104 041a 	add.w	r4, r4, #26
 800622e:	bf08      	it	eq
 8006230:	1aed      	subeq	r5, r5, r3
 8006232:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006236:	bf08      	it	eq
 8006238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800623c:	4293      	cmp	r3, r2
 800623e:	bfc4      	itt	gt
 8006240:	1a9b      	subgt	r3, r3, r2
 8006242:	18ed      	addgt	r5, r5, r3
 8006244:	42b5      	cmp	r5, r6
 8006246:	d11a      	bne.n	800627e <_printf_common+0xd2>
 8006248:	2000      	movs	r0, #0
 800624a:	e008      	b.n	800625e <_printf_common+0xb2>
 800624c:	2301      	movs	r3, #1
 800624e:	4652      	mov	r2, sl
 8006250:	4641      	mov	r1, r8
 8006252:	4638      	mov	r0, r7
 8006254:	47c8      	blx	r9
 8006256:	3001      	adds	r0, #1
 8006258:	d103      	bne.n	8006262 <_printf_common+0xb6>
 800625a:	f04f 30ff 	mov.w	r0, #4294967295
 800625e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006262:	3501      	adds	r5, #1
 8006264:	e7c1      	b.n	80061ea <_printf_common+0x3e>
 8006266:	2030      	movs	r0, #48	@ 0x30
 8006268:	18e1      	adds	r1, r4, r3
 800626a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800626e:	1c5a      	adds	r2, r3, #1
 8006270:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006274:	4422      	add	r2, r4
 8006276:	3302      	adds	r3, #2
 8006278:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800627c:	e7c2      	b.n	8006204 <_printf_common+0x58>
 800627e:	2301      	movs	r3, #1
 8006280:	4622      	mov	r2, r4
 8006282:	4641      	mov	r1, r8
 8006284:	4638      	mov	r0, r7
 8006286:	47c8      	blx	r9
 8006288:	3001      	adds	r0, #1
 800628a:	d0e6      	beq.n	800625a <_printf_common+0xae>
 800628c:	3601      	adds	r6, #1
 800628e:	e7d9      	b.n	8006244 <_printf_common+0x98>

08006290 <_printf_i>:
 8006290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006294:	7e0f      	ldrb	r7, [r1, #24]
 8006296:	4691      	mov	r9, r2
 8006298:	2f78      	cmp	r7, #120	@ 0x78
 800629a:	4680      	mov	r8, r0
 800629c:	460c      	mov	r4, r1
 800629e:	469a      	mov	sl, r3
 80062a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062a6:	d807      	bhi.n	80062b8 <_printf_i+0x28>
 80062a8:	2f62      	cmp	r7, #98	@ 0x62
 80062aa:	d80a      	bhi.n	80062c2 <_printf_i+0x32>
 80062ac:	2f00      	cmp	r7, #0
 80062ae:	f000 80d3 	beq.w	8006458 <_printf_i+0x1c8>
 80062b2:	2f58      	cmp	r7, #88	@ 0x58
 80062b4:	f000 80ba 	beq.w	800642c <_printf_i+0x19c>
 80062b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80062c0:	e03a      	b.n	8006338 <_printf_i+0xa8>
 80062c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80062c6:	2b15      	cmp	r3, #21
 80062c8:	d8f6      	bhi.n	80062b8 <_printf_i+0x28>
 80062ca:	a101      	add	r1, pc, #4	@ (adr r1, 80062d0 <_printf_i+0x40>)
 80062cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062d0:	08006329 	.word	0x08006329
 80062d4:	0800633d 	.word	0x0800633d
 80062d8:	080062b9 	.word	0x080062b9
 80062dc:	080062b9 	.word	0x080062b9
 80062e0:	080062b9 	.word	0x080062b9
 80062e4:	080062b9 	.word	0x080062b9
 80062e8:	0800633d 	.word	0x0800633d
 80062ec:	080062b9 	.word	0x080062b9
 80062f0:	080062b9 	.word	0x080062b9
 80062f4:	080062b9 	.word	0x080062b9
 80062f8:	080062b9 	.word	0x080062b9
 80062fc:	0800643f 	.word	0x0800643f
 8006300:	08006367 	.word	0x08006367
 8006304:	080063f9 	.word	0x080063f9
 8006308:	080062b9 	.word	0x080062b9
 800630c:	080062b9 	.word	0x080062b9
 8006310:	08006461 	.word	0x08006461
 8006314:	080062b9 	.word	0x080062b9
 8006318:	08006367 	.word	0x08006367
 800631c:	080062b9 	.word	0x080062b9
 8006320:	080062b9 	.word	0x080062b9
 8006324:	08006401 	.word	0x08006401
 8006328:	6833      	ldr	r3, [r6, #0]
 800632a:	1d1a      	adds	r2, r3, #4
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	6032      	str	r2, [r6, #0]
 8006330:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006334:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006338:	2301      	movs	r3, #1
 800633a:	e09e      	b.n	800647a <_printf_i+0x1ea>
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	6820      	ldr	r0, [r4, #0]
 8006340:	1d19      	adds	r1, r3, #4
 8006342:	6031      	str	r1, [r6, #0]
 8006344:	0606      	lsls	r6, r0, #24
 8006346:	d501      	bpl.n	800634c <_printf_i+0xbc>
 8006348:	681d      	ldr	r5, [r3, #0]
 800634a:	e003      	b.n	8006354 <_printf_i+0xc4>
 800634c:	0645      	lsls	r5, r0, #25
 800634e:	d5fb      	bpl.n	8006348 <_printf_i+0xb8>
 8006350:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006354:	2d00      	cmp	r5, #0
 8006356:	da03      	bge.n	8006360 <_printf_i+0xd0>
 8006358:	232d      	movs	r3, #45	@ 0x2d
 800635a:	426d      	negs	r5, r5
 800635c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006360:	230a      	movs	r3, #10
 8006362:	4859      	ldr	r0, [pc, #356]	@ (80064c8 <_printf_i+0x238>)
 8006364:	e011      	b.n	800638a <_printf_i+0xfa>
 8006366:	6821      	ldr	r1, [r4, #0]
 8006368:	6833      	ldr	r3, [r6, #0]
 800636a:	0608      	lsls	r0, r1, #24
 800636c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006370:	d402      	bmi.n	8006378 <_printf_i+0xe8>
 8006372:	0649      	lsls	r1, r1, #25
 8006374:	bf48      	it	mi
 8006376:	b2ad      	uxthmi	r5, r5
 8006378:	2f6f      	cmp	r7, #111	@ 0x6f
 800637a:	6033      	str	r3, [r6, #0]
 800637c:	bf14      	ite	ne
 800637e:	230a      	movne	r3, #10
 8006380:	2308      	moveq	r3, #8
 8006382:	4851      	ldr	r0, [pc, #324]	@ (80064c8 <_printf_i+0x238>)
 8006384:	2100      	movs	r1, #0
 8006386:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800638a:	6866      	ldr	r6, [r4, #4]
 800638c:	2e00      	cmp	r6, #0
 800638e:	bfa8      	it	ge
 8006390:	6821      	ldrge	r1, [r4, #0]
 8006392:	60a6      	str	r6, [r4, #8]
 8006394:	bfa4      	itt	ge
 8006396:	f021 0104 	bicge.w	r1, r1, #4
 800639a:	6021      	strge	r1, [r4, #0]
 800639c:	b90d      	cbnz	r5, 80063a2 <_printf_i+0x112>
 800639e:	2e00      	cmp	r6, #0
 80063a0:	d04b      	beq.n	800643a <_printf_i+0x1aa>
 80063a2:	4616      	mov	r6, r2
 80063a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80063a8:	fb03 5711 	mls	r7, r3, r1, r5
 80063ac:	5dc7      	ldrb	r7, [r0, r7]
 80063ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063b2:	462f      	mov	r7, r5
 80063b4:	42bb      	cmp	r3, r7
 80063b6:	460d      	mov	r5, r1
 80063b8:	d9f4      	bls.n	80063a4 <_printf_i+0x114>
 80063ba:	2b08      	cmp	r3, #8
 80063bc:	d10b      	bne.n	80063d6 <_printf_i+0x146>
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	07df      	lsls	r7, r3, #31
 80063c2:	d508      	bpl.n	80063d6 <_printf_i+0x146>
 80063c4:	6923      	ldr	r3, [r4, #16]
 80063c6:	6861      	ldr	r1, [r4, #4]
 80063c8:	4299      	cmp	r1, r3
 80063ca:	bfde      	ittt	le
 80063cc:	2330      	movle	r3, #48	@ 0x30
 80063ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063d6:	1b92      	subs	r2, r2, r6
 80063d8:	6122      	str	r2, [r4, #16]
 80063da:	464b      	mov	r3, r9
 80063dc:	4621      	mov	r1, r4
 80063de:	4640      	mov	r0, r8
 80063e0:	f8cd a000 	str.w	sl, [sp]
 80063e4:	aa03      	add	r2, sp, #12
 80063e6:	f7ff fee1 	bl	80061ac <_printf_common>
 80063ea:	3001      	adds	r0, #1
 80063ec:	d14a      	bne.n	8006484 <_printf_i+0x1f4>
 80063ee:	f04f 30ff 	mov.w	r0, #4294967295
 80063f2:	b004      	add	sp, #16
 80063f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063f8:	6823      	ldr	r3, [r4, #0]
 80063fa:	f043 0320 	orr.w	r3, r3, #32
 80063fe:	6023      	str	r3, [r4, #0]
 8006400:	2778      	movs	r7, #120	@ 0x78
 8006402:	4832      	ldr	r0, [pc, #200]	@ (80064cc <_printf_i+0x23c>)
 8006404:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	6831      	ldr	r1, [r6, #0]
 800640c:	061f      	lsls	r7, r3, #24
 800640e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006412:	d402      	bmi.n	800641a <_printf_i+0x18a>
 8006414:	065f      	lsls	r7, r3, #25
 8006416:	bf48      	it	mi
 8006418:	b2ad      	uxthmi	r5, r5
 800641a:	6031      	str	r1, [r6, #0]
 800641c:	07d9      	lsls	r1, r3, #31
 800641e:	bf44      	itt	mi
 8006420:	f043 0320 	orrmi.w	r3, r3, #32
 8006424:	6023      	strmi	r3, [r4, #0]
 8006426:	b11d      	cbz	r5, 8006430 <_printf_i+0x1a0>
 8006428:	2310      	movs	r3, #16
 800642a:	e7ab      	b.n	8006384 <_printf_i+0xf4>
 800642c:	4826      	ldr	r0, [pc, #152]	@ (80064c8 <_printf_i+0x238>)
 800642e:	e7e9      	b.n	8006404 <_printf_i+0x174>
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	f023 0320 	bic.w	r3, r3, #32
 8006436:	6023      	str	r3, [r4, #0]
 8006438:	e7f6      	b.n	8006428 <_printf_i+0x198>
 800643a:	4616      	mov	r6, r2
 800643c:	e7bd      	b.n	80063ba <_printf_i+0x12a>
 800643e:	6833      	ldr	r3, [r6, #0]
 8006440:	6825      	ldr	r5, [r4, #0]
 8006442:	1d18      	adds	r0, r3, #4
 8006444:	6961      	ldr	r1, [r4, #20]
 8006446:	6030      	str	r0, [r6, #0]
 8006448:	062e      	lsls	r6, r5, #24
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	d501      	bpl.n	8006452 <_printf_i+0x1c2>
 800644e:	6019      	str	r1, [r3, #0]
 8006450:	e002      	b.n	8006458 <_printf_i+0x1c8>
 8006452:	0668      	lsls	r0, r5, #25
 8006454:	d5fb      	bpl.n	800644e <_printf_i+0x1be>
 8006456:	8019      	strh	r1, [r3, #0]
 8006458:	2300      	movs	r3, #0
 800645a:	4616      	mov	r6, r2
 800645c:	6123      	str	r3, [r4, #16]
 800645e:	e7bc      	b.n	80063da <_printf_i+0x14a>
 8006460:	6833      	ldr	r3, [r6, #0]
 8006462:	2100      	movs	r1, #0
 8006464:	1d1a      	adds	r2, r3, #4
 8006466:	6032      	str	r2, [r6, #0]
 8006468:	681e      	ldr	r6, [r3, #0]
 800646a:	6862      	ldr	r2, [r4, #4]
 800646c:	4630      	mov	r0, r6
 800646e:	f000 fc10 	bl	8006c92 <memchr>
 8006472:	b108      	cbz	r0, 8006478 <_printf_i+0x1e8>
 8006474:	1b80      	subs	r0, r0, r6
 8006476:	6060      	str	r0, [r4, #4]
 8006478:	6863      	ldr	r3, [r4, #4]
 800647a:	6123      	str	r3, [r4, #16]
 800647c:	2300      	movs	r3, #0
 800647e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006482:	e7aa      	b.n	80063da <_printf_i+0x14a>
 8006484:	4632      	mov	r2, r6
 8006486:	4649      	mov	r1, r9
 8006488:	4640      	mov	r0, r8
 800648a:	6923      	ldr	r3, [r4, #16]
 800648c:	47d0      	blx	sl
 800648e:	3001      	adds	r0, #1
 8006490:	d0ad      	beq.n	80063ee <_printf_i+0x15e>
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	079b      	lsls	r3, r3, #30
 8006496:	d413      	bmi.n	80064c0 <_printf_i+0x230>
 8006498:	68e0      	ldr	r0, [r4, #12]
 800649a:	9b03      	ldr	r3, [sp, #12]
 800649c:	4298      	cmp	r0, r3
 800649e:	bfb8      	it	lt
 80064a0:	4618      	movlt	r0, r3
 80064a2:	e7a6      	b.n	80063f2 <_printf_i+0x162>
 80064a4:	2301      	movs	r3, #1
 80064a6:	4632      	mov	r2, r6
 80064a8:	4649      	mov	r1, r9
 80064aa:	4640      	mov	r0, r8
 80064ac:	47d0      	blx	sl
 80064ae:	3001      	adds	r0, #1
 80064b0:	d09d      	beq.n	80063ee <_printf_i+0x15e>
 80064b2:	3501      	adds	r5, #1
 80064b4:	68e3      	ldr	r3, [r4, #12]
 80064b6:	9903      	ldr	r1, [sp, #12]
 80064b8:	1a5b      	subs	r3, r3, r1
 80064ba:	42ab      	cmp	r3, r5
 80064bc:	dcf2      	bgt.n	80064a4 <_printf_i+0x214>
 80064be:	e7eb      	b.n	8006498 <_printf_i+0x208>
 80064c0:	2500      	movs	r5, #0
 80064c2:	f104 0619 	add.w	r6, r4, #25
 80064c6:	e7f5      	b.n	80064b4 <_printf_i+0x224>
 80064c8:	0800a489 	.word	0x0800a489
 80064cc:	0800a49a 	.word	0x0800a49a

080064d0 <_scanf_float>:
 80064d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d4:	b087      	sub	sp, #28
 80064d6:	9303      	str	r3, [sp, #12]
 80064d8:	688b      	ldr	r3, [r1, #8]
 80064da:	4617      	mov	r7, r2
 80064dc:	1e5a      	subs	r2, r3, #1
 80064de:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80064e2:	bf82      	ittt	hi
 80064e4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80064e8:	eb03 0b05 	addhi.w	fp, r3, r5
 80064ec:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80064f0:	460a      	mov	r2, r1
 80064f2:	f04f 0500 	mov.w	r5, #0
 80064f6:	bf88      	it	hi
 80064f8:	608b      	strhi	r3, [r1, #8]
 80064fa:	680b      	ldr	r3, [r1, #0]
 80064fc:	4680      	mov	r8, r0
 80064fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006502:	f842 3b1c 	str.w	r3, [r2], #28
 8006506:	460c      	mov	r4, r1
 8006508:	bf98      	it	ls
 800650a:	f04f 0b00 	movls.w	fp, #0
 800650e:	4616      	mov	r6, r2
 8006510:	46aa      	mov	sl, r5
 8006512:	46a9      	mov	r9, r5
 8006514:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006518:	9201      	str	r2, [sp, #4]
 800651a:	9502      	str	r5, [sp, #8]
 800651c:	68a2      	ldr	r2, [r4, #8]
 800651e:	b152      	cbz	r2, 8006536 <_scanf_float+0x66>
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	2b4e      	cmp	r3, #78	@ 0x4e
 8006526:	d865      	bhi.n	80065f4 <_scanf_float+0x124>
 8006528:	2b40      	cmp	r3, #64	@ 0x40
 800652a:	d83d      	bhi.n	80065a8 <_scanf_float+0xd8>
 800652c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006530:	b2c8      	uxtb	r0, r1
 8006532:	280e      	cmp	r0, #14
 8006534:	d93b      	bls.n	80065ae <_scanf_float+0xde>
 8006536:	f1b9 0f00 	cmp.w	r9, #0
 800653a:	d003      	beq.n	8006544 <_scanf_float+0x74>
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006542:	6023      	str	r3, [r4, #0]
 8006544:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006548:	f1ba 0f01 	cmp.w	sl, #1
 800654c:	f200 8118 	bhi.w	8006780 <_scanf_float+0x2b0>
 8006550:	9b01      	ldr	r3, [sp, #4]
 8006552:	429e      	cmp	r6, r3
 8006554:	f200 8109 	bhi.w	800676a <_scanf_float+0x29a>
 8006558:	2001      	movs	r0, #1
 800655a:	b007      	add	sp, #28
 800655c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006560:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006564:	2a0d      	cmp	r2, #13
 8006566:	d8e6      	bhi.n	8006536 <_scanf_float+0x66>
 8006568:	a101      	add	r1, pc, #4	@ (adr r1, 8006570 <_scanf_float+0xa0>)
 800656a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800656e:	bf00      	nop
 8006570:	080066b7 	.word	0x080066b7
 8006574:	08006537 	.word	0x08006537
 8006578:	08006537 	.word	0x08006537
 800657c:	08006537 	.word	0x08006537
 8006580:	08006717 	.word	0x08006717
 8006584:	080066ef 	.word	0x080066ef
 8006588:	08006537 	.word	0x08006537
 800658c:	08006537 	.word	0x08006537
 8006590:	080066c5 	.word	0x080066c5
 8006594:	08006537 	.word	0x08006537
 8006598:	08006537 	.word	0x08006537
 800659c:	08006537 	.word	0x08006537
 80065a0:	08006537 	.word	0x08006537
 80065a4:	0800667d 	.word	0x0800667d
 80065a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80065ac:	e7da      	b.n	8006564 <_scanf_float+0x94>
 80065ae:	290e      	cmp	r1, #14
 80065b0:	d8c1      	bhi.n	8006536 <_scanf_float+0x66>
 80065b2:	a001      	add	r0, pc, #4	@ (adr r0, 80065b8 <_scanf_float+0xe8>)
 80065b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80065b8:	0800666d 	.word	0x0800666d
 80065bc:	08006537 	.word	0x08006537
 80065c0:	0800666d 	.word	0x0800666d
 80065c4:	08006703 	.word	0x08006703
 80065c8:	08006537 	.word	0x08006537
 80065cc:	08006615 	.word	0x08006615
 80065d0:	08006653 	.word	0x08006653
 80065d4:	08006653 	.word	0x08006653
 80065d8:	08006653 	.word	0x08006653
 80065dc:	08006653 	.word	0x08006653
 80065e0:	08006653 	.word	0x08006653
 80065e4:	08006653 	.word	0x08006653
 80065e8:	08006653 	.word	0x08006653
 80065ec:	08006653 	.word	0x08006653
 80065f0:	08006653 	.word	0x08006653
 80065f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80065f6:	d809      	bhi.n	800660c <_scanf_float+0x13c>
 80065f8:	2b60      	cmp	r3, #96	@ 0x60
 80065fa:	d8b1      	bhi.n	8006560 <_scanf_float+0x90>
 80065fc:	2b54      	cmp	r3, #84	@ 0x54
 80065fe:	d07b      	beq.n	80066f8 <_scanf_float+0x228>
 8006600:	2b59      	cmp	r3, #89	@ 0x59
 8006602:	d198      	bne.n	8006536 <_scanf_float+0x66>
 8006604:	2d07      	cmp	r5, #7
 8006606:	d196      	bne.n	8006536 <_scanf_float+0x66>
 8006608:	2508      	movs	r5, #8
 800660a:	e02c      	b.n	8006666 <_scanf_float+0x196>
 800660c:	2b74      	cmp	r3, #116	@ 0x74
 800660e:	d073      	beq.n	80066f8 <_scanf_float+0x228>
 8006610:	2b79      	cmp	r3, #121	@ 0x79
 8006612:	e7f6      	b.n	8006602 <_scanf_float+0x132>
 8006614:	6821      	ldr	r1, [r4, #0]
 8006616:	05c8      	lsls	r0, r1, #23
 8006618:	d51b      	bpl.n	8006652 <_scanf_float+0x182>
 800661a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800661e:	6021      	str	r1, [r4, #0]
 8006620:	f109 0901 	add.w	r9, r9, #1
 8006624:	f1bb 0f00 	cmp.w	fp, #0
 8006628:	d003      	beq.n	8006632 <_scanf_float+0x162>
 800662a:	3201      	adds	r2, #1
 800662c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006630:	60a2      	str	r2, [r4, #8]
 8006632:	68a3      	ldr	r3, [r4, #8]
 8006634:	3b01      	subs	r3, #1
 8006636:	60a3      	str	r3, [r4, #8]
 8006638:	6923      	ldr	r3, [r4, #16]
 800663a:	3301      	adds	r3, #1
 800663c:	6123      	str	r3, [r4, #16]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	3b01      	subs	r3, #1
 8006642:	2b00      	cmp	r3, #0
 8006644:	607b      	str	r3, [r7, #4]
 8006646:	f340 8087 	ble.w	8006758 <_scanf_float+0x288>
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	3301      	adds	r3, #1
 800664e:	603b      	str	r3, [r7, #0]
 8006650:	e764      	b.n	800651c <_scanf_float+0x4c>
 8006652:	eb1a 0105 	adds.w	r1, sl, r5
 8006656:	f47f af6e 	bne.w	8006536 <_scanf_float+0x66>
 800665a:	460d      	mov	r5, r1
 800665c:	468a      	mov	sl, r1
 800665e:	6822      	ldr	r2, [r4, #0]
 8006660:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006664:	6022      	str	r2, [r4, #0]
 8006666:	f806 3b01 	strb.w	r3, [r6], #1
 800666a:	e7e2      	b.n	8006632 <_scanf_float+0x162>
 800666c:	6822      	ldr	r2, [r4, #0]
 800666e:	0610      	lsls	r0, r2, #24
 8006670:	f57f af61 	bpl.w	8006536 <_scanf_float+0x66>
 8006674:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006678:	6022      	str	r2, [r4, #0]
 800667a:	e7f4      	b.n	8006666 <_scanf_float+0x196>
 800667c:	f1ba 0f00 	cmp.w	sl, #0
 8006680:	d10e      	bne.n	80066a0 <_scanf_float+0x1d0>
 8006682:	f1b9 0f00 	cmp.w	r9, #0
 8006686:	d10e      	bne.n	80066a6 <_scanf_float+0x1d6>
 8006688:	6822      	ldr	r2, [r4, #0]
 800668a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800668e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006692:	d108      	bne.n	80066a6 <_scanf_float+0x1d6>
 8006694:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006698:	f04f 0a01 	mov.w	sl, #1
 800669c:	6022      	str	r2, [r4, #0]
 800669e:	e7e2      	b.n	8006666 <_scanf_float+0x196>
 80066a0:	f1ba 0f02 	cmp.w	sl, #2
 80066a4:	d055      	beq.n	8006752 <_scanf_float+0x282>
 80066a6:	2d01      	cmp	r5, #1
 80066a8:	d002      	beq.n	80066b0 <_scanf_float+0x1e0>
 80066aa:	2d04      	cmp	r5, #4
 80066ac:	f47f af43 	bne.w	8006536 <_scanf_float+0x66>
 80066b0:	3501      	adds	r5, #1
 80066b2:	b2ed      	uxtb	r5, r5
 80066b4:	e7d7      	b.n	8006666 <_scanf_float+0x196>
 80066b6:	f1ba 0f01 	cmp.w	sl, #1
 80066ba:	f47f af3c 	bne.w	8006536 <_scanf_float+0x66>
 80066be:	f04f 0a02 	mov.w	sl, #2
 80066c2:	e7d0      	b.n	8006666 <_scanf_float+0x196>
 80066c4:	b97d      	cbnz	r5, 80066e6 <_scanf_float+0x216>
 80066c6:	f1b9 0f00 	cmp.w	r9, #0
 80066ca:	f47f af37 	bne.w	800653c <_scanf_float+0x6c>
 80066ce:	6822      	ldr	r2, [r4, #0]
 80066d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80066d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80066d8:	f040 8103 	bne.w	80068e2 <_scanf_float+0x412>
 80066dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80066e0:	2501      	movs	r5, #1
 80066e2:	6022      	str	r2, [r4, #0]
 80066e4:	e7bf      	b.n	8006666 <_scanf_float+0x196>
 80066e6:	2d03      	cmp	r5, #3
 80066e8:	d0e2      	beq.n	80066b0 <_scanf_float+0x1e0>
 80066ea:	2d05      	cmp	r5, #5
 80066ec:	e7de      	b.n	80066ac <_scanf_float+0x1dc>
 80066ee:	2d02      	cmp	r5, #2
 80066f0:	f47f af21 	bne.w	8006536 <_scanf_float+0x66>
 80066f4:	2503      	movs	r5, #3
 80066f6:	e7b6      	b.n	8006666 <_scanf_float+0x196>
 80066f8:	2d06      	cmp	r5, #6
 80066fa:	f47f af1c 	bne.w	8006536 <_scanf_float+0x66>
 80066fe:	2507      	movs	r5, #7
 8006700:	e7b1      	b.n	8006666 <_scanf_float+0x196>
 8006702:	6822      	ldr	r2, [r4, #0]
 8006704:	0591      	lsls	r1, r2, #22
 8006706:	f57f af16 	bpl.w	8006536 <_scanf_float+0x66>
 800670a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800670e:	6022      	str	r2, [r4, #0]
 8006710:	f8cd 9008 	str.w	r9, [sp, #8]
 8006714:	e7a7      	b.n	8006666 <_scanf_float+0x196>
 8006716:	6822      	ldr	r2, [r4, #0]
 8006718:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800671c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006720:	d006      	beq.n	8006730 <_scanf_float+0x260>
 8006722:	0550      	lsls	r0, r2, #21
 8006724:	f57f af07 	bpl.w	8006536 <_scanf_float+0x66>
 8006728:	f1b9 0f00 	cmp.w	r9, #0
 800672c:	f000 80d9 	beq.w	80068e2 <_scanf_float+0x412>
 8006730:	0591      	lsls	r1, r2, #22
 8006732:	bf58      	it	pl
 8006734:	9902      	ldrpl	r1, [sp, #8]
 8006736:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800673a:	bf58      	it	pl
 800673c:	eba9 0101 	subpl.w	r1, r9, r1
 8006740:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006744:	f04f 0900 	mov.w	r9, #0
 8006748:	bf58      	it	pl
 800674a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800674e:	6022      	str	r2, [r4, #0]
 8006750:	e789      	b.n	8006666 <_scanf_float+0x196>
 8006752:	f04f 0a03 	mov.w	sl, #3
 8006756:	e786      	b.n	8006666 <_scanf_float+0x196>
 8006758:	4639      	mov	r1, r7
 800675a:	4640      	mov	r0, r8
 800675c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006760:	4798      	blx	r3
 8006762:	2800      	cmp	r0, #0
 8006764:	f43f aeda 	beq.w	800651c <_scanf_float+0x4c>
 8006768:	e6e5      	b.n	8006536 <_scanf_float+0x66>
 800676a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800676e:	463a      	mov	r2, r7
 8006770:	4640      	mov	r0, r8
 8006772:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006776:	4798      	blx	r3
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	3b01      	subs	r3, #1
 800677c:	6123      	str	r3, [r4, #16]
 800677e:	e6e7      	b.n	8006550 <_scanf_float+0x80>
 8006780:	1e6b      	subs	r3, r5, #1
 8006782:	2b06      	cmp	r3, #6
 8006784:	d824      	bhi.n	80067d0 <_scanf_float+0x300>
 8006786:	2d02      	cmp	r5, #2
 8006788:	d836      	bhi.n	80067f8 <_scanf_float+0x328>
 800678a:	9b01      	ldr	r3, [sp, #4]
 800678c:	429e      	cmp	r6, r3
 800678e:	f67f aee3 	bls.w	8006558 <_scanf_float+0x88>
 8006792:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006796:	463a      	mov	r2, r7
 8006798:	4640      	mov	r0, r8
 800679a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800679e:	4798      	blx	r3
 80067a0:	6923      	ldr	r3, [r4, #16]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	6123      	str	r3, [r4, #16]
 80067a6:	e7f0      	b.n	800678a <_scanf_float+0x2ba>
 80067a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067ac:	463a      	mov	r2, r7
 80067ae:	4640      	mov	r0, r8
 80067b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80067b4:	4798      	blx	r3
 80067b6:	6923      	ldr	r3, [r4, #16]
 80067b8:	3b01      	subs	r3, #1
 80067ba:	6123      	str	r3, [r4, #16]
 80067bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067c0:	fa5f fa8a 	uxtb.w	sl, sl
 80067c4:	f1ba 0f02 	cmp.w	sl, #2
 80067c8:	d1ee      	bne.n	80067a8 <_scanf_float+0x2d8>
 80067ca:	3d03      	subs	r5, #3
 80067cc:	b2ed      	uxtb	r5, r5
 80067ce:	1b76      	subs	r6, r6, r5
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	05da      	lsls	r2, r3, #23
 80067d4:	d530      	bpl.n	8006838 <_scanf_float+0x368>
 80067d6:	055b      	lsls	r3, r3, #21
 80067d8:	d511      	bpl.n	80067fe <_scanf_float+0x32e>
 80067da:	9b01      	ldr	r3, [sp, #4]
 80067dc:	429e      	cmp	r6, r3
 80067de:	f67f aebb 	bls.w	8006558 <_scanf_float+0x88>
 80067e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067e6:	463a      	mov	r2, r7
 80067e8:	4640      	mov	r0, r8
 80067ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067ee:	4798      	blx	r3
 80067f0:	6923      	ldr	r3, [r4, #16]
 80067f2:	3b01      	subs	r3, #1
 80067f4:	6123      	str	r3, [r4, #16]
 80067f6:	e7f0      	b.n	80067da <_scanf_float+0x30a>
 80067f8:	46aa      	mov	sl, r5
 80067fa:	46b3      	mov	fp, r6
 80067fc:	e7de      	b.n	80067bc <_scanf_float+0x2ec>
 80067fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006802:	6923      	ldr	r3, [r4, #16]
 8006804:	2965      	cmp	r1, #101	@ 0x65
 8006806:	f103 33ff 	add.w	r3, r3, #4294967295
 800680a:	f106 35ff 	add.w	r5, r6, #4294967295
 800680e:	6123      	str	r3, [r4, #16]
 8006810:	d00c      	beq.n	800682c <_scanf_float+0x35c>
 8006812:	2945      	cmp	r1, #69	@ 0x45
 8006814:	d00a      	beq.n	800682c <_scanf_float+0x35c>
 8006816:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800681a:	463a      	mov	r2, r7
 800681c:	4640      	mov	r0, r8
 800681e:	4798      	blx	r3
 8006820:	6923      	ldr	r3, [r4, #16]
 8006822:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006826:	3b01      	subs	r3, #1
 8006828:	1eb5      	subs	r5, r6, #2
 800682a:	6123      	str	r3, [r4, #16]
 800682c:	463a      	mov	r2, r7
 800682e:	4640      	mov	r0, r8
 8006830:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006834:	4798      	blx	r3
 8006836:	462e      	mov	r6, r5
 8006838:	6822      	ldr	r2, [r4, #0]
 800683a:	f012 0210 	ands.w	r2, r2, #16
 800683e:	d001      	beq.n	8006844 <_scanf_float+0x374>
 8006840:	2000      	movs	r0, #0
 8006842:	e68a      	b.n	800655a <_scanf_float+0x8a>
 8006844:	7032      	strb	r2, [r6, #0]
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800684c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006850:	d11c      	bne.n	800688c <_scanf_float+0x3bc>
 8006852:	9b02      	ldr	r3, [sp, #8]
 8006854:	454b      	cmp	r3, r9
 8006856:	eba3 0209 	sub.w	r2, r3, r9
 800685a:	d123      	bne.n	80068a4 <_scanf_float+0x3d4>
 800685c:	2200      	movs	r2, #0
 800685e:	4640      	mov	r0, r8
 8006860:	9901      	ldr	r1, [sp, #4]
 8006862:	f002 fc19 	bl	8009098 <_strtod_r>
 8006866:	9b03      	ldr	r3, [sp, #12]
 8006868:	6825      	ldr	r5, [r4, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f015 0f02 	tst.w	r5, #2
 8006870:	4606      	mov	r6, r0
 8006872:	460f      	mov	r7, r1
 8006874:	f103 0204 	add.w	r2, r3, #4
 8006878:	d01f      	beq.n	80068ba <_scanf_float+0x3ea>
 800687a:	9903      	ldr	r1, [sp, #12]
 800687c:	600a      	str	r2, [r1, #0]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	e9c3 6700 	strd	r6, r7, [r3]
 8006884:	68e3      	ldr	r3, [r4, #12]
 8006886:	3301      	adds	r3, #1
 8006888:	60e3      	str	r3, [r4, #12]
 800688a:	e7d9      	b.n	8006840 <_scanf_float+0x370>
 800688c:	9b04      	ldr	r3, [sp, #16]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d0e4      	beq.n	800685c <_scanf_float+0x38c>
 8006892:	9905      	ldr	r1, [sp, #20]
 8006894:	230a      	movs	r3, #10
 8006896:	4640      	mov	r0, r8
 8006898:	3101      	adds	r1, #1
 800689a:	f7ff f9b1 	bl	8005c00 <_strtol_r>
 800689e:	9b04      	ldr	r3, [sp, #16]
 80068a0:	9e05      	ldr	r6, [sp, #20]
 80068a2:	1ac2      	subs	r2, r0, r3
 80068a4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80068a8:	429e      	cmp	r6, r3
 80068aa:	bf28      	it	cs
 80068ac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80068b0:	4630      	mov	r0, r6
 80068b2:	490d      	ldr	r1, [pc, #52]	@ (80068e8 <_scanf_float+0x418>)
 80068b4:	f000 f8f0 	bl	8006a98 <siprintf>
 80068b8:	e7d0      	b.n	800685c <_scanf_float+0x38c>
 80068ba:	076d      	lsls	r5, r5, #29
 80068bc:	d4dd      	bmi.n	800687a <_scanf_float+0x3aa>
 80068be:	9d03      	ldr	r5, [sp, #12]
 80068c0:	602a      	str	r2, [r5, #0]
 80068c2:	681d      	ldr	r5, [r3, #0]
 80068c4:	4602      	mov	r2, r0
 80068c6:	460b      	mov	r3, r1
 80068c8:	f7fa f8a0 	bl	8000a0c <__aeabi_dcmpun>
 80068cc:	b120      	cbz	r0, 80068d8 <_scanf_float+0x408>
 80068ce:	4807      	ldr	r0, [pc, #28]	@ (80068ec <_scanf_float+0x41c>)
 80068d0:	f000 f9ee 	bl	8006cb0 <nanf>
 80068d4:	6028      	str	r0, [r5, #0]
 80068d6:	e7d5      	b.n	8006884 <_scanf_float+0x3b4>
 80068d8:	4630      	mov	r0, r6
 80068da:	4639      	mov	r1, r7
 80068dc:	f7fa f8f4 	bl	8000ac8 <__aeabi_d2f>
 80068e0:	e7f8      	b.n	80068d4 <_scanf_float+0x404>
 80068e2:	f04f 0900 	mov.w	r9, #0
 80068e6:	e62d      	b.n	8006544 <_scanf_float+0x74>
 80068e8:	0800a4ab 	.word	0x0800a4ab
 80068ec:	0800a744 	.word	0x0800a744

080068f0 <std>:
 80068f0:	2300      	movs	r3, #0
 80068f2:	b510      	push	{r4, lr}
 80068f4:	4604      	mov	r4, r0
 80068f6:	e9c0 3300 	strd	r3, r3, [r0]
 80068fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068fe:	6083      	str	r3, [r0, #8]
 8006900:	8181      	strh	r1, [r0, #12]
 8006902:	6643      	str	r3, [r0, #100]	@ 0x64
 8006904:	81c2      	strh	r2, [r0, #14]
 8006906:	6183      	str	r3, [r0, #24]
 8006908:	4619      	mov	r1, r3
 800690a:	2208      	movs	r2, #8
 800690c:	305c      	adds	r0, #92	@ 0x5c
 800690e:	f000 f926 	bl	8006b5e <memset>
 8006912:	4b0d      	ldr	r3, [pc, #52]	@ (8006948 <std+0x58>)
 8006914:	6224      	str	r4, [r4, #32]
 8006916:	6263      	str	r3, [r4, #36]	@ 0x24
 8006918:	4b0c      	ldr	r3, [pc, #48]	@ (800694c <std+0x5c>)
 800691a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800691c:	4b0c      	ldr	r3, [pc, #48]	@ (8006950 <std+0x60>)
 800691e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006920:	4b0c      	ldr	r3, [pc, #48]	@ (8006954 <std+0x64>)
 8006922:	6323      	str	r3, [r4, #48]	@ 0x30
 8006924:	4b0c      	ldr	r3, [pc, #48]	@ (8006958 <std+0x68>)
 8006926:	429c      	cmp	r4, r3
 8006928:	d006      	beq.n	8006938 <std+0x48>
 800692a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800692e:	4294      	cmp	r4, r2
 8006930:	d002      	beq.n	8006938 <std+0x48>
 8006932:	33d0      	adds	r3, #208	@ 0xd0
 8006934:	429c      	cmp	r4, r3
 8006936:	d105      	bne.n	8006944 <std+0x54>
 8006938:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800693c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006940:	f000 b9a4 	b.w	8006c8c <__retarget_lock_init_recursive>
 8006944:	bd10      	pop	{r4, pc}
 8006946:	bf00      	nop
 8006948:	08006ad9 	.word	0x08006ad9
 800694c:	08006afb 	.word	0x08006afb
 8006950:	08006b33 	.word	0x08006b33
 8006954:	08006b57 	.word	0x08006b57
 8006958:	200003c4 	.word	0x200003c4

0800695c <stdio_exit_handler>:
 800695c:	4a02      	ldr	r2, [pc, #8]	@ (8006968 <stdio_exit_handler+0xc>)
 800695e:	4903      	ldr	r1, [pc, #12]	@ (800696c <stdio_exit_handler+0x10>)
 8006960:	4803      	ldr	r0, [pc, #12]	@ (8006970 <stdio_exit_handler+0x14>)
 8006962:	f000 b869 	b.w	8006a38 <_fwalk_sglue>
 8006966:	bf00      	nop
 8006968:	2000000c 	.word	0x2000000c
 800696c:	080096d5 	.word	0x080096d5
 8006970:	2000001c 	.word	0x2000001c

08006974 <cleanup_stdio>:
 8006974:	6841      	ldr	r1, [r0, #4]
 8006976:	4b0c      	ldr	r3, [pc, #48]	@ (80069a8 <cleanup_stdio+0x34>)
 8006978:	b510      	push	{r4, lr}
 800697a:	4299      	cmp	r1, r3
 800697c:	4604      	mov	r4, r0
 800697e:	d001      	beq.n	8006984 <cleanup_stdio+0x10>
 8006980:	f002 fea8 	bl	80096d4 <_fflush_r>
 8006984:	68a1      	ldr	r1, [r4, #8]
 8006986:	4b09      	ldr	r3, [pc, #36]	@ (80069ac <cleanup_stdio+0x38>)
 8006988:	4299      	cmp	r1, r3
 800698a:	d002      	beq.n	8006992 <cleanup_stdio+0x1e>
 800698c:	4620      	mov	r0, r4
 800698e:	f002 fea1 	bl	80096d4 <_fflush_r>
 8006992:	68e1      	ldr	r1, [r4, #12]
 8006994:	4b06      	ldr	r3, [pc, #24]	@ (80069b0 <cleanup_stdio+0x3c>)
 8006996:	4299      	cmp	r1, r3
 8006998:	d004      	beq.n	80069a4 <cleanup_stdio+0x30>
 800699a:	4620      	mov	r0, r4
 800699c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a0:	f002 be98 	b.w	80096d4 <_fflush_r>
 80069a4:	bd10      	pop	{r4, pc}
 80069a6:	bf00      	nop
 80069a8:	200003c4 	.word	0x200003c4
 80069ac:	2000042c 	.word	0x2000042c
 80069b0:	20000494 	.word	0x20000494

080069b4 <global_stdio_init.part.0>:
 80069b4:	b510      	push	{r4, lr}
 80069b6:	4b0b      	ldr	r3, [pc, #44]	@ (80069e4 <global_stdio_init.part.0+0x30>)
 80069b8:	4c0b      	ldr	r4, [pc, #44]	@ (80069e8 <global_stdio_init.part.0+0x34>)
 80069ba:	4a0c      	ldr	r2, [pc, #48]	@ (80069ec <global_stdio_init.part.0+0x38>)
 80069bc:	4620      	mov	r0, r4
 80069be:	601a      	str	r2, [r3, #0]
 80069c0:	2104      	movs	r1, #4
 80069c2:	2200      	movs	r2, #0
 80069c4:	f7ff ff94 	bl	80068f0 <std>
 80069c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80069cc:	2201      	movs	r2, #1
 80069ce:	2109      	movs	r1, #9
 80069d0:	f7ff ff8e 	bl	80068f0 <std>
 80069d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80069d8:	2202      	movs	r2, #2
 80069da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069de:	2112      	movs	r1, #18
 80069e0:	f7ff bf86 	b.w	80068f0 <std>
 80069e4:	200004fc 	.word	0x200004fc
 80069e8:	200003c4 	.word	0x200003c4
 80069ec:	0800695d 	.word	0x0800695d

080069f0 <__sfp_lock_acquire>:
 80069f0:	4801      	ldr	r0, [pc, #4]	@ (80069f8 <__sfp_lock_acquire+0x8>)
 80069f2:	f000 b94c 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 80069f6:	bf00      	nop
 80069f8:	20000505 	.word	0x20000505

080069fc <__sfp_lock_release>:
 80069fc:	4801      	ldr	r0, [pc, #4]	@ (8006a04 <__sfp_lock_release+0x8>)
 80069fe:	f000 b947 	b.w	8006c90 <__retarget_lock_release_recursive>
 8006a02:	bf00      	nop
 8006a04:	20000505 	.word	0x20000505

08006a08 <__sinit>:
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	f7ff fff0 	bl	80069f0 <__sfp_lock_acquire>
 8006a10:	6a23      	ldr	r3, [r4, #32]
 8006a12:	b11b      	cbz	r3, 8006a1c <__sinit+0x14>
 8006a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a18:	f7ff bff0 	b.w	80069fc <__sfp_lock_release>
 8006a1c:	4b04      	ldr	r3, [pc, #16]	@ (8006a30 <__sinit+0x28>)
 8006a1e:	6223      	str	r3, [r4, #32]
 8006a20:	4b04      	ldr	r3, [pc, #16]	@ (8006a34 <__sinit+0x2c>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1f5      	bne.n	8006a14 <__sinit+0xc>
 8006a28:	f7ff ffc4 	bl	80069b4 <global_stdio_init.part.0>
 8006a2c:	e7f2      	b.n	8006a14 <__sinit+0xc>
 8006a2e:	bf00      	nop
 8006a30:	08006975 	.word	0x08006975
 8006a34:	200004fc 	.word	0x200004fc

08006a38 <_fwalk_sglue>:
 8006a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a3c:	4607      	mov	r7, r0
 8006a3e:	4688      	mov	r8, r1
 8006a40:	4614      	mov	r4, r2
 8006a42:	2600      	movs	r6, #0
 8006a44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a48:	f1b9 0901 	subs.w	r9, r9, #1
 8006a4c:	d505      	bpl.n	8006a5a <_fwalk_sglue+0x22>
 8006a4e:	6824      	ldr	r4, [r4, #0]
 8006a50:	2c00      	cmp	r4, #0
 8006a52:	d1f7      	bne.n	8006a44 <_fwalk_sglue+0xc>
 8006a54:	4630      	mov	r0, r6
 8006a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a5a:	89ab      	ldrh	r3, [r5, #12]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d907      	bls.n	8006a70 <_fwalk_sglue+0x38>
 8006a60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a64:	3301      	adds	r3, #1
 8006a66:	d003      	beq.n	8006a70 <_fwalk_sglue+0x38>
 8006a68:	4629      	mov	r1, r5
 8006a6a:	4638      	mov	r0, r7
 8006a6c:	47c0      	blx	r8
 8006a6e:	4306      	orrs	r6, r0
 8006a70:	3568      	adds	r5, #104	@ 0x68
 8006a72:	e7e9      	b.n	8006a48 <_fwalk_sglue+0x10>

08006a74 <iprintf>:
 8006a74:	b40f      	push	{r0, r1, r2, r3}
 8006a76:	b507      	push	{r0, r1, r2, lr}
 8006a78:	4906      	ldr	r1, [pc, #24]	@ (8006a94 <iprintf+0x20>)
 8006a7a:	ab04      	add	r3, sp, #16
 8006a7c:	6808      	ldr	r0, [r1, #0]
 8006a7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a82:	6881      	ldr	r1, [r0, #8]
 8006a84:	9301      	str	r3, [sp, #4]
 8006a86:	f002 fc8d 	bl	80093a4 <_vfiprintf_r>
 8006a8a:	b003      	add	sp, #12
 8006a8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a90:	b004      	add	sp, #16
 8006a92:	4770      	bx	lr
 8006a94:	20000018 	.word	0x20000018

08006a98 <siprintf>:
 8006a98:	b40e      	push	{r1, r2, r3}
 8006a9a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006a9e:	b500      	push	{lr}
 8006aa0:	b09c      	sub	sp, #112	@ 0x70
 8006aa2:	ab1d      	add	r3, sp, #116	@ 0x74
 8006aa4:	9002      	str	r0, [sp, #8]
 8006aa6:	9006      	str	r0, [sp, #24]
 8006aa8:	9107      	str	r1, [sp, #28]
 8006aaa:	9104      	str	r1, [sp, #16]
 8006aac:	4808      	ldr	r0, [pc, #32]	@ (8006ad0 <siprintf+0x38>)
 8006aae:	4909      	ldr	r1, [pc, #36]	@ (8006ad4 <siprintf+0x3c>)
 8006ab0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab4:	9105      	str	r1, [sp, #20]
 8006ab6:	6800      	ldr	r0, [r0, #0]
 8006ab8:	a902      	add	r1, sp, #8
 8006aba:	9301      	str	r3, [sp, #4]
 8006abc:	f002 fb4e 	bl	800915c <_svfiprintf_r>
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	9b02      	ldr	r3, [sp, #8]
 8006ac4:	701a      	strb	r2, [r3, #0]
 8006ac6:	b01c      	add	sp, #112	@ 0x70
 8006ac8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006acc:	b003      	add	sp, #12
 8006ace:	4770      	bx	lr
 8006ad0:	20000018 	.word	0x20000018
 8006ad4:	ffff0208 	.word	0xffff0208

08006ad8 <__sread>:
 8006ad8:	b510      	push	{r4, lr}
 8006ada:	460c      	mov	r4, r1
 8006adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ae0:	f000 f886 	bl	8006bf0 <_read_r>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	bfab      	itete	ge
 8006ae8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006aea:	89a3      	ldrhlt	r3, [r4, #12]
 8006aec:	181b      	addge	r3, r3, r0
 8006aee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006af2:	bfac      	ite	ge
 8006af4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006af6:	81a3      	strhlt	r3, [r4, #12]
 8006af8:	bd10      	pop	{r4, pc}

08006afa <__swrite>:
 8006afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006afe:	461f      	mov	r7, r3
 8006b00:	898b      	ldrh	r3, [r1, #12]
 8006b02:	4605      	mov	r5, r0
 8006b04:	05db      	lsls	r3, r3, #23
 8006b06:	460c      	mov	r4, r1
 8006b08:	4616      	mov	r6, r2
 8006b0a:	d505      	bpl.n	8006b18 <__swrite+0x1e>
 8006b0c:	2302      	movs	r3, #2
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b14:	f000 f85a 	bl	8006bcc <_lseek_r>
 8006b18:	89a3      	ldrh	r3, [r4, #12]
 8006b1a:	4632      	mov	r2, r6
 8006b1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b20:	81a3      	strh	r3, [r4, #12]
 8006b22:	4628      	mov	r0, r5
 8006b24:	463b      	mov	r3, r7
 8006b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b2e:	f000 b871 	b.w	8006c14 <_write_r>

08006b32 <__sseek>:
 8006b32:	b510      	push	{r4, lr}
 8006b34:	460c      	mov	r4, r1
 8006b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b3a:	f000 f847 	bl	8006bcc <_lseek_r>
 8006b3e:	1c43      	adds	r3, r0, #1
 8006b40:	89a3      	ldrh	r3, [r4, #12]
 8006b42:	bf15      	itete	ne
 8006b44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006b46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006b4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006b4e:	81a3      	strheq	r3, [r4, #12]
 8006b50:	bf18      	it	ne
 8006b52:	81a3      	strhne	r3, [r4, #12]
 8006b54:	bd10      	pop	{r4, pc}

08006b56 <__sclose>:
 8006b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b5a:	f000 b827 	b.w	8006bac <_close_r>

08006b5e <memset>:
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4402      	add	r2, r0
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d100      	bne.n	8006b68 <memset+0xa>
 8006b66:	4770      	bx	lr
 8006b68:	f803 1b01 	strb.w	r1, [r3], #1
 8006b6c:	e7f9      	b.n	8006b62 <memset+0x4>
	...

08006b70 <strcasecmp>:
 8006b70:	b530      	push	{r4, r5, lr}
 8006b72:	4604      	mov	r4, r0
 8006b74:	4d0a      	ldr	r5, [pc, #40]	@ (8006ba0 <strcasecmp+0x30>)
 8006b76:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b7a:	5cea      	ldrb	r2, [r5, r3]
 8006b7c:	f002 0203 	and.w	r2, r2, #3
 8006b80:	2a01      	cmp	r2, #1
 8006b82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b86:	bf08      	it	eq
 8006b88:	3320      	addeq	r3, #32
 8006b8a:	5ca8      	ldrb	r0, [r5, r2]
 8006b8c:	f000 0003 	and.w	r0, r0, #3
 8006b90:	2801      	cmp	r0, #1
 8006b92:	bf08      	it	eq
 8006b94:	3220      	addeq	r2, #32
 8006b96:	1a98      	subs	r0, r3, r2
 8006b98:	d101      	bne.n	8006b9e <strcasecmp+0x2e>
 8006b9a:	2a00      	cmp	r2, #0
 8006b9c:	d1eb      	bne.n	8006b76 <strcasecmp+0x6>
 8006b9e:	bd30      	pop	{r4, r5, pc}
 8006ba0:	0800a377 	.word	0x0800a377

08006ba4 <_localeconv_r>:
 8006ba4:	4800      	ldr	r0, [pc, #0]	@ (8006ba8 <_localeconv_r+0x4>)
 8006ba6:	4770      	bx	lr
 8006ba8:	20000158 	.word	0x20000158

08006bac <_close_r>:
 8006bac:	b538      	push	{r3, r4, r5, lr}
 8006bae:	2300      	movs	r3, #0
 8006bb0:	4d05      	ldr	r5, [pc, #20]	@ (8006bc8 <_close_r+0x1c>)
 8006bb2:	4604      	mov	r4, r0
 8006bb4:	4608      	mov	r0, r1
 8006bb6:	602b      	str	r3, [r5, #0]
 8006bb8:	f7fb f87b 	bl	8001cb2 <_close>
 8006bbc:	1c43      	adds	r3, r0, #1
 8006bbe:	d102      	bne.n	8006bc6 <_close_r+0x1a>
 8006bc0:	682b      	ldr	r3, [r5, #0]
 8006bc2:	b103      	cbz	r3, 8006bc6 <_close_r+0x1a>
 8006bc4:	6023      	str	r3, [r4, #0]
 8006bc6:	bd38      	pop	{r3, r4, r5, pc}
 8006bc8:	20000500 	.word	0x20000500

08006bcc <_lseek_r>:
 8006bcc:	b538      	push	{r3, r4, r5, lr}
 8006bce:	4604      	mov	r4, r0
 8006bd0:	4608      	mov	r0, r1
 8006bd2:	4611      	mov	r1, r2
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	4d05      	ldr	r5, [pc, #20]	@ (8006bec <_lseek_r+0x20>)
 8006bd8:	602a      	str	r2, [r5, #0]
 8006bda:	461a      	mov	r2, r3
 8006bdc:	f7fb f88d 	bl	8001cfa <_lseek>
 8006be0:	1c43      	adds	r3, r0, #1
 8006be2:	d102      	bne.n	8006bea <_lseek_r+0x1e>
 8006be4:	682b      	ldr	r3, [r5, #0]
 8006be6:	b103      	cbz	r3, 8006bea <_lseek_r+0x1e>
 8006be8:	6023      	str	r3, [r4, #0]
 8006bea:	bd38      	pop	{r3, r4, r5, pc}
 8006bec:	20000500 	.word	0x20000500

08006bf0 <_read_r>:
 8006bf0:	b538      	push	{r3, r4, r5, lr}
 8006bf2:	4604      	mov	r4, r0
 8006bf4:	4608      	mov	r0, r1
 8006bf6:	4611      	mov	r1, r2
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	4d05      	ldr	r5, [pc, #20]	@ (8006c10 <_read_r+0x20>)
 8006bfc:	602a      	str	r2, [r5, #0]
 8006bfe:	461a      	mov	r2, r3
 8006c00:	f7fb f83a 	bl	8001c78 <_read>
 8006c04:	1c43      	adds	r3, r0, #1
 8006c06:	d102      	bne.n	8006c0e <_read_r+0x1e>
 8006c08:	682b      	ldr	r3, [r5, #0]
 8006c0a:	b103      	cbz	r3, 8006c0e <_read_r+0x1e>
 8006c0c:	6023      	str	r3, [r4, #0]
 8006c0e:	bd38      	pop	{r3, r4, r5, pc}
 8006c10:	20000500 	.word	0x20000500

08006c14 <_write_r>:
 8006c14:	b538      	push	{r3, r4, r5, lr}
 8006c16:	4604      	mov	r4, r0
 8006c18:	4608      	mov	r0, r1
 8006c1a:	4611      	mov	r1, r2
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	4d05      	ldr	r5, [pc, #20]	@ (8006c34 <_write_r+0x20>)
 8006c20:	602a      	str	r2, [r5, #0]
 8006c22:	461a      	mov	r2, r3
 8006c24:	f7fa fa34 	bl	8001090 <_write>
 8006c28:	1c43      	adds	r3, r0, #1
 8006c2a:	d102      	bne.n	8006c32 <_write_r+0x1e>
 8006c2c:	682b      	ldr	r3, [r5, #0]
 8006c2e:	b103      	cbz	r3, 8006c32 <_write_r+0x1e>
 8006c30:	6023      	str	r3, [r4, #0]
 8006c32:	bd38      	pop	{r3, r4, r5, pc}
 8006c34:	20000500 	.word	0x20000500

08006c38 <__errno>:
 8006c38:	4b01      	ldr	r3, [pc, #4]	@ (8006c40 <__errno+0x8>)
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	20000018 	.word	0x20000018

08006c44 <__libc_init_array>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	2600      	movs	r6, #0
 8006c48:	4d0c      	ldr	r5, [pc, #48]	@ (8006c7c <__libc_init_array+0x38>)
 8006c4a:	4c0d      	ldr	r4, [pc, #52]	@ (8006c80 <__libc_init_array+0x3c>)
 8006c4c:	1b64      	subs	r4, r4, r5
 8006c4e:	10a4      	asrs	r4, r4, #2
 8006c50:	42a6      	cmp	r6, r4
 8006c52:	d109      	bne.n	8006c68 <__libc_init_array+0x24>
 8006c54:	f003 faec 	bl	800a230 <_init>
 8006c58:	2600      	movs	r6, #0
 8006c5a:	4d0a      	ldr	r5, [pc, #40]	@ (8006c84 <__libc_init_array+0x40>)
 8006c5c:	4c0a      	ldr	r4, [pc, #40]	@ (8006c88 <__libc_init_array+0x44>)
 8006c5e:	1b64      	subs	r4, r4, r5
 8006c60:	10a4      	asrs	r4, r4, #2
 8006c62:	42a6      	cmp	r6, r4
 8006c64:	d105      	bne.n	8006c72 <__libc_init_array+0x2e>
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c6c:	4798      	blx	r3
 8006c6e:	3601      	adds	r6, #1
 8006c70:	e7ee      	b.n	8006c50 <__libc_init_array+0xc>
 8006c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c76:	4798      	blx	r3
 8006c78:	3601      	adds	r6, #1
 8006c7a:	e7f2      	b.n	8006c62 <__libc_init_array+0x1e>
 8006c7c:	0800a7b0 	.word	0x0800a7b0
 8006c80:	0800a7b0 	.word	0x0800a7b0
 8006c84:	0800a7b0 	.word	0x0800a7b0
 8006c88:	0800a7b4 	.word	0x0800a7b4

08006c8c <__retarget_lock_init_recursive>:
 8006c8c:	4770      	bx	lr

08006c8e <__retarget_lock_acquire_recursive>:
 8006c8e:	4770      	bx	lr

08006c90 <__retarget_lock_release_recursive>:
 8006c90:	4770      	bx	lr

08006c92 <memchr>:
 8006c92:	4603      	mov	r3, r0
 8006c94:	b510      	push	{r4, lr}
 8006c96:	b2c9      	uxtb	r1, r1
 8006c98:	4402      	add	r2, r0
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	d101      	bne.n	8006ca4 <memchr+0x12>
 8006ca0:	2000      	movs	r0, #0
 8006ca2:	e003      	b.n	8006cac <memchr+0x1a>
 8006ca4:	7804      	ldrb	r4, [r0, #0]
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	428c      	cmp	r4, r1
 8006caa:	d1f6      	bne.n	8006c9a <memchr+0x8>
 8006cac:	bd10      	pop	{r4, pc}
	...

08006cb0 <nanf>:
 8006cb0:	4800      	ldr	r0, [pc, #0]	@ (8006cb4 <nanf+0x4>)
 8006cb2:	4770      	bx	lr
 8006cb4:	7fc00000 	.word	0x7fc00000

08006cb8 <quorem>:
 8006cb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cbc:	6903      	ldr	r3, [r0, #16]
 8006cbe:	690c      	ldr	r4, [r1, #16]
 8006cc0:	4607      	mov	r7, r0
 8006cc2:	42a3      	cmp	r3, r4
 8006cc4:	db7e      	blt.n	8006dc4 <quorem+0x10c>
 8006cc6:	3c01      	subs	r4, #1
 8006cc8:	00a3      	lsls	r3, r4, #2
 8006cca:	f100 0514 	add.w	r5, r0, #20
 8006cce:	f101 0814 	add.w	r8, r1, #20
 8006cd2:	9300      	str	r3, [sp, #0]
 8006cd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cd8:	9301      	str	r3, [sp, #4]
 8006cda:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006cee:	d32e      	bcc.n	8006d4e <quorem+0x96>
 8006cf0:	f04f 0a00 	mov.w	sl, #0
 8006cf4:	46c4      	mov	ip, r8
 8006cf6:	46ae      	mov	lr, r5
 8006cf8:	46d3      	mov	fp, sl
 8006cfa:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006cfe:	b298      	uxth	r0, r3
 8006d00:	fb06 a000 	mla	r0, r6, r0, sl
 8006d04:	0c1b      	lsrs	r3, r3, #16
 8006d06:	0c02      	lsrs	r2, r0, #16
 8006d08:	fb06 2303 	mla	r3, r6, r3, r2
 8006d0c:	f8de 2000 	ldr.w	r2, [lr]
 8006d10:	b280      	uxth	r0, r0
 8006d12:	b292      	uxth	r2, r2
 8006d14:	1a12      	subs	r2, r2, r0
 8006d16:	445a      	add	r2, fp
 8006d18:	f8de 0000 	ldr.w	r0, [lr]
 8006d1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006d26:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006d2a:	b292      	uxth	r2, r2
 8006d2c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006d30:	45e1      	cmp	r9, ip
 8006d32:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006d36:	f84e 2b04 	str.w	r2, [lr], #4
 8006d3a:	d2de      	bcs.n	8006cfa <quorem+0x42>
 8006d3c:	9b00      	ldr	r3, [sp, #0]
 8006d3e:	58eb      	ldr	r3, [r5, r3]
 8006d40:	b92b      	cbnz	r3, 8006d4e <quorem+0x96>
 8006d42:	9b01      	ldr	r3, [sp, #4]
 8006d44:	3b04      	subs	r3, #4
 8006d46:	429d      	cmp	r5, r3
 8006d48:	461a      	mov	r2, r3
 8006d4a:	d32f      	bcc.n	8006dac <quorem+0xf4>
 8006d4c:	613c      	str	r4, [r7, #16]
 8006d4e:	4638      	mov	r0, r7
 8006d50:	f001 f9c2 	bl	80080d8 <__mcmp>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	db25      	blt.n	8006da4 <quorem+0xec>
 8006d58:	4629      	mov	r1, r5
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d60:	f8d1 c000 	ldr.w	ip, [r1]
 8006d64:	fa1f fe82 	uxth.w	lr, r2
 8006d68:	fa1f f38c 	uxth.w	r3, ip
 8006d6c:	eba3 030e 	sub.w	r3, r3, lr
 8006d70:	4403      	add	r3, r0
 8006d72:	0c12      	lsrs	r2, r2, #16
 8006d74:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006d78:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d82:	45c1      	cmp	r9, r8
 8006d84:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006d88:	f841 3b04 	str.w	r3, [r1], #4
 8006d8c:	d2e6      	bcs.n	8006d5c <quorem+0xa4>
 8006d8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d96:	b922      	cbnz	r2, 8006da2 <quorem+0xea>
 8006d98:	3b04      	subs	r3, #4
 8006d9a:	429d      	cmp	r5, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	d30b      	bcc.n	8006db8 <quorem+0x100>
 8006da0:	613c      	str	r4, [r7, #16]
 8006da2:	3601      	adds	r6, #1
 8006da4:	4630      	mov	r0, r6
 8006da6:	b003      	add	sp, #12
 8006da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dac:	6812      	ldr	r2, [r2, #0]
 8006dae:	3b04      	subs	r3, #4
 8006db0:	2a00      	cmp	r2, #0
 8006db2:	d1cb      	bne.n	8006d4c <quorem+0x94>
 8006db4:	3c01      	subs	r4, #1
 8006db6:	e7c6      	b.n	8006d46 <quorem+0x8e>
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	3b04      	subs	r3, #4
 8006dbc:	2a00      	cmp	r2, #0
 8006dbe:	d1ef      	bne.n	8006da0 <quorem+0xe8>
 8006dc0:	3c01      	subs	r4, #1
 8006dc2:	e7ea      	b.n	8006d9a <quorem+0xe2>
 8006dc4:	2000      	movs	r0, #0
 8006dc6:	e7ee      	b.n	8006da6 <quorem+0xee>

08006dc8 <_dtoa_r>:
 8006dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dcc:	4614      	mov	r4, r2
 8006dce:	461d      	mov	r5, r3
 8006dd0:	69c7      	ldr	r7, [r0, #28]
 8006dd2:	b097      	sub	sp, #92	@ 0x5c
 8006dd4:	4683      	mov	fp, r0
 8006dd6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006dda:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006ddc:	b97f      	cbnz	r7, 8006dfe <_dtoa_r+0x36>
 8006dde:	2010      	movs	r0, #16
 8006de0:	f000 fe02 	bl	80079e8 <malloc>
 8006de4:	4602      	mov	r2, r0
 8006de6:	f8cb 001c 	str.w	r0, [fp, #28]
 8006dea:	b920      	cbnz	r0, 8006df6 <_dtoa_r+0x2e>
 8006dec:	21ef      	movs	r1, #239	@ 0xef
 8006dee:	4ba8      	ldr	r3, [pc, #672]	@ (8007090 <_dtoa_r+0x2c8>)
 8006df0:	48a8      	ldr	r0, [pc, #672]	@ (8007094 <_dtoa_r+0x2cc>)
 8006df2:	f002 fd7b 	bl	80098ec <__assert_func>
 8006df6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006dfa:	6007      	str	r7, [r0, #0]
 8006dfc:	60c7      	str	r7, [r0, #12]
 8006dfe:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e02:	6819      	ldr	r1, [r3, #0]
 8006e04:	b159      	cbz	r1, 8006e1e <_dtoa_r+0x56>
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	2301      	movs	r3, #1
 8006e0a:	4093      	lsls	r3, r2
 8006e0c:	604a      	str	r2, [r1, #4]
 8006e0e:	608b      	str	r3, [r1, #8]
 8006e10:	4658      	mov	r0, fp
 8006e12:	f000 fedf 	bl	8007bd4 <_Bfree>
 8006e16:	2200      	movs	r2, #0
 8006e18:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	1e2b      	subs	r3, r5, #0
 8006e20:	bfaf      	iteee	ge
 8006e22:	2300      	movge	r3, #0
 8006e24:	2201      	movlt	r2, #1
 8006e26:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006e2a:	9303      	strlt	r3, [sp, #12]
 8006e2c:	bfa8      	it	ge
 8006e2e:	6033      	strge	r3, [r6, #0]
 8006e30:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006e34:	4b98      	ldr	r3, [pc, #608]	@ (8007098 <_dtoa_r+0x2d0>)
 8006e36:	bfb8      	it	lt
 8006e38:	6032      	strlt	r2, [r6, #0]
 8006e3a:	ea33 0308 	bics.w	r3, r3, r8
 8006e3e:	d112      	bne.n	8006e66 <_dtoa_r+0x9e>
 8006e40:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006e44:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006e46:	6013      	str	r3, [r2, #0]
 8006e48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006e4c:	4323      	orrs	r3, r4
 8006e4e:	f000 8550 	beq.w	80078f2 <_dtoa_r+0xb2a>
 8006e52:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006e54:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800709c <_dtoa_r+0x2d4>
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f000 8552 	beq.w	8007902 <_dtoa_r+0xb3a>
 8006e5e:	f10a 0303 	add.w	r3, sl, #3
 8006e62:	f000 bd4c 	b.w	80078fe <_dtoa_r+0xb36>
 8006e66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e6a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e72:	2200      	movs	r2, #0
 8006e74:	2300      	movs	r3, #0
 8006e76:	f7f9 fd97 	bl	80009a8 <__aeabi_dcmpeq>
 8006e7a:	4607      	mov	r7, r0
 8006e7c:	b158      	cbz	r0, 8006e96 <_dtoa_r+0xce>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006e82:	6013      	str	r3, [r2, #0]
 8006e84:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006e86:	b113      	cbz	r3, 8006e8e <_dtoa_r+0xc6>
 8006e88:	4b85      	ldr	r3, [pc, #532]	@ (80070a0 <_dtoa_r+0x2d8>)
 8006e8a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006e8c:	6013      	str	r3, [r2, #0]
 8006e8e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80070a4 <_dtoa_r+0x2dc>
 8006e92:	f000 bd36 	b.w	8007902 <_dtoa_r+0xb3a>
 8006e96:	ab14      	add	r3, sp, #80	@ 0x50
 8006e98:	9301      	str	r3, [sp, #4]
 8006e9a:	ab15      	add	r3, sp, #84	@ 0x54
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	4658      	mov	r0, fp
 8006ea0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006ea4:	f001 fa30 	bl	8008308 <__d2b>
 8006ea8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006eac:	4681      	mov	r9, r0
 8006eae:	2e00      	cmp	r6, #0
 8006eb0:	d077      	beq.n	8006fa2 <_dtoa_r+0x1da>
 8006eb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006eb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006eb8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006ebc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ec0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ec4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006ec8:	9712      	str	r7, [sp, #72]	@ 0x48
 8006eca:	4619      	mov	r1, r3
 8006ecc:	2200      	movs	r2, #0
 8006ece:	4b76      	ldr	r3, [pc, #472]	@ (80070a8 <_dtoa_r+0x2e0>)
 8006ed0:	f7f9 f94a 	bl	8000168 <__aeabi_dsub>
 8006ed4:	a368      	add	r3, pc, #416	@ (adr r3, 8007078 <_dtoa_r+0x2b0>)
 8006ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eda:	f7f9 fafd 	bl	80004d8 <__aeabi_dmul>
 8006ede:	a368      	add	r3, pc, #416	@ (adr r3, 8007080 <_dtoa_r+0x2b8>)
 8006ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee4:	f7f9 f942 	bl	800016c <__adddf3>
 8006ee8:	4604      	mov	r4, r0
 8006eea:	4630      	mov	r0, r6
 8006eec:	460d      	mov	r5, r1
 8006eee:	f7f9 fa89 	bl	8000404 <__aeabi_i2d>
 8006ef2:	a365      	add	r3, pc, #404	@ (adr r3, 8007088 <_dtoa_r+0x2c0>)
 8006ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef8:	f7f9 faee 	bl	80004d8 <__aeabi_dmul>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4620      	mov	r0, r4
 8006f02:	4629      	mov	r1, r5
 8006f04:	f7f9 f932 	bl	800016c <__adddf3>
 8006f08:	4604      	mov	r4, r0
 8006f0a:	460d      	mov	r5, r1
 8006f0c:	f7f9 fd94 	bl	8000a38 <__aeabi_d2iz>
 8006f10:	2200      	movs	r2, #0
 8006f12:	4607      	mov	r7, r0
 8006f14:	2300      	movs	r3, #0
 8006f16:	4620      	mov	r0, r4
 8006f18:	4629      	mov	r1, r5
 8006f1a:	f7f9 fd4f 	bl	80009bc <__aeabi_dcmplt>
 8006f1e:	b140      	cbz	r0, 8006f32 <_dtoa_r+0x16a>
 8006f20:	4638      	mov	r0, r7
 8006f22:	f7f9 fa6f 	bl	8000404 <__aeabi_i2d>
 8006f26:	4622      	mov	r2, r4
 8006f28:	462b      	mov	r3, r5
 8006f2a:	f7f9 fd3d 	bl	80009a8 <__aeabi_dcmpeq>
 8006f2e:	b900      	cbnz	r0, 8006f32 <_dtoa_r+0x16a>
 8006f30:	3f01      	subs	r7, #1
 8006f32:	2f16      	cmp	r7, #22
 8006f34:	d853      	bhi.n	8006fde <_dtoa_r+0x216>
 8006f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f3a:	4b5c      	ldr	r3, [pc, #368]	@ (80070ac <_dtoa_r+0x2e4>)
 8006f3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f44:	f7f9 fd3a 	bl	80009bc <__aeabi_dcmplt>
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	d04a      	beq.n	8006fe2 <_dtoa_r+0x21a>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	3f01      	subs	r7, #1
 8006f50:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006f52:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006f54:	1b9b      	subs	r3, r3, r6
 8006f56:	1e5a      	subs	r2, r3, #1
 8006f58:	bf46      	itte	mi
 8006f5a:	f1c3 0801 	rsbmi	r8, r3, #1
 8006f5e:	2300      	movmi	r3, #0
 8006f60:	f04f 0800 	movpl.w	r8, #0
 8006f64:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f66:	bf48      	it	mi
 8006f68:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006f6a:	2f00      	cmp	r7, #0
 8006f6c:	db3b      	blt.n	8006fe6 <_dtoa_r+0x21e>
 8006f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f70:	970e      	str	r7, [sp, #56]	@ 0x38
 8006f72:	443b      	add	r3, r7
 8006f74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f76:	2300      	movs	r3, #0
 8006f78:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006f7c:	2b09      	cmp	r3, #9
 8006f7e:	d866      	bhi.n	800704e <_dtoa_r+0x286>
 8006f80:	2b05      	cmp	r3, #5
 8006f82:	bfc4      	itt	gt
 8006f84:	3b04      	subgt	r3, #4
 8006f86:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006f88:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006f8a:	bfc8      	it	gt
 8006f8c:	2400      	movgt	r4, #0
 8006f8e:	f1a3 0302 	sub.w	r3, r3, #2
 8006f92:	bfd8      	it	le
 8006f94:	2401      	movle	r4, #1
 8006f96:	2b03      	cmp	r3, #3
 8006f98:	d864      	bhi.n	8007064 <_dtoa_r+0x29c>
 8006f9a:	e8df f003 	tbb	[pc, r3]
 8006f9e:	382b      	.short	0x382b
 8006fa0:	5636      	.short	0x5636
 8006fa2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006fa6:	441e      	add	r6, r3
 8006fa8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006fac:	2b20      	cmp	r3, #32
 8006fae:	bfc1      	itttt	gt
 8006fb0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006fb4:	fa08 f803 	lslgt.w	r8, r8, r3
 8006fb8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006fbc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006fc0:	bfd6      	itet	le
 8006fc2:	f1c3 0320 	rsble	r3, r3, #32
 8006fc6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006fca:	fa04 f003 	lslle.w	r0, r4, r3
 8006fce:	f7f9 fa09 	bl	80003e4 <__aeabi_ui2d>
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006fd8:	3e01      	subs	r6, #1
 8006fda:	9212      	str	r2, [sp, #72]	@ 0x48
 8006fdc:	e775      	b.n	8006eca <_dtoa_r+0x102>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e7b6      	b.n	8006f50 <_dtoa_r+0x188>
 8006fe2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006fe4:	e7b5      	b.n	8006f52 <_dtoa_r+0x18a>
 8006fe6:	427b      	negs	r3, r7
 8006fe8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fea:	2300      	movs	r3, #0
 8006fec:	eba8 0807 	sub.w	r8, r8, r7
 8006ff0:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ff2:	e7c2      	b.n	8006f7a <_dtoa_r+0x1b2>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ff8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	dc35      	bgt.n	800706a <_dtoa_r+0x2a2>
 8006ffe:	2301      	movs	r3, #1
 8007000:	461a      	mov	r2, r3
 8007002:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007006:	9221      	str	r2, [sp, #132]	@ 0x84
 8007008:	e00b      	b.n	8007022 <_dtoa_r+0x25a>
 800700a:	2301      	movs	r3, #1
 800700c:	e7f3      	b.n	8006ff6 <_dtoa_r+0x22e>
 800700e:	2300      	movs	r3, #0
 8007010:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007012:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007014:	18fb      	adds	r3, r7, r3
 8007016:	9308      	str	r3, [sp, #32]
 8007018:	3301      	adds	r3, #1
 800701a:	2b01      	cmp	r3, #1
 800701c:	9307      	str	r3, [sp, #28]
 800701e:	bfb8      	it	lt
 8007020:	2301      	movlt	r3, #1
 8007022:	2100      	movs	r1, #0
 8007024:	2204      	movs	r2, #4
 8007026:	f8db 001c 	ldr.w	r0, [fp, #28]
 800702a:	f102 0514 	add.w	r5, r2, #20
 800702e:	429d      	cmp	r5, r3
 8007030:	d91f      	bls.n	8007072 <_dtoa_r+0x2aa>
 8007032:	6041      	str	r1, [r0, #4]
 8007034:	4658      	mov	r0, fp
 8007036:	f000 fd8d 	bl	8007b54 <_Balloc>
 800703a:	4682      	mov	sl, r0
 800703c:	2800      	cmp	r0, #0
 800703e:	d139      	bne.n	80070b4 <_dtoa_r+0x2ec>
 8007040:	4602      	mov	r2, r0
 8007042:	f240 11af 	movw	r1, #431	@ 0x1af
 8007046:	4b1a      	ldr	r3, [pc, #104]	@ (80070b0 <_dtoa_r+0x2e8>)
 8007048:	e6d2      	b.n	8006df0 <_dtoa_r+0x28>
 800704a:	2301      	movs	r3, #1
 800704c:	e7e0      	b.n	8007010 <_dtoa_r+0x248>
 800704e:	2401      	movs	r4, #1
 8007050:	2300      	movs	r3, #0
 8007052:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007054:	9320      	str	r3, [sp, #128]	@ 0x80
 8007056:	f04f 33ff 	mov.w	r3, #4294967295
 800705a:	2200      	movs	r2, #0
 800705c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007060:	2312      	movs	r3, #18
 8007062:	e7d0      	b.n	8007006 <_dtoa_r+0x23e>
 8007064:	2301      	movs	r3, #1
 8007066:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007068:	e7f5      	b.n	8007056 <_dtoa_r+0x28e>
 800706a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800706c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007070:	e7d7      	b.n	8007022 <_dtoa_r+0x25a>
 8007072:	3101      	adds	r1, #1
 8007074:	0052      	lsls	r2, r2, #1
 8007076:	e7d8      	b.n	800702a <_dtoa_r+0x262>
 8007078:	636f4361 	.word	0x636f4361
 800707c:	3fd287a7 	.word	0x3fd287a7
 8007080:	8b60c8b3 	.word	0x8b60c8b3
 8007084:	3fc68a28 	.word	0x3fc68a28
 8007088:	509f79fb 	.word	0x509f79fb
 800708c:	3fd34413 	.word	0x3fd34413
 8007090:	0800a4bd 	.word	0x0800a4bd
 8007094:	0800a4d4 	.word	0x0800a4d4
 8007098:	7ff00000 	.word	0x7ff00000
 800709c:	0800a4b9 	.word	0x0800a4b9
 80070a0:	0800a488 	.word	0x0800a488
 80070a4:	0800a487 	.word	0x0800a487
 80070a8:	3ff80000 	.word	0x3ff80000
 80070ac:	0800a5d0 	.word	0x0800a5d0
 80070b0:	0800a52c 	.word	0x0800a52c
 80070b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80070b8:	6018      	str	r0, [r3, #0]
 80070ba:	9b07      	ldr	r3, [sp, #28]
 80070bc:	2b0e      	cmp	r3, #14
 80070be:	f200 80a4 	bhi.w	800720a <_dtoa_r+0x442>
 80070c2:	2c00      	cmp	r4, #0
 80070c4:	f000 80a1 	beq.w	800720a <_dtoa_r+0x442>
 80070c8:	2f00      	cmp	r7, #0
 80070ca:	dd33      	ble.n	8007134 <_dtoa_r+0x36c>
 80070cc:	4b86      	ldr	r3, [pc, #536]	@ (80072e8 <_dtoa_r+0x520>)
 80070ce:	f007 020f 	and.w	r2, r7, #15
 80070d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070d6:	05f8      	lsls	r0, r7, #23
 80070d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80070dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80070e4:	d516      	bpl.n	8007114 <_dtoa_r+0x34c>
 80070e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070ea:	4b80      	ldr	r3, [pc, #512]	@ (80072ec <_dtoa_r+0x524>)
 80070ec:	2603      	movs	r6, #3
 80070ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070f2:	f7f9 fb1b 	bl	800072c <__aeabi_ddiv>
 80070f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070fa:	f004 040f 	and.w	r4, r4, #15
 80070fe:	4d7b      	ldr	r5, [pc, #492]	@ (80072ec <_dtoa_r+0x524>)
 8007100:	b954      	cbnz	r4, 8007118 <_dtoa_r+0x350>
 8007102:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007106:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800710a:	f7f9 fb0f 	bl	800072c <__aeabi_ddiv>
 800710e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007112:	e028      	b.n	8007166 <_dtoa_r+0x39e>
 8007114:	2602      	movs	r6, #2
 8007116:	e7f2      	b.n	80070fe <_dtoa_r+0x336>
 8007118:	07e1      	lsls	r1, r4, #31
 800711a:	d508      	bpl.n	800712e <_dtoa_r+0x366>
 800711c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007120:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007124:	f7f9 f9d8 	bl	80004d8 <__aeabi_dmul>
 8007128:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800712c:	3601      	adds	r6, #1
 800712e:	1064      	asrs	r4, r4, #1
 8007130:	3508      	adds	r5, #8
 8007132:	e7e5      	b.n	8007100 <_dtoa_r+0x338>
 8007134:	f000 80d2 	beq.w	80072dc <_dtoa_r+0x514>
 8007138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800713c:	427c      	negs	r4, r7
 800713e:	4b6a      	ldr	r3, [pc, #424]	@ (80072e8 <_dtoa_r+0x520>)
 8007140:	f004 020f 	and.w	r2, r4, #15
 8007144:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714c:	f7f9 f9c4 	bl	80004d8 <__aeabi_dmul>
 8007150:	2602      	movs	r6, #2
 8007152:	2300      	movs	r3, #0
 8007154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007158:	4d64      	ldr	r5, [pc, #400]	@ (80072ec <_dtoa_r+0x524>)
 800715a:	1124      	asrs	r4, r4, #4
 800715c:	2c00      	cmp	r4, #0
 800715e:	f040 80b2 	bne.w	80072c6 <_dtoa_r+0x4fe>
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1d3      	bne.n	800710e <_dtoa_r+0x346>
 8007166:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800716a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800716c:	2b00      	cmp	r3, #0
 800716e:	f000 80b7 	beq.w	80072e0 <_dtoa_r+0x518>
 8007172:	2200      	movs	r2, #0
 8007174:	4620      	mov	r0, r4
 8007176:	4629      	mov	r1, r5
 8007178:	4b5d      	ldr	r3, [pc, #372]	@ (80072f0 <_dtoa_r+0x528>)
 800717a:	f7f9 fc1f 	bl	80009bc <__aeabi_dcmplt>
 800717e:	2800      	cmp	r0, #0
 8007180:	f000 80ae 	beq.w	80072e0 <_dtoa_r+0x518>
 8007184:	9b07      	ldr	r3, [sp, #28]
 8007186:	2b00      	cmp	r3, #0
 8007188:	f000 80aa 	beq.w	80072e0 <_dtoa_r+0x518>
 800718c:	9b08      	ldr	r3, [sp, #32]
 800718e:	2b00      	cmp	r3, #0
 8007190:	dd37      	ble.n	8007202 <_dtoa_r+0x43a>
 8007192:	1e7b      	subs	r3, r7, #1
 8007194:	4620      	mov	r0, r4
 8007196:	9304      	str	r3, [sp, #16]
 8007198:	2200      	movs	r2, #0
 800719a:	4629      	mov	r1, r5
 800719c:	4b55      	ldr	r3, [pc, #340]	@ (80072f4 <_dtoa_r+0x52c>)
 800719e:	f7f9 f99b 	bl	80004d8 <__aeabi_dmul>
 80071a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071a6:	9c08      	ldr	r4, [sp, #32]
 80071a8:	3601      	adds	r6, #1
 80071aa:	4630      	mov	r0, r6
 80071ac:	f7f9 f92a 	bl	8000404 <__aeabi_i2d>
 80071b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071b4:	f7f9 f990 	bl	80004d8 <__aeabi_dmul>
 80071b8:	2200      	movs	r2, #0
 80071ba:	4b4f      	ldr	r3, [pc, #316]	@ (80072f8 <_dtoa_r+0x530>)
 80071bc:	f7f8 ffd6 	bl	800016c <__adddf3>
 80071c0:	4605      	mov	r5, r0
 80071c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80071c6:	2c00      	cmp	r4, #0
 80071c8:	f040 809a 	bne.w	8007300 <_dtoa_r+0x538>
 80071cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071d0:	2200      	movs	r2, #0
 80071d2:	4b4a      	ldr	r3, [pc, #296]	@ (80072fc <_dtoa_r+0x534>)
 80071d4:	f7f8 ffc8 	bl	8000168 <__aeabi_dsub>
 80071d8:	4602      	mov	r2, r0
 80071da:	460b      	mov	r3, r1
 80071dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80071e0:	462a      	mov	r2, r5
 80071e2:	4633      	mov	r3, r6
 80071e4:	f7f9 fc08 	bl	80009f8 <__aeabi_dcmpgt>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	f040 828e 	bne.w	800770a <_dtoa_r+0x942>
 80071ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071f2:	462a      	mov	r2, r5
 80071f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80071f8:	f7f9 fbe0 	bl	80009bc <__aeabi_dcmplt>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f040 8127 	bne.w	8007450 <_dtoa_r+0x688>
 8007202:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007206:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800720a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800720c:	2b00      	cmp	r3, #0
 800720e:	f2c0 8163 	blt.w	80074d8 <_dtoa_r+0x710>
 8007212:	2f0e      	cmp	r7, #14
 8007214:	f300 8160 	bgt.w	80074d8 <_dtoa_r+0x710>
 8007218:	4b33      	ldr	r3, [pc, #204]	@ (80072e8 <_dtoa_r+0x520>)
 800721a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800721e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007222:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007226:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007228:	2b00      	cmp	r3, #0
 800722a:	da03      	bge.n	8007234 <_dtoa_r+0x46c>
 800722c:	9b07      	ldr	r3, [sp, #28]
 800722e:	2b00      	cmp	r3, #0
 8007230:	f340 8100 	ble.w	8007434 <_dtoa_r+0x66c>
 8007234:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007238:	4656      	mov	r6, sl
 800723a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800723e:	4620      	mov	r0, r4
 8007240:	4629      	mov	r1, r5
 8007242:	f7f9 fa73 	bl	800072c <__aeabi_ddiv>
 8007246:	f7f9 fbf7 	bl	8000a38 <__aeabi_d2iz>
 800724a:	4680      	mov	r8, r0
 800724c:	f7f9 f8da 	bl	8000404 <__aeabi_i2d>
 8007250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007254:	f7f9 f940 	bl	80004d8 <__aeabi_dmul>
 8007258:	4602      	mov	r2, r0
 800725a:	460b      	mov	r3, r1
 800725c:	4620      	mov	r0, r4
 800725e:	4629      	mov	r1, r5
 8007260:	f7f8 ff82 	bl	8000168 <__aeabi_dsub>
 8007264:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007268:	9d07      	ldr	r5, [sp, #28]
 800726a:	f806 4b01 	strb.w	r4, [r6], #1
 800726e:	eba6 040a 	sub.w	r4, r6, sl
 8007272:	42a5      	cmp	r5, r4
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	f040 8116 	bne.w	80074a8 <_dtoa_r+0x6e0>
 800727c:	f7f8 ff76 	bl	800016c <__adddf3>
 8007280:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007284:	4604      	mov	r4, r0
 8007286:	460d      	mov	r5, r1
 8007288:	f7f9 fbb6 	bl	80009f8 <__aeabi_dcmpgt>
 800728c:	2800      	cmp	r0, #0
 800728e:	f040 80f8 	bne.w	8007482 <_dtoa_r+0x6ba>
 8007292:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007296:	4620      	mov	r0, r4
 8007298:	4629      	mov	r1, r5
 800729a:	f7f9 fb85 	bl	80009a8 <__aeabi_dcmpeq>
 800729e:	b118      	cbz	r0, 80072a8 <_dtoa_r+0x4e0>
 80072a0:	f018 0f01 	tst.w	r8, #1
 80072a4:	f040 80ed 	bne.w	8007482 <_dtoa_r+0x6ba>
 80072a8:	4649      	mov	r1, r9
 80072aa:	4658      	mov	r0, fp
 80072ac:	f000 fc92 	bl	8007bd4 <_Bfree>
 80072b0:	2300      	movs	r3, #0
 80072b2:	7033      	strb	r3, [r6, #0]
 80072b4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80072b6:	3701      	adds	r7, #1
 80072b8:	601f      	str	r7, [r3, #0]
 80072ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f000 8320 	beq.w	8007902 <_dtoa_r+0xb3a>
 80072c2:	601e      	str	r6, [r3, #0]
 80072c4:	e31d      	b.n	8007902 <_dtoa_r+0xb3a>
 80072c6:	07e2      	lsls	r2, r4, #31
 80072c8:	d505      	bpl.n	80072d6 <_dtoa_r+0x50e>
 80072ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072ce:	f7f9 f903 	bl	80004d8 <__aeabi_dmul>
 80072d2:	2301      	movs	r3, #1
 80072d4:	3601      	adds	r6, #1
 80072d6:	1064      	asrs	r4, r4, #1
 80072d8:	3508      	adds	r5, #8
 80072da:	e73f      	b.n	800715c <_dtoa_r+0x394>
 80072dc:	2602      	movs	r6, #2
 80072de:	e742      	b.n	8007166 <_dtoa_r+0x39e>
 80072e0:	9c07      	ldr	r4, [sp, #28]
 80072e2:	9704      	str	r7, [sp, #16]
 80072e4:	e761      	b.n	80071aa <_dtoa_r+0x3e2>
 80072e6:	bf00      	nop
 80072e8:	0800a5d0 	.word	0x0800a5d0
 80072ec:	0800a5a8 	.word	0x0800a5a8
 80072f0:	3ff00000 	.word	0x3ff00000
 80072f4:	40240000 	.word	0x40240000
 80072f8:	401c0000 	.word	0x401c0000
 80072fc:	40140000 	.word	0x40140000
 8007300:	4b70      	ldr	r3, [pc, #448]	@ (80074c4 <_dtoa_r+0x6fc>)
 8007302:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007304:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007308:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800730c:	4454      	add	r4, sl
 800730e:	2900      	cmp	r1, #0
 8007310:	d045      	beq.n	800739e <_dtoa_r+0x5d6>
 8007312:	2000      	movs	r0, #0
 8007314:	496c      	ldr	r1, [pc, #432]	@ (80074c8 <_dtoa_r+0x700>)
 8007316:	f7f9 fa09 	bl	800072c <__aeabi_ddiv>
 800731a:	4633      	mov	r3, r6
 800731c:	462a      	mov	r2, r5
 800731e:	f7f8 ff23 	bl	8000168 <__aeabi_dsub>
 8007322:	4656      	mov	r6, sl
 8007324:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007328:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800732c:	f7f9 fb84 	bl	8000a38 <__aeabi_d2iz>
 8007330:	4605      	mov	r5, r0
 8007332:	f7f9 f867 	bl	8000404 <__aeabi_i2d>
 8007336:	4602      	mov	r2, r0
 8007338:	460b      	mov	r3, r1
 800733a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800733e:	f7f8 ff13 	bl	8000168 <__aeabi_dsub>
 8007342:	4602      	mov	r2, r0
 8007344:	460b      	mov	r3, r1
 8007346:	3530      	adds	r5, #48	@ 0x30
 8007348:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800734c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007350:	f806 5b01 	strb.w	r5, [r6], #1
 8007354:	f7f9 fb32 	bl	80009bc <__aeabi_dcmplt>
 8007358:	2800      	cmp	r0, #0
 800735a:	d163      	bne.n	8007424 <_dtoa_r+0x65c>
 800735c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007360:	2000      	movs	r0, #0
 8007362:	495a      	ldr	r1, [pc, #360]	@ (80074cc <_dtoa_r+0x704>)
 8007364:	f7f8 ff00 	bl	8000168 <__aeabi_dsub>
 8007368:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800736c:	f7f9 fb26 	bl	80009bc <__aeabi_dcmplt>
 8007370:	2800      	cmp	r0, #0
 8007372:	f040 8087 	bne.w	8007484 <_dtoa_r+0x6bc>
 8007376:	42a6      	cmp	r6, r4
 8007378:	f43f af43 	beq.w	8007202 <_dtoa_r+0x43a>
 800737c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007380:	2200      	movs	r2, #0
 8007382:	4b53      	ldr	r3, [pc, #332]	@ (80074d0 <_dtoa_r+0x708>)
 8007384:	f7f9 f8a8 	bl	80004d8 <__aeabi_dmul>
 8007388:	2200      	movs	r2, #0
 800738a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800738e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007392:	4b4f      	ldr	r3, [pc, #316]	@ (80074d0 <_dtoa_r+0x708>)
 8007394:	f7f9 f8a0 	bl	80004d8 <__aeabi_dmul>
 8007398:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800739c:	e7c4      	b.n	8007328 <_dtoa_r+0x560>
 800739e:	4631      	mov	r1, r6
 80073a0:	4628      	mov	r0, r5
 80073a2:	f7f9 f899 	bl	80004d8 <__aeabi_dmul>
 80073a6:	4656      	mov	r6, sl
 80073a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80073ac:	9413      	str	r4, [sp, #76]	@ 0x4c
 80073ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073b2:	f7f9 fb41 	bl	8000a38 <__aeabi_d2iz>
 80073b6:	4605      	mov	r5, r0
 80073b8:	f7f9 f824 	bl	8000404 <__aeabi_i2d>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073c4:	f7f8 fed0 	bl	8000168 <__aeabi_dsub>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	3530      	adds	r5, #48	@ 0x30
 80073ce:	f806 5b01 	strb.w	r5, [r6], #1
 80073d2:	42a6      	cmp	r6, r4
 80073d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073d8:	f04f 0200 	mov.w	r2, #0
 80073dc:	d124      	bne.n	8007428 <_dtoa_r+0x660>
 80073de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80073e2:	4b39      	ldr	r3, [pc, #228]	@ (80074c8 <_dtoa_r+0x700>)
 80073e4:	f7f8 fec2 	bl	800016c <__adddf3>
 80073e8:	4602      	mov	r2, r0
 80073ea:	460b      	mov	r3, r1
 80073ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073f0:	f7f9 fb02 	bl	80009f8 <__aeabi_dcmpgt>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d145      	bne.n	8007484 <_dtoa_r+0x6bc>
 80073f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80073fc:	2000      	movs	r0, #0
 80073fe:	4932      	ldr	r1, [pc, #200]	@ (80074c8 <_dtoa_r+0x700>)
 8007400:	f7f8 feb2 	bl	8000168 <__aeabi_dsub>
 8007404:	4602      	mov	r2, r0
 8007406:	460b      	mov	r3, r1
 8007408:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800740c:	f7f9 fad6 	bl	80009bc <__aeabi_dcmplt>
 8007410:	2800      	cmp	r0, #0
 8007412:	f43f aef6 	beq.w	8007202 <_dtoa_r+0x43a>
 8007416:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007418:	1e73      	subs	r3, r6, #1
 800741a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800741c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007420:	2b30      	cmp	r3, #48	@ 0x30
 8007422:	d0f8      	beq.n	8007416 <_dtoa_r+0x64e>
 8007424:	9f04      	ldr	r7, [sp, #16]
 8007426:	e73f      	b.n	80072a8 <_dtoa_r+0x4e0>
 8007428:	4b29      	ldr	r3, [pc, #164]	@ (80074d0 <_dtoa_r+0x708>)
 800742a:	f7f9 f855 	bl	80004d8 <__aeabi_dmul>
 800742e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007432:	e7bc      	b.n	80073ae <_dtoa_r+0x5e6>
 8007434:	d10c      	bne.n	8007450 <_dtoa_r+0x688>
 8007436:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800743a:	2200      	movs	r2, #0
 800743c:	4b25      	ldr	r3, [pc, #148]	@ (80074d4 <_dtoa_r+0x70c>)
 800743e:	f7f9 f84b 	bl	80004d8 <__aeabi_dmul>
 8007442:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007446:	f7f9 facd 	bl	80009e4 <__aeabi_dcmpge>
 800744a:	2800      	cmp	r0, #0
 800744c:	f000 815b 	beq.w	8007706 <_dtoa_r+0x93e>
 8007450:	2400      	movs	r4, #0
 8007452:	4625      	mov	r5, r4
 8007454:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007456:	4656      	mov	r6, sl
 8007458:	43db      	mvns	r3, r3
 800745a:	9304      	str	r3, [sp, #16]
 800745c:	2700      	movs	r7, #0
 800745e:	4621      	mov	r1, r4
 8007460:	4658      	mov	r0, fp
 8007462:	f000 fbb7 	bl	8007bd4 <_Bfree>
 8007466:	2d00      	cmp	r5, #0
 8007468:	d0dc      	beq.n	8007424 <_dtoa_r+0x65c>
 800746a:	b12f      	cbz	r7, 8007478 <_dtoa_r+0x6b0>
 800746c:	42af      	cmp	r7, r5
 800746e:	d003      	beq.n	8007478 <_dtoa_r+0x6b0>
 8007470:	4639      	mov	r1, r7
 8007472:	4658      	mov	r0, fp
 8007474:	f000 fbae 	bl	8007bd4 <_Bfree>
 8007478:	4629      	mov	r1, r5
 800747a:	4658      	mov	r0, fp
 800747c:	f000 fbaa 	bl	8007bd4 <_Bfree>
 8007480:	e7d0      	b.n	8007424 <_dtoa_r+0x65c>
 8007482:	9704      	str	r7, [sp, #16]
 8007484:	4633      	mov	r3, r6
 8007486:	461e      	mov	r6, r3
 8007488:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800748c:	2a39      	cmp	r2, #57	@ 0x39
 800748e:	d107      	bne.n	80074a0 <_dtoa_r+0x6d8>
 8007490:	459a      	cmp	sl, r3
 8007492:	d1f8      	bne.n	8007486 <_dtoa_r+0x6be>
 8007494:	9a04      	ldr	r2, [sp, #16]
 8007496:	3201      	adds	r2, #1
 8007498:	9204      	str	r2, [sp, #16]
 800749a:	2230      	movs	r2, #48	@ 0x30
 800749c:	f88a 2000 	strb.w	r2, [sl]
 80074a0:	781a      	ldrb	r2, [r3, #0]
 80074a2:	3201      	adds	r2, #1
 80074a4:	701a      	strb	r2, [r3, #0]
 80074a6:	e7bd      	b.n	8007424 <_dtoa_r+0x65c>
 80074a8:	2200      	movs	r2, #0
 80074aa:	4b09      	ldr	r3, [pc, #36]	@ (80074d0 <_dtoa_r+0x708>)
 80074ac:	f7f9 f814 	bl	80004d8 <__aeabi_dmul>
 80074b0:	2200      	movs	r2, #0
 80074b2:	2300      	movs	r3, #0
 80074b4:	4604      	mov	r4, r0
 80074b6:	460d      	mov	r5, r1
 80074b8:	f7f9 fa76 	bl	80009a8 <__aeabi_dcmpeq>
 80074bc:	2800      	cmp	r0, #0
 80074be:	f43f aebc 	beq.w	800723a <_dtoa_r+0x472>
 80074c2:	e6f1      	b.n	80072a8 <_dtoa_r+0x4e0>
 80074c4:	0800a5d0 	.word	0x0800a5d0
 80074c8:	3fe00000 	.word	0x3fe00000
 80074cc:	3ff00000 	.word	0x3ff00000
 80074d0:	40240000 	.word	0x40240000
 80074d4:	40140000 	.word	0x40140000
 80074d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80074da:	2a00      	cmp	r2, #0
 80074dc:	f000 80db 	beq.w	8007696 <_dtoa_r+0x8ce>
 80074e0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80074e2:	2a01      	cmp	r2, #1
 80074e4:	f300 80bf 	bgt.w	8007666 <_dtoa_r+0x89e>
 80074e8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	f000 80b7 	beq.w	800765e <_dtoa_r+0x896>
 80074f0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80074f4:	4646      	mov	r6, r8
 80074f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80074f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074fa:	2101      	movs	r1, #1
 80074fc:	441a      	add	r2, r3
 80074fe:	4658      	mov	r0, fp
 8007500:	4498      	add	r8, r3
 8007502:	9209      	str	r2, [sp, #36]	@ 0x24
 8007504:	f000 fc64 	bl	8007dd0 <__i2b>
 8007508:	4605      	mov	r5, r0
 800750a:	b15e      	cbz	r6, 8007524 <_dtoa_r+0x75c>
 800750c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800750e:	2b00      	cmp	r3, #0
 8007510:	dd08      	ble.n	8007524 <_dtoa_r+0x75c>
 8007512:	42b3      	cmp	r3, r6
 8007514:	bfa8      	it	ge
 8007516:	4633      	movge	r3, r6
 8007518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800751a:	eba8 0803 	sub.w	r8, r8, r3
 800751e:	1af6      	subs	r6, r6, r3
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	9309      	str	r3, [sp, #36]	@ 0x24
 8007524:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007526:	b1f3      	cbz	r3, 8007566 <_dtoa_r+0x79e>
 8007528:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800752a:	2b00      	cmp	r3, #0
 800752c:	f000 80b7 	beq.w	800769e <_dtoa_r+0x8d6>
 8007530:	b18c      	cbz	r4, 8007556 <_dtoa_r+0x78e>
 8007532:	4629      	mov	r1, r5
 8007534:	4622      	mov	r2, r4
 8007536:	4658      	mov	r0, fp
 8007538:	f000 fd08 	bl	8007f4c <__pow5mult>
 800753c:	464a      	mov	r2, r9
 800753e:	4601      	mov	r1, r0
 8007540:	4605      	mov	r5, r0
 8007542:	4658      	mov	r0, fp
 8007544:	f000 fc5a 	bl	8007dfc <__multiply>
 8007548:	4649      	mov	r1, r9
 800754a:	9004      	str	r0, [sp, #16]
 800754c:	4658      	mov	r0, fp
 800754e:	f000 fb41 	bl	8007bd4 <_Bfree>
 8007552:	9b04      	ldr	r3, [sp, #16]
 8007554:	4699      	mov	r9, r3
 8007556:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007558:	1b1a      	subs	r2, r3, r4
 800755a:	d004      	beq.n	8007566 <_dtoa_r+0x79e>
 800755c:	4649      	mov	r1, r9
 800755e:	4658      	mov	r0, fp
 8007560:	f000 fcf4 	bl	8007f4c <__pow5mult>
 8007564:	4681      	mov	r9, r0
 8007566:	2101      	movs	r1, #1
 8007568:	4658      	mov	r0, fp
 800756a:	f000 fc31 	bl	8007dd0 <__i2b>
 800756e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007570:	4604      	mov	r4, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 81c9 	beq.w	800790a <_dtoa_r+0xb42>
 8007578:	461a      	mov	r2, r3
 800757a:	4601      	mov	r1, r0
 800757c:	4658      	mov	r0, fp
 800757e:	f000 fce5 	bl	8007f4c <__pow5mult>
 8007582:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007584:	4604      	mov	r4, r0
 8007586:	2b01      	cmp	r3, #1
 8007588:	f300 808f 	bgt.w	80076aa <_dtoa_r+0x8e2>
 800758c:	9b02      	ldr	r3, [sp, #8]
 800758e:	2b00      	cmp	r3, #0
 8007590:	f040 8087 	bne.w	80076a2 <_dtoa_r+0x8da>
 8007594:	9b03      	ldr	r3, [sp, #12]
 8007596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800759a:	2b00      	cmp	r3, #0
 800759c:	f040 8083 	bne.w	80076a6 <_dtoa_r+0x8de>
 80075a0:	9b03      	ldr	r3, [sp, #12]
 80075a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80075a6:	0d1b      	lsrs	r3, r3, #20
 80075a8:	051b      	lsls	r3, r3, #20
 80075aa:	b12b      	cbz	r3, 80075b8 <_dtoa_r+0x7f0>
 80075ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075ae:	f108 0801 	add.w	r8, r8, #1
 80075b2:	3301      	adds	r3, #1
 80075b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075b6:	2301      	movs	r3, #1
 80075b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 81aa 	beq.w	8007916 <_dtoa_r+0xb4e>
 80075c2:	6923      	ldr	r3, [r4, #16]
 80075c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80075c8:	6918      	ldr	r0, [r3, #16]
 80075ca:	f000 fbb5 	bl	8007d38 <__hi0bits>
 80075ce:	f1c0 0020 	rsb	r0, r0, #32
 80075d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075d4:	4418      	add	r0, r3
 80075d6:	f010 001f 	ands.w	r0, r0, #31
 80075da:	d071      	beq.n	80076c0 <_dtoa_r+0x8f8>
 80075dc:	f1c0 0320 	rsb	r3, r0, #32
 80075e0:	2b04      	cmp	r3, #4
 80075e2:	dd65      	ble.n	80076b0 <_dtoa_r+0x8e8>
 80075e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075e6:	f1c0 001c 	rsb	r0, r0, #28
 80075ea:	4403      	add	r3, r0
 80075ec:	4480      	add	r8, r0
 80075ee:	4406      	add	r6, r0
 80075f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80075f2:	f1b8 0f00 	cmp.w	r8, #0
 80075f6:	dd05      	ble.n	8007604 <_dtoa_r+0x83c>
 80075f8:	4649      	mov	r1, r9
 80075fa:	4642      	mov	r2, r8
 80075fc:	4658      	mov	r0, fp
 80075fe:	f000 fcff 	bl	8008000 <__lshift>
 8007602:	4681      	mov	r9, r0
 8007604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007606:	2b00      	cmp	r3, #0
 8007608:	dd05      	ble.n	8007616 <_dtoa_r+0x84e>
 800760a:	4621      	mov	r1, r4
 800760c:	461a      	mov	r2, r3
 800760e:	4658      	mov	r0, fp
 8007610:	f000 fcf6 	bl	8008000 <__lshift>
 8007614:	4604      	mov	r4, r0
 8007616:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007618:	2b00      	cmp	r3, #0
 800761a:	d053      	beq.n	80076c4 <_dtoa_r+0x8fc>
 800761c:	4621      	mov	r1, r4
 800761e:	4648      	mov	r0, r9
 8007620:	f000 fd5a 	bl	80080d8 <__mcmp>
 8007624:	2800      	cmp	r0, #0
 8007626:	da4d      	bge.n	80076c4 <_dtoa_r+0x8fc>
 8007628:	1e7b      	subs	r3, r7, #1
 800762a:	4649      	mov	r1, r9
 800762c:	9304      	str	r3, [sp, #16]
 800762e:	220a      	movs	r2, #10
 8007630:	2300      	movs	r3, #0
 8007632:	4658      	mov	r0, fp
 8007634:	f000 faf0 	bl	8007c18 <__multadd>
 8007638:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800763a:	4681      	mov	r9, r0
 800763c:	2b00      	cmp	r3, #0
 800763e:	f000 816c 	beq.w	800791a <_dtoa_r+0xb52>
 8007642:	2300      	movs	r3, #0
 8007644:	4629      	mov	r1, r5
 8007646:	220a      	movs	r2, #10
 8007648:	4658      	mov	r0, fp
 800764a:	f000 fae5 	bl	8007c18 <__multadd>
 800764e:	9b08      	ldr	r3, [sp, #32]
 8007650:	4605      	mov	r5, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	dc61      	bgt.n	800771a <_dtoa_r+0x952>
 8007656:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007658:	2b02      	cmp	r3, #2
 800765a:	dc3b      	bgt.n	80076d4 <_dtoa_r+0x90c>
 800765c:	e05d      	b.n	800771a <_dtoa_r+0x952>
 800765e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007660:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007664:	e746      	b.n	80074f4 <_dtoa_r+0x72c>
 8007666:	9b07      	ldr	r3, [sp, #28]
 8007668:	1e5c      	subs	r4, r3, #1
 800766a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800766c:	42a3      	cmp	r3, r4
 800766e:	bfbf      	itttt	lt
 8007670:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007672:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007674:	1ae3      	sublt	r3, r4, r3
 8007676:	18d2      	addlt	r2, r2, r3
 8007678:	bfa8      	it	ge
 800767a:	1b1c      	subge	r4, r3, r4
 800767c:	9b07      	ldr	r3, [sp, #28]
 800767e:	bfbe      	ittt	lt
 8007680:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007682:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007684:	2400      	movlt	r4, #0
 8007686:	2b00      	cmp	r3, #0
 8007688:	bfb5      	itete	lt
 800768a:	eba8 0603 	sublt.w	r6, r8, r3
 800768e:	4646      	movge	r6, r8
 8007690:	2300      	movlt	r3, #0
 8007692:	9b07      	ldrge	r3, [sp, #28]
 8007694:	e730      	b.n	80074f8 <_dtoa_r+0x730>
 8007696:	4646      	mov	r6, r8
 8007698:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800769a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800769c:	e735      	b.n	800750a <_dtoa_r+0x742>
 800769e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076a0:	e75c      	b.n	800755c <_dtoa_r+0x794>
 80076a2:	2300      	movs	r3, #0
 80076a4:	e788      	b.n	80075b8 <_dtoa_r+0x7f0>
 80076a6:	9b02      	ldr	r3, [sp, #8]
 80076a8:	e786      	b.n	80075b8 <_dtoa_r+0x7f0>
 80076aa:	2300      	movs	r3, #0
 80076ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80076ae:	e788      	b.n	80075c2 <_dtoa_r+0x7fa>
 80076b0:	d09f      	beq.n	80075f2 <_dtoa_r+0x82a>
 80076b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076b4:	331c      	adds	r3, #28
 80076b6:	441a      	add	r2, r3
 80076b8:	4498      	add	r8, r3
 80076ba:	441e      	add	r6, r3
 80076bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80076be:	e798      	b.n	80075f2 <_dtoa_r+0x82a>
 80076c0:	4603      	mov	r3, r0
 80076c2:	e7f6      	b.n	80076b2 <_dtoa_r+0x8ea>
 80076c4:	9b07      	ldr	r3, [sp, #28]
 80076c6:	9704      	str	r7, [sp, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	dc20      	bgt.n	800770e <_dtoa_r+0x946>
 80076cc:	9308      	str	r3, [sp, #32]
 80076ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	dd1e      	ble.n	8007712 <_dtoa_r+0x94a>
 80076d4:	9b08      	ldr	r3, [sp, #32]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f47f aebc 	bne.w	8007454 <_dtoa_r+0x68c>
 80076dc:	4621      	mov	r1, r4
 80076de:	2205      	movs	r2, #5
 80076e0:	4658      	mov	r0, fp
 80076e2:	f000 fa99 	bl	8007c18 <__multadd>
 80076e6:	4601      	mov	r1, r0
 80076e8:	4604      	mov	r4, r0
 80076ea:	4648      	mov	r0, r9
 80076ec:	f000 fcf4 	bl	80080d8 <__mcmp>
 80076f0:	2800      	cmp	r0, #0
 80076f2:	f77f aeaf 	ble.w	8007454 <_dtoa_r+0x68c>
 80076f6:	2331      	movs	r3, #49	@ 0x31
 80076f8:	4656      	mov	r6, sl
 80076fa:	f806 3b01 	strb.w	r3, [r6], #1
 80076fe:	9b04      	ldr	r3, [sp, #16]
 8007700:	3301      	adds	r3, #1
 8007702:	9304      	str	r3, [sp, #16]
 8007704:	e6aa      	b.n	800745c <_dtoa_r+0x694>
 8007706:	9c07      	ldr	r4, [sp, #28]
 8007708:	9704      	str	r7, [sp, #16]
 800770a:	4625      	mov	r5, r4
 800770c:	e7f3      	b.n	80076f6 <_dtoa_r+0x92e>
 800770e:	9b07      	ldr	r3, [sp, #28]
 8007710:	9308      	str	r3, [sp, #32]
 8007712:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007714:	2b00      	cmp	r3, #0
 8007716:	f000 8104 	beq.w	8007922 <_dtoa_r+0xb5a>
 800771a:	2e00      	cmp	r6, #0
 800771c:	dd05      	ble.n	800772a <_dtoa_r+0x962>
 800771e:	4629      	mov	r1, r5
 8007720:	4632      	mov	r2, r6
 8007722:	4658      	mov	r0, fp
 8007724:	f000 fc6c 	bl	8008000 <__lshift>
 8007728:	4605      	mov	r5, r0
 800772a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800772c:	2b00      	cmp	r3, #0
 800772e:	d05a      	beq.n	80077e6 <_dtoa_r+0xa1e>
 8007730:	4658      	mov	r0, fp
 8007732:	6869      	ldr	r1, [r5, #4]
 8007734:	f000 fa0e 	bl	8007b54 <_Balloc>
 8007738:	4606      	mov	r6, r0
 800773a:	b928      	cbnz	r0, 8007748 <_dtoa_r+0x980>
 800773c:	4602      	mov	r2, r0
 800773e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007742:	4b83      	ldr	r3, [pc, #524]	@ (8007950 <_dtoa_r+0xb88>)
 8007744:	f7ff bb54 	b.w	8006df0 <_dtoa_r+0x28>
 8007748:	692a      	ldr	r2, [r5, #16]
 800774a:	f105 010c 	add.w	r1, r5, #12
 800774e:	3202      	adds	r2, #2
 8007750:	0092      	lsls	r2, r2, #2
 8007752:	300c      	adds	r0, #12
 8007754:	f002 f8b6 	bl	80098c4 <memcpy>
 8007758:	2201      	movs	r2, #1
 800775a:	4631      	mov	r1, r6
 800775c:	4658      	mov	r0, fp
 800775e:	f000 fc4f 	bl	8008000 <__lshift>
 8007762:	462f      	mov	r7, r5
 8007764:	4605      	mov	r5, r0
 8007766:	f10a 0301 	add.w	r3, sl, #1
 800776a:	9307      	str	r3, [sp, #28]
 800776c:	9b08      	ldr	r3, [sp, #32]
 800776e:	4453      	add	r3, sl
 8007770:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007772:	9b02      	ldr	r3, [sp, #8]
 8007774:	f003 0301 	and.w	r3, r3, #1
 8007778:	930a      	str	r3, [sp, #40]	@ 0x28
 800777a:	9b07      	ldr	r3, [sp, #28]
 800777c:	4621      	mov	r1, r4
 800777e:	3b01      	subs	r3, #1
 8007780:	4648      	mov	r0, r9
 8007782:	9302      	str	r3, [sp, #8]
 8007784:	f7ff fa98 	bl	8006cb8 <quorem>
 8007788:	4639      	mov	r1, r7
 800778a:	9008      	str	r0, [sp, #32]
 800778c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007790:	4648      	mov	r0, r9
 8007792:	f000 fca1 	bl	80080d8 <__mcmp>
 8007796:	462a      	mov	r2, r5
 8007798:	9009      	str	r0, [sp, #36]	@ 0x24
 800779a:	4621      	mov	r1, r4
 800779c:	4658      	mov	r0, fp
 800779e:	f000 fcb7 	bl	8008110 <__mdiff>
 80077a2:	68c2      	ldr	r2, [r0, #12]
 80077a4:	4606      	mov	r6, r0
 80077a6:	bb02      	cbnz	r2, 80077ea <_dtoa_r+0xa22>
 80077a8:	4601      	mov	r1, r0
 80077aa:	4648      	mov	r0, r9
 80077ac:	f000 fc94 	bl	80080d8 <__mcmp>
 80077b0:	4602      	mov	r2, r0
 80077b2:	4631      	mov	r1, r6
 80077b4:	4658      	mov	r0, fp
 80077b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80077b8:	f000 fa0c 	bl	8007bd4 <_Bfree>
 80077bc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80077be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80077c0:	9e07      	ldr	r6, [sp, #28]
 80077c2:	ea43 0102 	orr.w	r1, r3, r2
 80077c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077c8:	4319      	orrs	r1, r3
 80077ca:	d110      	bne.n	80077ee <_dtoa_r+0xa26>
 80077cc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80077d0:	d029      	beq.n	8007826 <_dtoa_r+0xa5e>
 80077d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	dd02      	ble.n	80077de <_dtoa_r+0xa16>
 80077d8:	9b08      	ldr	r3, [sp, #32]
 80077da:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80077de:	9b02      	ldr	r3, [sp, #8]
 80077e0:	f883 8000 	strb.w	r8, [r3]
 80077e4:	e63b      	b.n	800745e <_dtoa_r+0x696>
 80077e6:	4628      	mov	r0, r5
 80077e8:	e7bb      	b.n	8007762 <_dtoa_r+0x99a>
 80077ea:	2201      	movs	r2, #1
 80077ec:	e7e1      	b.n	80077b2 <_dtoa_r+0x9ea>
 80077ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	db04      	blt.n	80077fe <_dtoa_r+0xa36>
 80077f4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80077f6:	430b      	orrs	r3, r1
 80077f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077fa:	430b      	orrs	r3, r1
 80077fc:	d120      	bne.n	8007840 <_dtoa_r+0xa78>
 80077fe:	2a00      	cmp	r2, #0
 8007800:	dded      	ble.n	80077de <_dtoa_r+0xa16>
 8007802:	4649      	mov	r1, r9
 8007804:	2201      	movs	r2, #1
 8007806:	4658      	mov	r0, fp
 8007808:	f000 fbfa 	bl	8008000 <__lshift>
 800780c:	4621      	mov	r1, r4
 800780e:	4681      	mov	r9, r0
 8007810:	f000 fc62 	bl	80080d8 <__mcmp>
 8007814:	2800      	cmp	r0, #0
 8007816:	dc03      	bgt.n	8007820 <_dtoa_r+0xa58>
 8007818:	d1e1      	bne.n	80077de <_dtoa_r+0xa16>
 800781a:	f018 0f01 	tst.w	r8, #1
 800781e:	d0de      	beq.n	80077de <_dtoa_r+0xa16>
 8007820:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007824:	d1d8      	bne.n	80077d8 <_dtoa_r+0xa10>
 8007826:	2339      	movs	r3, #57	@ 0x39
 8007828:	9a02      	ldr	r2, [sp, #8]
 800782a:	7013      	strb	r3, [r2, #0]
 800782c:	4633      	mov	r3, r6
 800782e:	461e      	mov	r6, r3
 8007830:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007834:	3b01      	subs	r3, #1
 8007836:	2a39      	cmp	r2, #57	@ 0x39
 8007838:	d052      	beq.n	80078e0 <_dtoa_r+0xb18>
 800783a:	3201      	adds	r2, #1
 800783c:	701a      	strb	r2, [r3, #0]
 800783e:	e60e      	b.n	800745e <_dtoa_r+0x696>
 8007840:	2a00      	cmp	r2, #0
 8007842:	dd07      	ble.n	8007854 <_dtoa_r+0xa8c>
 8007844:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007848:	d0ed      	beq.n	8007826 <_dtoa_r+0xa5e>
 800784a:	9a02      	ldr	r2, [sp, #8]
 800784c:	f108 0301 	add.w	r3, r8, #1
 8007850:	7013      	strb	r3, [r2, #0]
 8007852:	e604      	b.n	800745e <_dtoa_r+0x696>
 8007854:	9b07      	ldr	r3, [sp, #28]
 8007856:	9a07      	ldr	r2, [sp, #28]
 8007858:	f803 8c01 	strb.w	r8, [r3, #-1]
 800785c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800785e:	4293      	cmp	r3, r2
 8007860:	d028      	beq.n	80078b4 <_dtoa_r+0xaec>
 8007862:	4649      	mov	r1, r9
 8007864:	2300      	movs	r3, #0
 8007866:	220a      	movs	r2, #10
 8007868:	4658      	mov	r0, fp
 800786a:	f000 f9d5 	bl	8007c18 <__multadd>
 800786e:	42af      	cmp	r7, r5
 8007870:	4681      	mov	r9, r0
 8007872:	f04f 0300 	mov.w	r3, #0
 8007876:	f04f 020a 	mov.w	r2, #10
 800787a:	4639      	mov	r1, r7
 800787c:	4658      	mov	r0, fp
 800787e:	d107      	bne.n	8007890 <_dtoa_r+0xac8>
 8007880:	f000 f9ca 	bl	8007c18 <__multadd>
 8007884:	4607      	mov	r7, r0
 8007886:	4605      	mov	r5, r0
 8007888:	9b07      	ldr	r3, [sp, #28]
 800788a:	3301      	adds	r3, #1
 800788c:	9307      	str	r3, [sp, #28]
 800788e:	e774      	b.n	800777a <_dtoa_r+0x9b2>
 8007890:	f000 f9c2 	bl	8007c18 <__multadd>
 8007894:	4629      	mov	r1, r5
 8007896:	4607      	mov	r7, r0
 8007898:	2300      	movs	r3, #0
 800789a:	220a      	movs	r2, #10
 800789c:	4658      	mov	r0, fp
 800789e:	f000 f9bb 	bl	8007c18 <__multadd>
 80078a2:	4605      	mov	r5, r0
 80078a4:	e7f0      	b.n	8007888 <_dtoa_r+0xac0>
 80078a6:	9b08      	ldr	r3, [sp, #32]
 80078a8:	2700      	movs	r7, #0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	bfcc      	ite	gt
 80078ae:	461e      	movgt	r6, r3
 80078b0:	2601      	movle	r6, #1
 80078b2:	4456      	add	r6, sl
 80078b4:	4649      	mov	r1, r9
 80078b6:	2201      	movs	r2, #1
 80078b8:	4658      	mov	r0, fp
 80078ba:	f000 fba1 	bl	8008000 <__lshift>
 80078be:	4621      	mov	r1, r4
 80078c0:	4681      	mov	r9, r0
 80078c2:	f000 fc09 	bl	80080d8 <__mcmp>
 80078c6:	2800      	cmp	r0, #0
 80078c8:	dcb0      	bgt.n	800782c <_dtoa_r+0xa64>
 80078ca:	d102      	bne.n	80078d2 <_dtoa_r+0xb0a>
 80078cc:	f018 0f01 	tst.w	r8, #1
 80078d0:	d1ac      	bne.n	800782c <_dtoa_r+0xa64>
 80078d2:	4633      	mov	r3, r6
 80078d4:	461e      	mov	r6, r3
 80078d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078da:	2a30      	cmp	r2, #48	@ 0x30
 80078dc:	d0fa      	beq.n	80078d4 <_dtoa_r+0xb0c>
 80078de:	e5be      	b.n	800745e <_dtoa_r+0x696>
 80078e0:	459a      	cmp	sl, r3
 80078e2:	d1a4      	bne.n	800782e <_dtoa_r+0xa66>
 80078e4:	9b04      	ldr	r3, [sp, #16]
 80078e6:	3301      	adds	r3, #1
 80078e8:	9304      	str	r3, [sp, #16]
 80078ea:	2331      	movs	r3, #49	@ 0x31
 80078ec:	f88a 3000 	strb.w	r3, [sl]
 80078f0:	e5b5      	b.n	800745e <_dtoa_r+0x696>
 80078f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80078f4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007954 <_dtoa_r+0xb8c>
 80078f8:	b11b      	cbz	r3, 8007902 <_dtoa_r+0xb3a>
 80078fa:	f10a 0308 	add.w	r3, sl, #8
 80078fe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007900:	6013      	str	r3, [r2, #0]
 8007902:	4650      	mov	r0, sl
 8007904:	b017      	add	sp, #92	@ 0x5c
 8007906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800790c:	2b01      	cmp	r3, #1
 800790e:	f77f ae3d 	ble.w	800758c <_dtoa_r+0x7c4>
 8007912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007914:	930a      	str	r3, [sp, #40]	@ 0x28
 8007916:	2001      	movs	r0, #1
 8007918:	e65b      	b.n	80075d2 <_dtoa_r+0x80a>
 800791a:	9b08      	ldr	r3, [sp, #32]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f77f aed6 	ble.w	80076ce <_dtoa_r+0x906>
 8007922:	4656      	mov	r6, sl
 8007924:	4621      	mov	r1, r4
 8007926:	4648      	mov	r0, r9
 8007928:	f7ff f9c6 	bl	8006cb8 <quorem>
 800792c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007930:	9b08      	ldr	r3, [sp, #32]
 8007932:	f806 8b01 	strb.w	r8, [r6], #1
 8007936:	eba6 020a 	sub.w	r2, r6, sl
 800793a:	4293      	cmp	r3, r2
 800793c:	ddb3      	ble.n	80078a6 <_dtoa_r+0xade>
 800793e:	4649      	mov	r1, r9
 8007940:	2300      	movs	r3, #0
 8007942:	220a      	movs	r2, #10
 8007944:	4658      	mov	r0, fp
 8007946:	f000 f967 	bl	8007c18 <__multadd>
 800794a:	4681      	mov	r9, r0
 800794c:	e7ea      	b.n	8007924 <_dtoa_r+0xb5c>
 800794e:	bf00      	nop
 8007950:	0800a52c 	.word	0x0800a52c
 8007954:	0800a4b0 	.word	0x0800a4b0

08007958 <_free_r>:
 8007958:	b538      	push	{r3, r4, r5, lr}
 800795a:	4605      	mov	r5, r0
 800795c:	2900      	cmp	r1, #0
 800795e:	d040      	beq.n	80079e2 <_free_r+0x8a>
 8007960:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007964:	1f0c      	subs	r4, r1, #4
 8007966:	2b00      	cmp	r3, #0
 8007968:	bfb8      	it	lt
 800796a:	18e4      	addlt	r4, r4, r3
 800796c:	f000 f8e6 	bl	8007b3c <__malloc_lock>
 8007970:	4a1c      	ldr	r2, [pc, #112]	@ (80079e4 <_free_r+0x8c>)
 8007972:	6813      	ldr	r3, [r2, #0]
 8007974:	b933      	cbnz	r3, 8007984 <_free_r+0x2c>
 8007976:	6063      	str	r3, [r4, #4]
 8007978:	6014      	str	r4, [r2, #0]
 800797a:	4628      	mov	r0, r5
 800797c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007980:	f000 b8e2 	b.w	8007b48 <__malloc_unlock>
 8007984:	42a3      	cmp	r3, r4
 8007986:	d908      	bls.n	800799a <_free_r+0x42>
 8007988:	6820      	ldr	r0, [r4, #0]
 800798a:	1821      	adds	r1, r4, r0
 800798c:	428b      	cmp	r3, r1
 800798e:	bf01      	itttt	eq
 8007990:	6819      	ldreq	r1, [r3, #0]
 8007992:	685b      	ldreq	r3, [r3, #4]
 8007994:	1809      	addeq	r1, r1, r0
 8007996:	6021      	streq	r1, [r4, #0]
 8007998:	e7ed      	b.n	8007976 <_free_r+0x1e>
 800799a:	461a      	mov	r2, r3
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	b10b      	cbz	r3, 80079a4 <_free_r+0x4c>
 80079a0:	42a3      	cmp	r3, r4
 80079a2:	d9fa      	bls.n	800799a <_free_r+0x42>
 80079a4:	6811      	ldr	r1, [r2, #0]
 80079a6:	1850      	adds	r0, r2, r1
 80079a8:	42a0      	cmp	r0, r4
 80079aa:	d10b      	bne.n	80079c4 <_free_r+0x6c>
 80079ac:	6820      	ldr	r0, [r4, #0]
 80079ae:	4401      	add	r1, r0
 80079b0:	1850      	adds	r0, r2, r1
 80079b2:	4283      	cmp	r3, r0
 80079b4:	6011      	str	r1, [r2, #0]
 80079b6:	d1e0      	bne.n	800797a <_free_r+0x22>
 80079b8:	6818      	ldr	r0, [r3, #0]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	4408      	add	r0, r1
 80079be:	6010      	str	r0, [r2, #0]
 80079c0:	6053      	str	r3, [r2, #4]
 80079c2:	e7da      	b.n	800797a <_free_r+0x22>
 80079c4:	d902      	bls.n	80079cc <_free_r+0x74>
 80079c6:	230c      	movs	r3, #12
 80079c8:	602b      	str	r3, [r5, #0]
 80079ca:	e7d6      	b.n	800797a <_free_r+0x22>
 80079cc:	6820      	ldr	r0, [r4, #0]
 80079ce:	1821      	adds	r1, r4, r0
 80079d0:	428b      	cmp	r3, r1
 80079d2:	bf01      	itttt	eq
 80079d4:	6819      	ldreq	r1, [r3, #0]
 80079d6:	685b      	ldreq	r3, [r3, #4]
 80079d8:	1809      	addeq	r1, r1, r0
 80079da:	6021      	streq	r1, [r4, #0]
 80079dc:	6063      	str	r3, [r4, #4]
 80079de:	6054      	str	r4, [r2, #4]
 80079e0:	e7cb      	b.n	800797a <_free_r+0x22>
 80079e2:	bd38      	pop	{r3, r4, r5, pc}
 80079e4:	2000050c 	.word	0x2000050c

080079e8 <malloc>:
 80079e8:	4b02      	ldr	r3, [pc, #8]	@ (80079f4 <malloc+0xc>)
 80079ea:	4601      	mov	r1, r0
 80079ec:	6818      	ldr	r0, [r3, #0]
 80079ee:	f000 b825 	b.w	8007a3c <_malloc_r>
 80079f2:	bf00      	nop
 80079f4:	20000018 	.word	0x20000018

080079f8 <sbrk_aligned>:
 80079f8:	b570      	push	{r4, r5, r6, lr}
 80079fa:	4e0f      	ldr	r6, [pc, #60]	@ (8007a38 <sbrk_aligned+0x40>)
 80079fc:	460c      	mov	r4, r1
 80079fe:	6831      	ldr	r1, [r6, #0]
 8007a00:	4605      	mov	r5, r0
 8007a02:	b911      	cbnz	r1, 8007a0a <sbrk_aligned+0x12>
 8007a04:	f001 ff4e 	bl	80098a4 <_sbrk_r>
 8007a08:	6030      	str	r0, [r6, #0]
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	f001 ff49 	bl	80098a4 <_sbrk_r>
 8007a12:	1c43      	adds	r3, r0, #1
 8007a14:	d103      	bne.n	8007a1e <sbrk_aligned+0x26>
 8007a16:	f04f 34ff 	mov.w	r4, #4294967295
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	bd70      	pop	{r4, r5, r6, pc}
 8007a1e:	1cc4      	adds	r4, r0, #3
 8007a20:	f024 0403 	bic.w	r4, r4, #3
 8007a24:	42a0      	cmp	r0, r4
 8007a26:	d0f8      	beq.n	8007a1a <sbrk_aligned+0x22>
 8007a28:	1a21      	subs	r1, r4, r0
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	f001 ff3a 	bl	80098a4 <_sbrk_r>
 8007a30:	3001      	adds	r0, #1
 8007a32:	d1f2      	bne.n	8007a1a <sbrk_aligned+0x22>
 8007a34:	e7ef      	b.n	8007a16 <sbrk_aligned+0x1e>
 8007a36:	bf00      	nop
 8007a38:	20000508 	.word	0x20000508

08007a3c <_malloc_r>:
 8007a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a40:	1ccd      	adds	r5, r1, #3
 8007a42:	f025 0503 	bic.w	r5, r5, #3
 8007a46:	3508      	adds	r5, #8
 8007a48:	2d0c      	cmp	r5, #12
 8007a4a:	bf38      	it	cc
 8007a4c:	250c      	movcc	r5, #12
 8007a4e:	2d00      	cmp	r5, #0
 8007a50:	4606      	mov	r6, r0
 8007a52:	db01      	blt.n	8007a58 <_malloc_r+0x1c>
 8007a54:	42a9      	cmp	r1, r5
 8007a56:	d904      	bls.n	8007a62 <_malloc_r+0x26>
 8007a58:	230c      	movs	r3, #12
 8007a5a:	6033      	str	r3, [r6, #0]
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b38 <_malloc_r+0xfc>
 8007a66:	f000 f869 	bl	8007b3c <__malloc_lock>
 8007a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8007a6e:	461c      	mov	r4, r3
 8007a70:	bb44      	cbnz	r4, 8007ac4 <_malloc_r+0x88>
 8007a72:	4629      	mov	r1, r5
 8007a74:	4630      	mov	r0, r6
 8007a76:	f7ff ffbf 	bl	80079f8 <sbrk_aligned>
 8007a7a:	1c43      	adds	r3, r0, #1
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	d158      	bne.n	8007b32 <_malloc_r+0xf6>
 8007a80:	f8d8 4000 	ldr.w	r4, [r8]
 8007a84:	4627      	mov	r7, r4
 8007a86:	2f00      	cmp	r7, #0
 8007a88:	d143      	bne.n	8007b12 <_malloc_r+0xd6>
 8007a8a:	2c00      	cmp	r4, #0
 8007a8c:	d04b      	beq.n	8007b26 <_malloc_r+0xea>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	4639      	mov	r1, r7
 8007a92:	4630      	mov	r0, r6
 8007a94:	eb04 0903 	add.w	r9, r4, r3
 8007a98:	f001 ff04 	bl	80098a4 <_sbrk_r>
 8007a9c:	4581      	cmp	r9, r0
 8007a9e:	d142      	bne.n	8007b26 <_malloc_r+0xea>
 8007aa0:	6821      	ldr	r1, [r4, #0]
 8007aa2:	4630      	mov	r0, r6
 8007aa4:	1a6d      	subs	r5, r5, r1
 8007aa6:	4629      	mov	r1, r5
 8007aa8:	f7ff ffa6 	bl	80079f8 <sbrk_aligned>
 8007aac:	3001      	adds	r0, #1
 8007aae:	d03a      	beq.n	8007b26 <_malloc_r+0xea>
 8007ab0:	6823      	ldr	r3, [r4, #0]
 8007ab2:	442b      	add	r3, r5
 8007ab4:	6023      	str	r3, [r4, #0]
 8007ab6:	f8d8 3000 	ldr.w	r3, [r8]
 8007aba:	685a      	ldr	r2, [r3, #4]
 8007abc:	bb62      	cbnz	r2, 8007b18 <_malloc_r+0xdc>
 8007abe:	f8c8 7000 	str.w	r7, [r8]
 8007ac2:	e00f      	b.n	8007ae4 <_malloc_r+0xa8>
 8007ac4:	6822      	ldr	r2, [r4, #0]
 8007ac6:	1b52      	subs	r2, r2, r5
 8007ac8:	d420      	bmi.n	8007b0c <_malloc_r+0xd0>
 8007aca:	2a0b      	cmp	r2, #11
 8007acc:	d917      	bls.n	8007afe <_malloc_r+0xc2>
 8007ace:	1961      	adds	r1, r4, r5
 8007ad0:	42a3      	cmp	r3, r4
 8007ad2:	6025      	str	r5, [r4, #0]
 8007ad4:	bf18      	it	ne
 8007ad6:	6059      	strne	r1, [r3, #4]
 8007ad8:	6863      	ldr	r3, [r4, #4]
 8007ada:	bf08      	it	eq
 8007adc:	f8c8 1000 	streq.w	r1, [r8]
 8007ae0:	5162      	str	r2, [r4, r5]
 8007ae2:	604b      	str	r3, [r1, #4]
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f000 f82f 	bl	8007b48 <__malloc_unlock>
 8007aea:	f104 000b 	add.w	r0, r4, #11
 8007aee:	1d23      	adds	r3, r4, #4
 8007af0:	f020 0007 	bic.w	r0, r0, #7
 8007af4:	1ac2      	subs	r2, r0, r3
 8007af6:	bf1c      	itt	ne
 8007af8:	1a1b      	subne	r3, r3, r0
 8007afa:	50a3      	strne	r3, [r4, r2]
 8007afc:	e7af      	b.n	8007a5e <_malloc_r+0x22>
 8007afe:	6862      	ldr	r2, [r4, #4]
 8007b00:	42a3      	cmp	r3, r4
 8007b02:	bf0c      	ite	eq
 8007b04:	f8c8 2000 	streq.w	r2, [r8]
 8007b08:	605a      	strne	r2, [r3, #4]
 8007b0a:	e7eb      	b.n	8007ae4 <_malloc_r+0xa8>
 8007b0c:	4623      	mov	r3, r4
 8007b0e:	6864      	ldr	r4, [r4, #4]
 8007b10:	e7ae      	b.n	8007a70 <_malloc_r+0x34>
 8007b12:	463c      	mov	r4, r7
 8007b14:	687f      	ldr	r7, [r7, #4]
 8007b16:	e7b6      	b.n	8007a86 <_malloc_r+0x4a>
 8007b18:	461a      	mov	r2, r3
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	42a3      	cmp	r3, r4
 8007b1e:	d1fb      	bne.n	8007b18 <_malloc_r+0xdc>
 8007b20:	2300      	movs	r3, #0
 8007b22:	6053      	str	r3, [r2, #4]
 8007b24:	e7de      	b.n	8007ae4 <_malloc_r+0xa8>
 8007b26:	230c      	movs	r3, #12
 8007b28:	4630      	mov	r0, r6
 8007b2a:	6033      	str	r3, [r6, #0]
 8007b2c:	f000 f80c 	bl	8007b48 <__malloc_unlock>
 8007b30:	e794      	b.n	8007a5c <_malloc_r+0x20>
 8007b32:	6005      	str	r5, [r0, #0]
 8007b34:	e7d6      	b.n	8007ae4 <_malloc_r+0xa8>
 8007b36:	bf00      	nop
 8007b38:	2000050c 	.word	0x2000050c

08007b3c <__malloc_lock>:
 8007b3c:	4801      	ldr	r0, [pc, #4]	@ (8007b44 <__malloc_lock+0x8>)
 8007b3e:	f7ff b8a6 	b.w	8006c8e <__retarget_lock_acquire_recursive>
 8007b42:	bf00      	nop
 8007b44:	20000504 	.word	0x20000504

08007b48 <__malloc_unlock>:
 8007b48:	4801      	ldr	r0, [pc, #4]	@ (8007b50 <__malloc_unlock+0x8>)
 8007b4a:	f7ff b8a1 	b.w	8006c90 <__retarget_lock_release_recursive>
 8007b4e:	bf00      	nop
 8007b50:	20000504 	.word	0x20000504

08007b54 <_Balloc>:
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	69c6      	ldr	r6, [r0, #28]
 8007b58:	4604      	mov	r4, r0
 8007b5a:	460d      	mov	r5, r1
 8007b5c:	b976      	cbnz	r6, 8007b7c <_Balloc+0x28>
 8007b5e:	2010      	movs	r0, #16
 8007b60:	f7ff ff42 	bl	80079e8 <malloc>
 8007b64:	4602      	mov	r2, r0
 8007b66:	61e0      	str	r0, [r4, #28]
 8007b68:	b920      	cbnz	r0, 8007b74 <_Balloc+0x20>
 8007b6a:	216b      	movs	r1, #107	@ 0x6b
 8007b6c:	4b17      	ldr	r3, [pc, #92]	@ (8007bcc <_Balloc+0x78>)
 8007b6e:	4818      	ldr	r0, [pc, #96]	@ (8007bd0 <_Balloc+0x7c>)
 8007b70:	f001 febc 	bl	80098ec <__assert_func>
 8007b74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b78:	6006      	str	r6, [r0, #0]
 8007b7a:	60c6      	str	r6, [r0, #12]
 8007b7c:	69e6      	ldr	r6, [r4, #28]
 8007b7e:	68f3      	ldr	r3, [r6, #12]
 8007b80:	b183      	cbz	r3, 8007ba4 <_Balloc+0x50>
 8007b82:	69e3      	ldr	r3, [r4, #28]
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b8a:	b9b8      	cbnz	r0, 8007bbc <_Balloc+0x68>
 8007b8c:	2101      	movs	r1, #1
 8007b8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007b92:	1d72      	adds	r2, r6, #5
 8007b94:	4620      	mov	r0, r4
 8007b96:	0092      	lsls	r2, r2, #2
 8007b98:	f001 fec6 	bl	8009928 <_calloc_r>
 8007b9c:	b160      	cbz	r0, 8007bb8 <_Balloc+0x64>
 8007b9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ba2:	e00e      	b.n	8007bc2 <_Balloc+0x6e>
 8007ba4:	2221      	movs	r2, #33	@ 0x21
 8007ba6:	2104      	movs	r1, #4
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f001 febd 	bl	8009928 <_calloc_r>
 8007bae:	69e3      	ldr	r3, [r4, #28]
 8007bb0:	60f0      	str	r0, [r6, #12]
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1e4      	bne.n	8007b82 <_Balloc+0x2e>
 8007bb8:	2000      	movs	r0, #0
 8007bba:	bd70      	pop	{r4, r5, r6, pc}
 8007bbc:	6802      	ldr	r2, [r0, #0]
 8007bbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007bc8:	e7f7      	b.n	8007bba <_Balloc+0x66>
 8007bca:	bf00      	nop
 8007bcc:	0800a4bd 	.word	0x0800a4bd
 8007bd0:	0800a53d 	.word	0x0800a53d

08007bd4 <_Bfree>:
 8007bd4:	b570      	push	{r4, r5, r6, lr}
 8007bd6:	69c6      	ldr	r6, [r0, #28]
 8007bd8:	4605      	mov	r5, r0
 8007bda:	460c      	mov	r4, r1
 8007bdc:	b976      	cbnz	r6, 8007bfc <_Bfree+0x28>
 8007bde:	2010      	movs	r0, #16
 8007be0:	f7ff ff02 	bl	80079e8 <malloc>
 8007be4:	4602      	mov	r2, r0
 8007be6:	61e8      	str	r0, [r5, #28]
 8007be8:	b920      	cbnz	r0, 8007bf4 <_Bfree+0x20>
 8007bea:	218f      	movs	r1, #143	@ 0x8f
 8007bec:	4b08      	ldr	r3, [pc, #32]	@ (8007c10 <_Bfree+0x3c>)
 8007bee:	4809      	ldr	r0, [pc, #36]	@ (8007c14 <_Bfree+0x40>)
 8007bf0:	f001 fe7c 	bl	80098ec <__assert_func>
 8007bf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bf8:	6006      	str	r6, [r0, #0]
 8007bfa:	60c6      	str	r6, [r0, #12]
 8007bfc:	b13c      	cbz	r4, 8007c0e <_Bfree+0x3a>
 8007bfe:	69eb      	ldr	r3, [r5, #28]
 8007c00:	6862      	ldr	r2, [r4, #4]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c08:	6021      	str	r1, [r4, #0]
 8007c0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c0e:	bd70      	pop	{r4, r5, r6, pc}
 8007c10:	0800a4bd 	.word	0x0800a4bd
 8007c14:	0800a53d 	.word	0x0800a53d

08007c18 <__multadd>:
 8007c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c1c:	4607      	mov	r7, r0
 8007c1e:	460c      	mov	r4, r1
 8007c20:	461e      	mov	r6, r3
 8007c22:	2000      	movs	r0, #0
 8007c24:	690d      	ldr	r5, [r1, #16]
 8007c26:	f101 0c14 	add.w	ip, r1, #20
 8007c2a:	f8dc 3000 	ldr.w	r3, [ip]
 8007c2e:	3001      	adds	r0, #1
 8007c30:	b299      	uxth	r1, r3
 8007c32:	fb02 6101 	mla	r1, r2, r1, r6
 8007c36:	0c1e      	lsrs	r6, r3, #16
 8007c38:	0c0b      	lsrs	r3, r1, #16
 8007c3a:	fb02 3306 	mla	r3, r2, r6, r3
 8007c3e:	b289      	uxth	r1, r1
 8007c40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c44:	4285      	cmp	r5, r0
 8007c46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c4a:	f84c 1b04 	str.w	r1, [ip], #4
 8007c4e:	dcec      	bgt.n	8007c2a <__multadd+0x12>
 8007c50:	b30e      	cbz	r6, 8007c96 <__multadd+0x7e>
 8007c52:	68a3      	ldr	r3, [r4, #8]
 8007c54:	42ab      	cmp	r3, r5
 8007c56:	dc19      	bgt.n	8007c8c <__multadd+0x74>
 8007c58:	6861      	ldr	r1, [r4, #4]
 8007c5a:	4638      	mov	r0, r7
 8007c5c:	3101      	adds	r1, #1
 8007c5e:	f7ff ff79 	bl	8007b54 <_Balloc>
 8007c62:	4680      	mov	r8, r0
 8007c64:	b928      	cbnz	r0, 8007c72 <__multadd+0x5a>
 8007c66:	4602      	mov	r2, r0
 8007c68:	21ba      	movs	r1, #186	@ 0xba
 8007c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c9c <__multadd+0x84>)
 8007c6c:	480c      	ldr	r0, [pc, #48]	@ (8007ca0 <__multadd+0x88>)
 8007c6e:	f001 fe3d 	bl	80098ec <__assert_func>
 8007c72:	6922      	ldr	r2, [r4, #16]
 8007c74:	f104 010c 	add.w	r1, r4, #12
 8007c78:	3202      	adds	r2, #2
 8007c7a:	0092      	lsls	r2, r2, #2
 8007c7c:	300c      	adds	r0, #12
 8007c7e:	f001 fe21 	bl	80098c4 <memcpy>
 8007c82:	4621      	mov	r1, r4
 8007c84:	4638      	mov	r0, r7
 8007c86:	f7ff ffa5 	bl	8007bd4 <_Bfree>
 8007c8a:	4644      	mov	r4, r8
 8007c8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c90:	3501      	adds	r5, #1
 8007c92:	615e      	str	r6, [r3, #20]
 8007c94:	6125      	str	r5, [r4, #16]
 8007c96:	4620      	mov	r0, r4
 8007c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c9c:	0800a52c 	.word	0x0800a52c
 8007ca0:	0800a53d 	.word	0x0800a53d

08007ca4 <__s2b>:
 8007ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ca8:	4615      	mov	r5, r2
 8007caa:	2209      	movs	r2, #9
 8007cac:	461f      	mov	r7, r3
 8007cae:	3308      	adds	r3, #8
 8007cb0:	460c      	mov	r4, r1
 8007cb2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cb6:	4606      	mov	r6, r0
 8007cb8:	2201      	movs	r2, #1
 8007cba:	2100      	movs	r1, #0
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	db09      	blt.n	8007cd4 <__s2b+0x30>
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	f7ff ff47 	bl	8007b54 <_Balloc>
 8007cc6:	b940      	cbnz	r0, 8007cda <__s2b+0x36>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	21d3      	movs	r1, #211	@ 0xd3
 8007ccc:	4b18      	ldr	r3, [pc, #96]	@ (8007d30 <__s2b+0x8c>)
 8007cce:	4819      	ldr	r0, [pc, #100]	@ (8007d34 <__s2b+0x90>)
 8007cd0:	f001 fe0c 	bl	80098ec <__assert_func>
 8007cd4:	0052      	lsls	r2, r2, #1
 8007cd6:	3101      	adds	r1, #1
 8007cd8:	e7f0      	b.n	8007cbc <__s2b+0x18>
 8007cda:	9b08      	ldr	r3, [sp, #32]
 8007cdc:	2d09      	cmp	r5, #9
 8007cde:	6143      	str	r3, [r0, #20]
 8007ce0:	f04f 0301 	mov.w	r3, #1
 8007ce4:	6103      	str	r3, [r0, #16]
 8007ce6:	dd16      	ble.n	8007d16 <__s2b+0x72>
 8007ce8:	f104 0909 	add.w	r9, r4, #9
 8007cec:	46c8      	mov	r8, r9
 8007cee:	442c      	add	r4, r5
 8007cf0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007cf4:	4601      	mov	r1, r0
 8007cf6:	220a      	movs	r2, #10
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	3b30      	subs	r3, #48	@ 0x30
 8007cfc:	f7ff ff8c 	bl	8007c18 <__multadd>
 8007d00:	45a0      	cmp	r8, r4
 8007d02:	d1f5      	bne.n	8007cf0 <__s2b+0x4c>
 8007d04:	f1a5 0408 	sub.w	r4, r5, #8
 8007d08:	444c      	add	r4, r9
 8007d0a:	1b2d      	subs	r5, r5, r4
 8007d0c:	1963      	adds	r3, r4, r5
 8007d0e:	42bb      	cmp	r3, r7
 8007d10:	db04      	blt.n	8007d1c <__s2b+0x78>
 8007d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d16:	2509      	movs	r5, #9
 8007d18:	340a      	adds	r4, #10
 8007d1a:	e7f6      	b.n	8007d0a <__s2b+0x66>
 8007d1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007d20:	4601      	mov	r1, r0
 8007d22:	220a      	movs	r2, #10
 8007d24:	4630      	mov	r0, r6
 8007d26:	3b30      	subs	r3, #48	@ 0x30
 8007d28:	f7ff ff76 	bl	8007c18 <__multadd>
 8007d2c:	e7ee      	b.n	8007d0c <__s2b+0x68>
 8007d2e:	bf00      	nop
 8007d30:	0800a52c 	.word	0x0800a52c
 8007d34:	0800a53d 	.word	0x0800a53d

08007d38 <__hi0bits>:
 8007d38:	4603      	mov	r3, r0
 8007d3a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007d3e:	bf3a      	itte	cc
 8007d40:	0403      	lslcc	r3, r0, #16
 8007d42:	2010      	movcc	r0, #16
 8007d44:	2000      	movcs	r0, #0
 8007d46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d4a:	bf3c      	itt	cc
 8007d4c:	021b      	lslcc	r3, r3, #8
 8007d4e:	3008      	addcc	r0, #8
 8007d50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d54:	bf3c      	itt	cc
 8007d56:	011b      	lslcc	r3, r3, #4
 8007d58:	3004      	addcc	r0, #4
 8007d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d5e:	bf3c      	itt	cc
 8007d60:	009b      	lslcc	r3, r3, #2
 8007d62:	3002      	addcc	r0, #2
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	db05      	blt.n	8007d74 <__hi0bits+0x3c>
 8007d68:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007d6c:	f100 0001 	add.w	r0, r0, #1
 8007d70:	bf08      	it	eq
 8007d72:	2020      	moveq	r0, #32
 8007d74:	4770      	bx	lr

08007d76 <__lo0bits>:
 8007d76:	6803      	ldr	r3, [r0, #0]
 8007d78:	4602      	mov	r2, r0
 8007d7a:	f013 0007 	ands.w	r0, r3, #7
 8007d7e:	d00b      	beq.n	8007d98 <__lo0bits+0x22>
 8007d80:	07d9      	lsls	r1, r3, #31
 8007d82:	d421      	bmi.n	8007dc8 <__lo0bits+0x52>
 8007d84:	0798      	lsls	r0, r3, #30
 8007d86:	bf49      	itett	mi
 8007d88:	085b      	lsrmi	r3, r3, #1
 8007d8a:	089b      	lsrpl	r3, r3, #2
 8007d8c:	2001      	movmi	r0, #1
 8007d8e:	6013      	strmi	r3, [r2, #0]
 8007d90:	bf5c      	itt	pl
 8007d92:	2002      	movpl	r0, #2
 8007d94:	6013      	strpl	r3, [r2, #0]
 8007d96:	4770      	bx	lr
 8007d98:	b299      	uxth	r1, r3
 8007d9a:	b909      	cbnz	r1, 8007da0 <__lo0bits+0x2a>
 8007d9c:	2010      	movs	r0, #16
 8007d9e:	0c1b      	lsrs	r3, r3, #16
 8007da0:	b2d9      	uxtb	r1, r3
 8007da2:	b909      	cbnz	r1, 8007da8 <__lo0bits+0x32>
 8007da4:	3008      	adds	r0, #8
 8007da6:	0a1b      	lsrs	r3, r3, #8
 8007da8:	0719      	lsls	r1, r3, #28
 8007daa:	bf04      	itt	eq
 8007dac:	091b      	lsreq	r3, r3, #4
 8007dae:	3004      	addeq	r0, #4
 8007db0:	0799      	lsls	r1, r3, #30
 8007db2:	bf04      	itt	eq
 8007db4:	089b      	lsreq	r3, r3, #2
 8007db6:	3002      	addeq	r0, #2
 8007db8:	07d9      	lsls	r1, r3, #31
 8007dba:	d403      	bmi.n	8007dc4 <__lo0bits+0x4e>
 8007dbc:	085b      	lsrs	r3, r3, #1
 8007dbe:	f100 0001 	add.w	r0, r0, #1
 8007dc2:	d003      	beq.n	8007dcc <__lo0bits+0x56>
 8007dc4:	6013      	str	r3, [r2, #0]
 8007dc6:	4770      	bx	lr
 8007dc8:	2000      	movs	r0, #0
 8007dca:	4770      	bx	lr
 8007dcc:	2020      	movs	r0, #32
 8007dce:	4770      	bx	lr

08007dd0 <__i2b>:
 8007dd0:	b510      	push	{r4, lr}
 8007dd2:	460c      	mov	r4, r1
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	f7ff febd 	bl	8007b54 <_Balloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	b928      	cbnz	r0, 8007dea <__i2b+0x1a>
 8007dde:	f240 1145 	movw	r1, #325	@ 0x145
 8007de2:	4b04      	ldr	r3, [pc, #16]	@ (8007df4 <__i2b+0x24>)
 8007de4:	4804      	ldr	r0, [pc, #16]	@ (8007df8 <__i2b+0x28>)
 8007de6:	f001 fd81 	bl	80098ec <__assert_func>
 8007dea:	2301      	movs	r3, #1
 8007dec:	6144      	str	r4, [r0, #20]
 8007dee:	6103      	str	r3, [r0, #16]
 8007df0:	bd10      	pop	{r4, pc}
 8007df2:	bf00      	nop
 8007df4:	0800a52c 	.word	0x0800a52c
 8007df8:	0800a53d 	.word	0x0800a53d

08007dfc <__multiply>:
 8007dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e00:	4614      	mov	r4, r2
 8007e02:	690a      	ldr	r2, [r1, #16]
 8007e04:	6923      	ldr	r3, [r4, #16]
 8007e06:	460f      	mov	r7, r1
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	bfa2      	ittt	ge
 8007e0c:	4623      	movge	r3, r4
 8007e0e:	460c      	movge	r4, r1
 8007e10:	461f      	movge	r7, r3
 8007e12:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007e16:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007e1a:	68a3      	ldr	r3, [r4, #8]
 8007e1c:	6861      	ldr	r1, [r4, #4]
 8007e1e:	eb0a 0609 	add.w	r6, sl, r9
 8007e22:	42b3      	cmp	r3, r6
 8007e24:	b085      	sub	sp, #20
 8007e26:	bfb8      	it	lt
 8007e28:	3101      	addlt	r1, #1
 8007e2a:	f7ff fe93 	bl	8007b54 <_Balloc>
 8007e2e:	b930      	cbnz	r0, 8007e3e <__multiply+0x42>
 8007e30:	4602      	mov	r2, r0
 8007e32:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007e36:	4b43      	ldr	r3, [pc, #268]	@ (8007f44 <__multiply+0x148>)
 8007e38:	4843      	ldr	r0, [pc, #268]	@ (8007f48 <__multiply+0x14c>)
 8007e3a:	f001 fd57 	bl	80098ec <__assert_func>
 8007e3e:	f100 0514 	add.w	r5, r0, #20
 8007e42:	462b      	mov	r3, r5
 8007e44:	2200      	movs	r2, #0
 8007e46:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e4a:	4543      	cmp	r3, r8
 8007e4c:	d321      	bcc.n	8007e92 <__multiply+0x96>
 8007e4e:	f107 0114 	add.w	r1, r7, #20
 8007e52:	f104 0214 	add.w	r2, r4, #20
 8007e56:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007e5a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007e5e:	9302      	str	r3, [sp, #8]
 8007e60:	1b13      	subs	r3, r2, r4
 8007e62:	3b15      	subs	r3, #21
 8007e64:	f023 0303 	bic.w	r3, r3, #3
 8007e68:	3304      	adds	r3, #4
 8007e6a:	f104 0715 	add.w	r7, r4, #21
 8007e6e:	42ba      	cmp	r2, r7
 8007e70:	bf38      	it	cc
 8007e72:	2304      	movcc	r3, #4
 8007e74:	9301      	str	r3, [sp, #4]
 8007e76:	9b02      	ldr	r3, [sp, #8]
 8007e78:	9103      	str	r1, [sp, #12]
 8007e7a:	428b      	cmp	r3, r1
 8007e7c:	d80c      	bhi.n	8007e98 <__multiply+0x9c>
 8007e7e:	2e00      	cmp	r6, #0
 8007e80:	dd03      	ble.n	8007e8a <__multiply+0x8e>
 8007e82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d05a      	beq.n	8007f40 <__multiply+0x144>
 8007e8a:	6106      	str	r6, [r0, #16]
 8007e8c:	b005      	add	sp, #20
 8007e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e92:	f843 2b04 	str.w	r2, [r3], #4
 8007e96:	e7d8      	b.n	8007e4a <__multiply+0x4e>
 8007e98:	f8b1 a000 	ldrh.w	sl, [r1]
 8007e9c:	f1ba 0f00 	cmp.w	sl, #0
 8007ea0:	d023      	beq.n	8007eea <__multiply+0xee>
 8007ea2:	46a9      	mov	r9, r5
 8007ea4:	f04f 0c00 	mov.w	ip, #0
 8007ea8:	f104 0e14 	add.w	lr, r4, #20
 8007eac:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007eb0:	f8d9 3000 	ldr.w	r3, [r9]
 8007eb4:	fa1f fb87 	uxth.w	fp, r7
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ebe:	4463      	add	r3, ip
 8007ec0:	f8d9 c000 	ldr.w	ip, [r9]
 8007ec4:	0c3f      	lsrs	r7, r7, #16
 8007ec6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007eca:	fb0a c707 	mla	r7, sl, r7, ip
 8007ece:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ed8:	4572      	cmp	r2, lr
 8007eda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ede:	f849 3b04 	str.w	r3, [r9], #4
 8007ee2:	d8e3      	bhi.n	8007eac <__multiply+0xb0>
 8007ee4:	9b01      	ldr	r3, [sp, #4]
 8007ee6:	f845 c003 	str.w	ip, [r5, r3]
 8007eea:	9b03      	ldr	r3, [sp, #12]
 8007eec:	3104      	adds	r1, #4
 8007eee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007ef2:	f1b9 0f00 	cmp.w	r9, #0
 8007ef6:	d021      	beq.n	8007f3c <__multiply+0x140>
 8007ef8:	46ae      	mov	lr, r5
 8007efa:	f04f 0a00 	mov.w	sl, #0
 8007efe:	682b      	ldr	r3, [r5, #0]
 8007f00:	f104 0c14 	add.w	ip, r4, #20
 8007f04:	f8bc b000 	ldrh.w	fp, [ip]
 8007f08:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	fb09 770b 	mla	r7, r9, fp, r7
 8007f12:	4457      	add	r7, sl
 8007f14:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007f18:	f84e 3b04 	str.w	r3, [lr], #4
 8007f1c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f24:	f8be 3000 	ldrh.w	r3, [lr]
 8007f28:	4562      	cmp	r2, ip
 8007f2a:	fb09 330a 	mla	r3, r9, sl, r3
 8007f2e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007f32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f36:	d8e5      	bhi.n	8007f04 <__multiply+0x108>
 8007f38:	9f01      	ldr	r7, [sp, #4]
 8007f3a:	51eb      	str	r3, [r5, r7]
 8007f3c:	3504      	adds	r5, #4
 8007f3e:	e79a      	b.n	8007e76 <__multiply+0x7a>
 8007f40:	3e01      	subs	r6, #1
 8007f42:	e79c      	b.n	8007e7e <__multiply+0x82>
 8007f44:	0800a52c 	.word	0x0800a52c
 8007f48:	0800a53d 	.word	0x0800a53d

08007f4c <__pow5mult>:
 8007f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f50:	4615      	mov	r5, r2
 8007f52:	f012 0203 	ands.w	r2, r2, #3
 8007f56:	4607      	mov	r7, r0
 8007f58:	460e      	mov	r6, r1
 8007f5a:	d007      	beq.n	8007f6c <__pow5mult+0x20>
 8007f5c:	4c25      	ldr	r4, [pc, #148]	@ (8007ff4 <__pow5mult+0xa8>)
 8007f5e:	3a01      	subs	r2, #1
 8007f60:	2300      	movs	r3, #0
 8007f62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f66:	f7ff fe57 	bl	8007c18 <__multadd>
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	10ad      	asrs	r5, r5, #2
 8007f6e:	d03d      	beq.n	8007fec <__pow5mult+0xa0>
 8007f70:	69fc      	ldr	r4, [r7, #28]
 8007f72:	b97c      	cbnz	r4, 8007f94 <__pow5mult+0x48>
 8007f74:	2010      	movs	r0, #16
 8007f76:	f7ff fd37 	bl	80079e8 <malloc>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	61f8      	str	r0, [r7, #28]
 8007f7e:	b928      	cbnz	r0, 8007f8c <__pow5mult+0x40>
 8007f80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007f84:	4b1c      	ldr	r3, [pc, #112]	@ (8007ff8 <__pow5mult+0xac>)
 8007f86:	481d      	ldr	r0, [pc, #116]	@ (8007ffc <__pow5mult+0xb0>)
 8007f88:	f001 fcb0 	bl	80098ec <__assert_func>
 8007f8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f90:	6004      	str	r4, [r0, #0]
 8007f92:	60c4      	str	r4, [r0, #12]
 8007f94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007f98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f9c:	b94c      	cbnz	r4, 8007fb2 <__pow5mult+0x66>
 8007f9e:	f240 2171 	movw	r1, #625	@ 0x271
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	f7ff ff14 	bl	8007dd0 <__i2b>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	4604      	mov	r4, r0
 8007fac:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fb0:	6003      	str	r3, [r0, #0]
 8007fb2:	f04f 0900 	mov.w	r9, #0
 8007fb6:	07eb      	lsls	r3, r5, #31
 8007fb8:	d50a      	bpl.n	8007fd0 <__pow5mult+0x84>
 8007fba:	4631      	mov	r1, r6
 8007fbc:	4622      	mov	r2, r4
 8007fbe:	4638      	mov	r0, r7
 8007fc0:	f7ff ff1c 	bl	8007dfc <__multiply>
 8007fc4:	4680      	mov	r8, r0
 8007fc6:	4631      	mov	r1, r6
 8007fc8:	4638      	mov	r0, r7
 8007fca:	f7ff fe03 	bl	8007bd4 <_Bfree>
 8007fce:	4646      	mov	r6, r8
 8007fd0:	106d      	asrs	r5, r5, #1
 8007fd2:	d00b      	beq.n	8007fec <__pow5mult+0xa0>
 8007fd4:	6820      	ldr	r0, [r4, #0]
 8007fd6:	b938      	cbnz	r0, 8007fe8 <__pow5mult+0x9c>
 8007fd8:	4622      	mov	r2, r4
 8007fda:	4621      	mov	r1, r4
 8007fdc:	4638      	mov	r0, r7
 8007fde:	f7ff ff0d 	bl	8007dfc <__multiply>
 8007fe2:	6020      	str	r0, [r4, #0]
 8007fe4:	f8c0 9000 	str.w	r9, [r0]
 8007fe8:	4604      	mov	r4, r0
 8007fea:	e7e4      	b.n	8007fb6 <__pow5mult+0x6a>
 8007fec:	4630      	mov	r0, r6
 8007fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ff2:	bf00      	nop
 8007ff4:	0800a598 	.word	0x0800a598
 8007ff8:	0800a4bd 	.word	0x0800a4bd
 8007ffc:	0800a53d 	.word	0x0800a53d

08008000 <__lshift>:
 8008000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008004:	460c      	mov	r4, r1
 8008006:	4607      	mov	r7, r0
 8008008:	4691      	mov	r9, r2
 800800a:	6923      	ldr	r3, [r4, #16]
 800800c:	6849      	ldr	r1, [r1, #4]
 800800e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008012:	68a3      	ldr	r3, [r4, #8]
 8008014:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008018:	f108 0601 	add.w	r6, r8, #1
 800801c:	42b3      	cmp	r3, r6
 800801e:	db0b      	blt.n	8008038 <__lshift+0x38>
 8008020:	4638      	mov	r0, r7
 8008022:	f7ff fd97 	bl	8007b54 <_Balloc>
 8008026:	4605      	mov	r5, r0
 8008028:	b948      	cbnz	r0, 800803e <__lshift+0x3e>
 800802a:	4602      	mov	r2, r0
 800802c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008030:	4b27      	ldr	r3, [pc, #156]	@ (80080d0 <__lshift+0xd0>)
 8008032:	4828      	ldr	r0, [pc, #160]	@ (80080d4 <__lshift+0xd4>)
 8008034:	f001 fc5a 	bl	80098ec <__assert_func>
 8008038:	3101      	adds	r1, #1
 800803a:	005b      	lsls	r3, r3, #1
 800803c:	e7ee      	b.n	800801c <__lshift+0x1c>
 800803e:	2300      	movs	r3, #0
 8008040:	f100 0114 	add.w	r1, r0, #20
 8008044:	f100 0210 	add.w	r2, r0, #16
 8008048:	4618      	mov	r0, r3
 800804a:	4553      	cmp	r3, sl
 800804c:	db33      	blt.n	80080b6 <__lshift+0xb6>
 800804e:	6920      	ldr	r0, [r4, #16]
 8008050:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008054:	f104 0314 	add.w	r3, r4, #20
 8008058:	f019 091f 	ands.w	r9, r9, #31
 800805c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008060:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008064:	d02b      	beq.n	80080be <__lshift+0xbe>
 8008066:	468a      	mov	sl, r1
 8008068:	2200      	movs	r2, #0
 800806a:	f1c9 0e20 	rsb	lr, r9, #32
 800806e:	6818      	ldr	r0, [r3, #0]
 8008070:	fa00 f009 	lsl.w	r0, r0, r9
 8008074:	4310      	orrs	r0, r2
 8008076:	f84a 0b04 	str.w	r0, [sl], #4
 800807a:	f853 2b04 	ldr.w	r2, [r3], #4
 800807e:	459c      	cmp	ip, r3
 8008080:	fa22 f20e 	lsr.w	r2, r2, lr
 8008084:	d8f3      	bhi.n	800806e <__lshift+0x6e>
 8008086:	ebac 0304 	sub.w	r3, ip, r4
 800808a:	3b15      	subs	r3, #21
 800808c:	f023 0303 	bic.w	r3, r3, #3
 8008090:	3304      	adds	r3, #4
 8008092:	f104 0015 	add.w	r0, r4, #21
 8008096:	4584      	cmp	ip, r0
 8008098:	bf38      	it	cc
 800809a:	2304      	movcc	r3, #4
 800809c:	50ca      	str	r2, [r1, r3]
 800809e:	b10a      	cbz	r2, 80080a4 <__lshift+0xa4>
 80080a0:	f108 0602 	add.w	r6, r8, #2
 80080a4:	3e01      	subs	r6, #1
 80080a6:	4638      	mov	r0, r7
 80080a8:	4621      	mov	r1, r4
 80080aa:	612e      	str	r6, [r5, #16]
 80080ac:	f7ff fd92 	bl	8007bd4 <_Bfree>
 80080b0:	4628      	mov	r0, r5
 80080b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80080ba:	3301      	adds	r3, #1
 80080bc:	e7c5      	b.n	800804a <__lshift+0x4a>
 80080be:	3904      	subs	r1, #4
 80080c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80080c4:	459c      	cmp	ip, r3
 80080c6:	f841 2f04 	str.w	r2, [r1, #4]!
 80080ca:	d8f9      	bhi.n	80080c0 <__lshift+0xc0>
 80080cc:	e7ea      	b.n	80080a4 <__lshift+0xa4>
 80080ce:	bf00      	nop
 80080d0:	0800a52c 	.word	0x0800a52c
 80080d4:	0800a53d 	.word	0x0800a53d

080080d8 <__mcmp>:
 80080d8:	4603      	mov	r3, r0
 80080da:	690a      	ldr	r2, [r1, #16]
 80080dc:	6900      	ldr	r0, [r0, #16]
 80080de:	b530      	push	{r4, r5, lr}
 80080e0:	1a80      	subs	r0, r0, r2
 80080e2:	d10e      	bne.n	8008102 <__mcmp+0x2a>
 80080e4:	3314      	adds	r3, #20
 80080e6:	3114      	adds	r1, #20
 80080e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80080ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80080f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080f8:	4295      	cmp	r5, r2
 80080fa:	d003      	beq.n	8008104 <__mcmp+0x2c>
 80080fc:	d205      	bcs.n	800810a <__mcmp+0x32>
 80080fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008102:	bd30      	pop	{r4, r5, pc}
 8008104:	42a3      	cmp	r3, r4
 8008106:	d3f3      	bcc.n	80080f0 <__mcmp+0x18>
 8008108:	e7fb      	b.n	8008102 <__mcmp+0x2a>
 800810a:	2001      	movs	r0, #1
 800810c:	e7f9      	b.n	8008102 <__mcmp+0x2a>
	...

08008110 <__mdiff>:
 8008110:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008114:	4689      	mov	r9, r1
 8008116:	4606      	mov	r6, r0
 8008118:	4611      	mov	r1, r2
 800811a:	4648      	mov	r0, r9
 800811c:	4614      	mov	r4, r2
 800811e:	f7ff ffdb 	bl	80080d8 <__mcmp>
 8008122:	1e05      	subs	r5, r0, #0
 8008124:	d112      	bne.n	800814c <__mdiff+0x3c>
 8008126:	4629      	mov	r1, r5
 8008128:	4630      	mov	r0, r6
 800812a:	f7ff fd13 	bl	8007b54 <_Balloc>
 800812e:	4602      	mov	r2, r0
 8008130:	b928      	cbnz	r0, 800813e <__mdiff+0x2e>
 8008132:	f240 2137 	movw	r1, #567	@ 0x237
 8008136:	4b3e      	ldr	r3, [pc, #248]	@ (8008230 <__mdiff+0x120>)
 8008138:	483e      	ldr	r0, [pc, #248]	@ (8008234 <__mdiff+0x124>)
 800813a:	f001 fbd7 	bl	80098ec <__assert_func>
 800813e:	2301      	movs	r3, #1
 8008140:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008144:	4610      	mov	r0, r2
 8008146:	b003      	add	sp, #12
 8008148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814c:	bfbc      	itt	lt
 800814e:	464b      	movlt	r3, r9
 8008150:	46a1      	movlt	r9, r4
 8008152:	4630      	mov	r0, r6
 8008154:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008158:	bfba      	itte	lt
 800815a:	461c      	movlt	r4, r3
 800815c:	2501      	movlt	r5, #1
 800815e:	2500      	movge	r5, #0
 8008160:	f7ff fcf8 	bl	8007b54 <_Balloc>
 8008164:	4602      	mov	r2, r0
 8008166:	b918      	cbnz	r0, 8008170 <__mdiff+0x60>
 8008168:	f240 2145 	movw	r1, #581	@ 0x245
 800816c:	4b30      	ldr	r3, [pc, #192]	@ (8008230 <__mdiff+0x120>)
 800816e:	e7e3      	b.n	8008138 <__mdiff+0x28>
 8008170:	f100 0b14 	add.w	fp, r0, #20
 8008174:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008178:	f109 0310 	add.w	r3, r9, #16
 800817c:	60c5      	str	r5, [r0, #12]
 800817e:	f04f 0c00 	mov.w	ip, #0
 8008182:	f109 0514 	add.w	r5, r9, #20
 8008186:	46d9      	mov	r9, fp
 8008188:	6926      	ldr	r6, [r4, #16]
 800818a:	f104 0e14 	add.w	lr, r4, #20
 800818e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008192:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008196:	9301      	str	r3, [sp, #4]
 8008198:	9b01      	ldr	r3, [sp, #4]
 800819a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800819e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80081a2:	b281      	uxth	r1, r0
 80081a4:	9301      	str	r3, [sp, #4]
 80081a6:	fa1f f38a 	uxth.w	r3, sl
 80081aa:	1a5b      	subs	r3, r3, r1
 80081ac:	0c00      	lsrs	r0, r0, #16
 80081ae:	4463      	add	r3, ip
 80081b0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80081b4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80081be:	4576      	cmp	r6, lr
 80081c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80081c4:	f849 3b04 	str.w	r3, [r9], #4
 80081c8:	d8e6      	bhi.n	8008198 <__mdiff+0x88>
 80081ca:	1b33      	subs	r3, r6, r4
 80081cc:	3b15      	subs	r3, #21
 80081ce:	f023 0303 	bic.w	r3, r3, #3
 80081d2:	3415      	adds	r4, #21
 80081d4:	3304      	adds	r3, #4
 80081d6:	42a6      	cmp	r6, r4
 80081d8:	bf38      	it	cc
 80081da:	2304      	movcc	r3, #4
 80081dc:	441d      	add	r5, r3
 80081de:	445b      	add	r3, fp
 80081e0:	461e      	mov	r6, r3
 80081e2:	462c      	mov	r4, r5
 80081e4:	4544      	cmp	r4, r8
 80081e6:	d30e      	bcc.n	8008206 <__mdiff+0xf6>
 80081e8:	f108 0103 	add.w	r1, r8, #3
 80081ec:	1b49      	subs	r1, r1, r5
 80081ee:	f021 0103 	bic.w	r1, r1, #3
 80081f2:	3d03      	subs	r5, #3
 80081f4:	45a8      	cmp	r8, r5
 80081f6:	bf38      	it	cc
 80081f8:	2100      	movcc	r1, #0
 80081fa:	440b      	add	r3, r1
 80081fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008200:	b199      	cbz	r1, 800822a <__mdiff+0x11a>
 8008202:	6117      	str	r7, [r2, #16]
 8008204:	e79e      	b.n	8008144 <__mdiff+0x34>
 8008206:	46e6      	mov	lr, ip
 8008208:	f854 1b04 	ldr.w	r1, [r4], #4
 800820c:	fa1f fc81 	uxth.w	ip, r1
 8008210:	44f4      	add	ip, lr
 8008212:	0c08      	lsrs	r0, r1, #16
 8008214:	4471      	add	r1, lr
 8008216:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800821a:	b289      	uxth	r1, r1
 800821c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008220:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008224:	f846 1b04 	str.w	r1, [r6], #4
 8008228:	e7dc      	b.n	80081e4 <__mdiff+0xd4>
 800822a:	3f01      	subs	r7, #1
 800822c:	e7e6      	b.n	80081fc <__mdiff+0xec>
 800822e:	bf00      	nop
 8008230:	0800a52c 	.word	0x0800a52c
 8008234:	0800a53d 	.word	0x0800a53d

08008238 <__ulp>:
 8008238:	4b0e      	ldr	r3, [pc, #56]	@ (8008274 <__ulp+0x3c>)
 800823a:	400b      	ands	r3, r1
 800823c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008240:	2b00      	cmp	r3, #0
 8008242:	dc08      	bgt.n	8008256 <__ulp+0x1e>
 8008244:	425b      	negs	r3, r3
 8008246:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800824a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800824e:	da04      	bge.n	800825a <__ulp+0x22>
 8008250:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008254:	4113      	asrs	r3, r2
 8008256:	2200      	movs	r2, #0
 8008258:	e008      	b.n	800826c <__ulp+0x34>
 800825a:	f1a2 0314 	sub.w	r3, r2, #20
 800825e:	2b1e      	cmp	r3, #30
 8008260:	bfd6      	itet	le
 8008262:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008266:	2201      	movgt	r2, #1
 8008268:	40da      	lsrle	r2, r3
 800826a:	2300      	movs	r3, #0
 800826c:	4619      	mov	r1, r3
 800826e:	4610      	mov	r0, r2
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	7ff00000 	.word	0x7ff00000

08008278 <__b2d>:
 8008278:	6902      	ldr	r2, [r0, #16]
 800827a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800827c:	f100 0614 	add.w	r6, r0, #20
 8008280:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008284:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008288:	4f1e      	ldr	r7, [pc, #120]	@ (8008304 <__b2d+0x8c>)
 800828a:	4620      	mov	r0, r4
 800828c:	f7ff fd54 	bl	8007d38 <__hi0bits>
 8008290:	4603      	mov	r3, r0
 8008292:	f1c0 0020 	rsb	r0, r0, #32
 8008296:	2b0a      	cmp	r3, #10
 8008298:	f1a2 0504 	sub.w	r5, r2, #4
 800829c:	6008      	str	r0, [r1, #0]
 800829e:	dc12      	bgt.n	80082c6 <__b2d+0x4e>
 80082a0:	42ae      	cmp	r6, r5
 80082a2:	bf2c      	ite	cs
 80082a4:	2200      	movcs	r2, #0
 80082a6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80082aa:	f1c3 0c0b 	rsb	ip, r3, #11
 80082ae:	3315      	adds	r3, #21
 80082b0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80082b4:	fa04 f303 	lsl.w	r3, r4, r3
 80082b8:	fa22 f20c 	lsr.w	r2, r2, ip
 80082bc:	ea4e 0107 	orr.w	r1, lr, r7
 80082c0:	431a      	orrs	r2, r3
 80082c2:	4610      	mov	r0, r2
 80082c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082c6:	42ae      	cmp	r6, r5
 80082c8:	bf36      	itet	cc
 80082ca:	f1a2 0508 	subcc.w	r5, r2, #8
 80082ce:	2200      	movcs	r2, #0
 80082d0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80082d4:	3b0b      	subs	r3, #11
 80082d6:	d012      	beq.n	80082fe <__b2d+0x86>
 80082d8:	f1c3 0720 	rsb	r7, r3, #32
 80082dc:	fa22 f107 	lsr.w	r1, r2, r7
 80082e0:	409c      	lsls	r4, r3
 80082e2:	430c      	orrs	r4, r1
 80082e4:	42b5      	cmp	r5, r6
 80082e6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80082ea:	bf94      	ite	ls
 80082ec:	2400      	movls	r4, #0
 80082ee:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80082f2:	409a      	lsls	r2, r3
 80082f4:	40fc      	lsrs	r4, r7
 80082f6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80082fa:	4322      	orrs	r2, r4
 80082fc:	e7e1      	b.n	80082c2 <__b2d+0x4a>
 80082fe:	ea44 0107 	orr.w	r1, r4, r7
 8008302:	e7de      	b.n	80082c2 <__b2d+0x4a>
 8008304:	3ff00000 	.word	0x3ff00000

08008308 <__d2b>:
 8008308:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800830c:	2101      	movs	r1, #1
 800830e:	4690      	mov	r8, r2
 8008310:	4699      	mov	r9, r3
 8008312:	9e08      	ldr	r6, [sp, #32]
 8008314:	f7ff fc1e 	bl	8007b54 <_Balloc>
 8008318:	4604      	mov	r4, r0
 800831a:	b930      	cbnz	r0, 800832a <__d2b+0x22>
 800831c:	4602      	mov	r2, r0
 800831e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008322:	4b23      	ldr	r3, [pc, #140]	@ (80083b0 <__d2b+0xa8>)
 8008324:	4823      	ldr	r0, [pc, #140]	@ (80083b4 <__d2b+0xac>)
 8008326:	f001 fae1 	bl	80098ec <__assert_func>
 800832a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800832e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008332:	b10d      	cbz	r5, 8008338 <__d2b+0x30>
 8008334:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008338:	9301      	str	r3, [sp, #4]
 800833a:	f1b8 0300 	subs.w	r3, r8, #0
 800833e:	d024      	beq.n	800838a <__d2b+0x82>
 8008340:	4668      	mov	r0, sp
 8008342:	9300      	str	r3, [sp, #0]
 8008344:	f7ff fd17 	bl	8007d76 <__lo0bits>
 8008348:	e9dd 1200 	ldrd	r1, r2, [sp]
 800834c:	b1d8      	cbz	r0, 8008386 <__d2b+0x7e>
 800834e:	f1c0 0320 	rsb	r3, r0, #32
 8008352:	fa02 f303 	lsl.w	r3, r2, r3
 8008356:	430b      	orrs	r3, r1
 8008358:	40c2      	lsrs	r2, r0
 800835a:	6163      	str	r3, [r4, #20]
 800835c:	9201      	str	r2, [sp, #4]
 800835e:	9b01      	ldr	r3, [sp, #4]
 8008360:	2b00      	cmp	r3, #0
 8008362:	bf0c      	ite	eq
 8008364:	2201      	moveq	r2, #1
 8008366:	2202      	movne	r2, #2
 8008368:	61a3      	str	r3, [r4, #24]
 800836a:	6122      	str	r2, [r4, #16]
 800836c:	b1ad      	cbz	r5, 800839a <__d2b+0x92>
 800836e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008372:	4405      	add	r5, r0
 8008374:	6035      	str	r5, [r6, #0]
 8008376:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800837a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800837c:	6018      	str	r0, [r3, #0]
 800837e:	4620      	mov	r0, r4
 8008380:	b002      	add	sp, #8
 8008382:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008386:	6161      	str	r1, [r4, #20]
 8008388:	e7e9      	b.n	800835e <__d2b+0x56>
 800838a:	a801      	add	r0, sp, #4
 800838c:	f7ff fcf3 	bl	8007d76 <__lo0bits>
 8008390:	9b01      	ldr	r3, [sp, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	6163      	str	r3, [r4, #20]
 8008396:	3020      	adds	r0, #32
 8008398:	e7e7      	b.n	800836a <__d2b+0x62>
 800839a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800839e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083a2:	6030      	str	r0, [r6, #0]
 80083a4:	6918      	ldr	r0, [r3, #16]
 80083a6:	f7ff fcc7 	bl	8007d38 <__hi0bits>
 80083aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083ae:	e7e4      	b.n	800837a <__d2b+0x72>
 80083b0:	0800a52c 	.word	0x0800a52c
 80083b4:	0800a53d 	.word	0x0800a53d

080083b8 <__ratio>:
 80083b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083bc:	b085      	sub	sp, #20
 80083be:	e9cd 1000 	strd	r1, r0, [sp]
 80083c2:	a902      	add	r1, sp, #8
 80083c4:	f7ff ff58 	bl	8008278 <__b2d>
 80083c8:	468b      	mov	fp, r1
 80083ca:	4606      	mov	r6, r0
 80083cc:	460f      	mov	r7, r1
 80083ce:	9800      	ldr	r0, [sp, #0]
 80083d0:	a903      	add	r1, sp, #12
 80083d2:	f7ff ff51 	bl	8008278 <__b2d>
 80083d6:	460d      	mov	r5, r1
 80083d8:	9b01      	ldr	r3, [sp, #4]
 80083da:	4689      	mov	r9, r1
 80083dc:	6919      	ldr	r1, [r3, #16]
 80083de:	9b00      	ldr	r3, [sp, #0]
 80083e0:	4604      	mov	r4, r0
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	4630      	mov	r0, r6
 80083e6:	1ac9      	subs	r1, r1, r3
 80083e8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80083ec:	1a9b      	subs	r3, r3, r2
 80083ee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	bfcd      	iteet	gt
 80083f6:	463a      	movgt	r2, r7
 80083f8:	462a      	movle	r2, r5
 80083fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80083fe:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008402:	bfd8      	it	le
 8008404:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008408:	464b      	mov	r3, r9
 800840a:	4622      	mov	r2, r4
 800840c:	4659      	mov	r1, fp
 800840e:	f7f8 f98d 	bl	800072c <__aeabi_ddiv>
 8008412:	b005      	add	sp, #20
 8008414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008418 <__copybits>:
 8008418:	3901      	subs	r1, #1
 800841a:	b570      	push	{r4, r5, r6, lr}
 800841c:	1149      	asrs	r1, r1, #5
 800841e:	6914      	ldr	r4, [r2, #16]
 8008420:	3101      	adds	r1, #1
 8008422:	f102 0314 	add.w	r3, r2, #20
 8008426:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800842a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800842e:	1f05      	subs	r5, r0, #4
 8008430:	42a3      	cmp	r3, r4
 8008432:	d30c      	bcc.n	800844e <__copybits+0x36>
 8008434:	1aa3      	subs	r3, r4, r2
 8008436:	3b11      	subs	r3, #17
 8008438:	f023 0303 	bic.w	r3, r3, #3
 800843c:	3211      	adds	r2, #17
 800843e:	42a2      	cmp	r2, r4
 8008440:	bf88      	it	hi
 8008442:	2300      	movhi	r3, #0
 8008444:	4418      	add	r0, r3
 8008446:	2300      	movs	r3, #0
 8008448:	4288      	cmp	r0, r1
 800844a:	d305      	bcc.n	8008458 <__copybits+0x40>
 800844c:	bd70      	pop	{r4, r5, r6, pc}
 800844e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008452:	f845 6f04 	str.w	r6, [r5, #4]!
 8008456:	e7eb      	b.n	8008430 <__copybits+0x18>
 8008458:	f840 3b04 	str.w	r3, [r0], #4
 800845c:	e7f4      	b.n	8008448 <__copybits+0x30>

0800845e <__any_on>:
 800845e:	f100 0214 	add.w	r2, r0, #20
 8008462:	6900      	ldr	r0, [r0, #16]
 8008464:	114b      	asrs	r3, r1, #5
 8008466:	4298      	cmp	r0, r3
 8008468:	b510      	push	{r4, lr}
 800846a:	db11      	blt.n	8008490 <__any_on+0x32>
 800846c:	dd0a      	ble.n	8008484 <__any_on+0x26>
 800846e:	f011 011f 	ands.w	r1, r1, #31
 8008472:	d007      	beq.n	8008484 <__any_on+0x26>
 8008474:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008478:	fa24 f001 	lsr.w	r0, r4, r1
 800847c:	fa00 f101 	lsl.w	r1, r0, r1
 8008480:	428c      	cmp	r4, r1
 8008482:	d10b      	bne.n	800849c <__any_on+0x3e>
 8008484:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008488:	4293      	cmp	r3, r2
 800848a:	d803      	bhi.n	8008494 <__any_on+0x36>
 800848c:	2000      	movs	r0, #0
 800848e:	bd10      	pop	{r4, pc}
 8008490:	4603      	mov	r3, r0
 8008492:	e7f7      	b.n	8008484 <__any_on+0x26>
 8008494:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008498:	2900      	cmp	r1, #0
 800849a:	d0f5      	beq.n	8008488 <__any_on+0x2a>
 800849c:	2001      	movs	r0, #1
 800849e:	e7f6      	b.n	800848e <__any_on+0x30>

080084a0 <sulp>:
 80084a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084a4:	460f      	mov	r7, r1
 80084a6:	4690      	mov	r8, r2
 80084a8:	f7ff fec6 	bl	8008238 <__ulp>
 80084ac:	4604      	mov	r4, r0
 80084ae:	460d      	mov	r5, r1
 80084b0:	f1b8 0f00 	cmp.w	r8, #0
 80084b4:	d011      	beq.n	80084da <sulp+0x3a>
 80084b6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80084ba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80084be:	2b00      	cmp	r3, #0
 80084c0:	dd0b      	ble.n	80084da <sulp+0x3a>
 80084c2:	2400      	movs	r4, #0
 80084c4:	051b      	lsls	r3, r3, #20
 80084c6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80084ca:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80084ce:	4622      	mov	r2, r4
 80084d0:	462b      	mov	r3, r5
 80084d2:	f7f8 f801 	bl	80004d8 <__aeabi_dmul>
 80084d6:	4604      	mov	r4, r0
 80084d8:	460d      	mov	r5, r1
 80084da:	4620      	mov	r0, r4
 80084dc:	4629      	mov	r1, r5
 80084de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084e2:	0000      	movs	r0, r0
 80084e4:	0000      	movs	r0, r0
	...

080084e8 <_strtod_l>:
 80084e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ec:	b09f      	sub	sp, #124	@ 0x7c
 80084ee:	9217      	str	r2, [sp, #92]	@ 0x5c
 80084f0:	2200      	movs	r2, #0
 80084f2:	460c      	mov	r4, r1
 80084f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80084f6:	f04f 0a00 	mov.w	sl, #0
 80084fa:	f04f 0b00 	mov.w	fp, #0
 80084fe:	460a      	mov	r2, r1
 8008500:	9005      	str	r0, [sp, #20]
 8008502:	9219      	str	r2, [sp, #100]	@ 0x64
 8008504:	7811      	ldrb	r1, [r2, #0]
 8008506:	292b      	cmp	r1, #43	@ 0x2b
 8008508:	d048      	beq.n	800859c <_strtod_l+0xb4>
 800850a:	d836      	bhi.n	800857a <_strtod_l+0x92>
 800850c:	290d      	cmp	r1, #13
 800850e:	d830      	bhi.n	8008572 <_strtod_l+0x8a>
 8008510:	2908      	cmp	r1, #8
 8008512:	d830      	bhi.n	8008576 <_strtod_l+0x8e>
 8008514:	2900      	cmp	r1, #0
 8008516:	d039      	beq.n	800858c <_strtod_l+0xa4>
 8008518:	2200      	movs	r2, #0
 800851a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800851c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800851e:	782a      	ldrb	r2, [r5, #0]
 8008520:	2a30      	cmp	r2, #48	@ 0x30
 8008522:	f040 80b1 	bne.w	8008688 <_strtod_l+0x1a0>
 8008526:	786a      	ldrb	r2, [r5, #1]
 8008528:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800852c:	2a58      	cmp	r2, #88	@ 0x58
 800852e:	d16c      	bne.n	800860a <_strtod_l+0x122>
 8008530:	9302      	str	r3, [sp, #8]
 8008532:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008534:	4a8e      	ldr	r2, [pc, #568]	@ (8008770 <_strtod_l+0x288>)
 8008536:	9301      	str	r3, [sp, #4]
 8008538:	ab1a      	add	r3, sp, #104	@ 0x68
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	9805      	ldr	r0, [sp, #20]
 800853e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008540:	a919      	add	r1, sp, #100	@ 0x64
 8008542:	f001 fa6d 	bl	8009a20 <__gethex>
 8008546:	f010 060f 	ands.w	r6, r0, #15
 800854a:	4604      	mov	r4, r0
 800854c:	d005      	beq.n	800855a <_strtod_l+0x72>
 800854e:	2e06      	cmp	r6, #6
 8008550:	d126      	bne.n	80085a0 <_strtod_l+0xb8>
 8008552:	2300      	movs	r3, #0
 8008554:	3501      	adds	r5, #1
 8008556:	9519      	str	r5, [sp, #100]	@ 0x64
 8008558:	930b      	str	r3, [sp, #44]	@ 0x2c
 800855a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800855c:	2b00      	cmp	r3, #0
 800855e:	f040 8584 	bne.w	800906a <_strtod_l+0xb82>
 8008562:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008564:	b1bb      	cbz	r3, 8008596 <_strtod_l+0xae>
 8008566:	4650      	mov	r0, sl
 8008568:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800856c:	b01f      	add	sp, #124	@ 0x7c
 800856e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008572:	2920      	cmp	r1, #32
 8008574:	d1d0      	bne.n	8008518 <_strtod_l+0x30>
 8008576:	3201      	adds	r2, #1
 8008578:	e7c3      	b.n	8008502 <_strtod_l+0x1a>
 800857a:	292d      	cmp	r1, #45	@ 0x2d
 800857c:	d1cc      	bne.n	8008518 <_strtod_l+0x30>
 800857e:	2101      	movs	r1, #1
 8008580:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008582:	1c51      	adds	r1, r2, #1
 8008584:	9119      	str	r1, [sp, #100]	@ 0x64
 8008586:	7852      	ldrb	r2, [r2, #1]
 8008588:	2a00      	cmp	r2, #0
 800858a:	d1c7      	bne.n	800851c <_strtod_l+0x34>
 800858c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800858e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008590:	2b00      	cmp	r3, #0
 8008592:	f040 8568 	bne.w	8009066 <_strtod_l+0xb7e>
 8008596:	4650      	mov	r0, sl
 8008598:	4659      	mov	r1, fp
 800859a:	e7e7      	b.n	800856c <_strtod_l+0x84>
 800859c:	2100      	movs	r1, #0
 800859e:	e7ef      	b.n	8008580 <_strtod_l+0x98>
 80085a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80085a2:	b13a      	cbz	r2, 80085b4 <_strtod_l+0xcc>
 80085a4:	2135      	movs	r1, #53	@ 0x35
 80085a6:	a81c      	add	r0, sp, #112	@ 0x70
 80085a8:	f7ff ff36 	bl	8008418 <__copybits>
 80085ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80085ae:	9805      	ldr	r0, [sp, #20]
 80085b0:	f7ff fb10 	bl	8007bd4 <_Bfree>
 80085b4:	3e01      	subs	r6, #1
 80085b6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80085b8:	2e04      	cmp	r6, #4
 80085ba:	d806      	bhi.n	80085ca <_strtod_l+0xe2>
 80085bc:	e8df f006 	tbb	[pc, r6]
 80085c0:	201d0314 	.word	0x201d0314
 80085c4:	14          	.byte	0x14
 80085c5:	00          	.byte	0x00
 80085c6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80085ca:	05e1      	lsls	r1, r4, #23
 80085cc:	bf48      	it	mi
 80085ce:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80085d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80085d6:	0d1b      	lsrs	r3, r3, #20
 80085d8:	051b      	lsls	r3, r3, #20
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1bd      	bne.n	800855a <_strtod_l+0x72>
 80085de:	f7fe fb2b 	bl	8006c38 <__errno>
 80085e2:	2322      	movs	r3, #34	@ 0x22
 80085e4:	6003      	str	r3, [r0, #0]
 80085e6:	e7b8      	b.n	800855a <_strtod_l+0x72>
 80085e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80085ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80085f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80085f4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80085f8:	e7e7      	b.n	80085ca <_strtod_l+0xe2>
 80085fa:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008774 <_strtod_l+0x28c>
 80085fe:	e7e4      	b.n	80085ca <_strtod_l+0xe2>
 8008600:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008604:	f04f 3aff 	mov.w	sl, #4294967295
 8008608:	e7df      	b.n	80085ca <_strtod_l+0xe2>
 800860a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800860c:	1c5a      	adds	r2, r3, #1
 800860e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008610:	785b      	ldrb	r3, [r3, #1]
 8008612:	2b30      	cmp	r3, #48	@ 0x30
 8008614:	d0f9      	beq.n	800860a <_strtod_l+0x122>
 8008616:	2b00      	cmp	r3, #0
 8008618:	d09f      	beq.n	800855a <_strtod_l+0x72>
 800861a:	2301      	movs	r3, #1
 800861c:	9309      	str	r3, [sp, #36]	@ 0x24
 800861e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008620:	220a      	movs	r2, #10
 8008622:	930c      	str	r3, [sp, #48]	@ 0x30
 8008624:	2300      	movs	r3, #0
 8008626:	461f      	mov	r7, r3
 8008628:	9308      	str	r3, [sp, #32]
 800862a:	930a      	str	r3, [sp, #40]	@ 0x28
 800862c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800862e:	7805      	ldrb	r5, [r0, #0]
 8008630:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008634:	b2d9      	uxtb	r1, r3
 8008636:	2909      	cmp	r1, #9
 8008638:	d928      	bls.n	800868c <_strtod_l+0x1a4>
 800863a:	2201      	movs	r2, #1
 800863c:	494e      	ldr	r1, [pc, #312]	@ (8008778 <_strtod_l+0x290>)
 800863e:	f001 f91f 	bl	8009880 <strncmp>
 8008642:	2800      	cmp	r0, #0
 8008644:	d032      	beq.n	80086ac <_strtod_l+0x1c4>
 8008646:	2000      	movs	r0, #0
 8008648:	462a      	mov	r2, r5
 800864a:	4681      	mov	r9, r0
 800864c:	463d      	mov	r5, r7
 800864e:	4603      	mov	r3, r0
 8008650:	2a65      	cmp	r2, #101	@ 0x65
 8008652:	d001      	beq.n	8008658 <_strtod_l+0x170>
 8008654:	2a45      	cmp	r2, #69	@ 0x45
 8008656:	d114      	bne.n	8008682 <_strtod_l+0x19a>
 8008658:	b91d      	cbnz	r5, 8008662 <_strtod_l+0x17a>
 800865a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800865c:	4302      	orrs	r2, r0
 800865e:	d095      	beq.n	800858c <_strtod_l+0xa4>
 8008660:	2500      	movs	r5, #0
 8008662:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008664:	1c62      	adds	r2, r4, #1
 8008666:	9219      	str	r2, [sp, #100]	@ 0x64
 8008668:	7862      	ldrb	r2, [r4, #1]
 800866a:	2a2b      	cmp	r2, #43	@ 0x2b
 800866c:	d077      	beq.n	800875e <_strtod_l+0x276>
 800866e:	2a2d      	cmp	r2, #45	@ 0x2d
 8008670:	d07b      	beq.n	800876a <_strtod_l+0x282>
 8008672:	f04f 0c00 	mov.w	ip, #0
 8008676:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800867a:	2909      	cmp	r1, #9
 800867c:	f240 8082 	bls.w	8008784 <_strtod_l+0x29c>
 8008680:	9419      	str	r4, [sp, #100]	@ 0x64
 8008682:	f04f 0800 	mov.w	r8, #0
 8008686:	e0a2      	b.n	80087ce <_strtod_l+0x2e6>
 8008688:	2300      	movs	r3, #0
 800868a:	e7c7      	b.n	800861c <_strtod_l+0x134>
 800868c:	2f08      	cmp	r7, #8
 800868e:	bfd5      	itete	le
 8008690:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008692:	9908      	ldrgt	r1, [sp, #32]
 8008694:	fb02 3301 	mlale	r3, r2, r1, r3
 8008698:	fb02 3301 	mlagt	r3, r2, r1, r3
 800869c:	f100 0001 	add.w	r0, r0, #1
 80086a0:	bfd4      	ite	le
 80086a2:	930a      	strle	r3, [sp, #40]	@ 0x28
 80086a4:	9308      	strgt	r3, [sp, #32]
 80086a6:	3701      	adds	r7, #1
 80086a8:	9019      	str	r0, [sp, #100]	@ 0x64
 80086aa:	e7bf      	b.n	800862c <_strtod_l+0x144>
 80086ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086ae:	1c5a      	adds	r2, r3, #1
 80086b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80086b2:	785a      	ldrb	r2, [r3, #1]
 80086b4:	b37f      	cbz	r7, 8008716 <_strtod_l+0x22e>
 80086b6:	4681      	mov	r9, r0
 80086b8:	463d      	mov	r5, r7
 80086ba:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80086be:	2b09      	cmp	r3, #9
 80086c0:	d912      	bls.n	80086e8 <_strtod_l+0x200>
 80086c2:	2301      	movs	r3, #1
 80086c4:	e7c4      	b.n	8008650 <_strtod_l+0x168>
 80086c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086c8:	3001      	adds	r0, #1
 80086ca:	1c5a      	adds	r2, r3, #1
 80086cc:	9219      	str	r2, [sp, #100]	@ 0x64
 80086ce:	785a      	ldrb	r2, [r3, #1]
 80086d0:	2a30      	cmp	r2, #48	@ 0x30
 80086d2:	d0f8      	beq.n	80086c6 <_strtod_l+0x1de>
 80086d4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80086d8:	2b08      	cmp	r3, #8
 80086da:	f200 84cb 	bhi.w	8009074 <_strtod_l+0xb8c>
 80086de:	4681      	mov	r9, r0
 80086e0:	2000      	movs	r0, #0
 80086e2:	4605      	mov	r5, r0
 80086e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80086e8:	3a30      	subs	r2, #48	@ 0x30
 80086ea:	f100 0301 	add.w	r3, r0, #1
 80086ee:	d02a      	beq.n	8008746 <_strtod_l+0x25e>
 80086f0:	4499      	add	r9, r3
 80086f2:	210a      	movs	r1, #10
 80086f4:	462b      	mov	r3, r5
 80086f6:	eb00 0c05 	add.w	ip, r0, r5
 80086fa:	4563      	cmp	r3, ip
 80086fc:	d10d      	bne.n	800871a <_strtod_l+0x232>
 80086fe:	1c69      	adds	r1, r5, #1
 8008700:	4401      	add	r1, r0
 8008702:	4428      	add	r0, r5
 8008704:	2808      	cmp	r0, #8
 8008706:	dc16      	bgt.n	8008736 <_strtod_l+0x24e>
 8008708:	230a      	movs	r3, #10
 800870a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800870c:	fb03 2300 	mla	r3, r3, r0, r2
 8008710:	930a      	str	r3, [sp, #40]	@ 0x28
 8008712:	2300      	movs	r3, #0
 8008714:	e018      	b.n	8008748 <_strtod_l+0x260>
 8008716:	4638      	mov	r0, r7
 8008718:	e7da      	b.n	80086d0 <_strtod_l+0x1e8>
 800871a:	2b08      	cmp	r3, #8
 800871c:	f103 0301 	add.w	r3, r3, #1
 8008720:	dc03      	bgt.n	800872a <_strtod_l+0x242>
 8008722:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008724:	434e      	muls	r6, r1
 8008726:	960a      	str	r6, [sp, #40]	@ 0x28
 8008728:	e7e7      	b.n	80086fa <_strtod_l+0x212>
 800872a:	2b10      	cmp	r3, #16
 800872c:	bfde      	ittt	le
 800872e:	9e08      	ldrle	r6, [sp, #32]
 8008730:	434e      	mulle	r6, r1
 8008732:	9608      	strle	r6, [sp, #32]
 8008734:	e7e1      	b.n	80086fa <_strtod_l+0x212>
 8008736:	280f      	cmp	r0, #15
 8008738:	dceb      	bgt.n	8008712 <_strtod_l+0x22a>
 800873a:	230a      	movs	r3, #10
 800873c:	9808      	ldr	r0, [sp, #32]
 800873e:	fb03 2300 	mla	r3, r3, r0, r2
 8008742:	9308      	str	r3, [sp, #32]
 8008744:	e7e5      	b.n	8008712 <_strtod_l+0x22a>
 8008746:	4629      	mov	r1, r5
 8008748:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800874a:	460d      	mov	r5, r1
 800874c:	1c50      	adds	r0, r2, #1
 800874e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008750:	7852      	ldrb	r2, [r2, #1]
 8008752:	4618      	mov	r0, r3
 8008754:	e7b1      	b.n	80086ba <_strtod_l+0x1d2>
 8008756:	f04f 0900 	mov.w	r9, #0
 800875a:	2301      	movs	r3, #1
 800875c:	e77d      	b.n	800865a <_strtod_l+0x172>
 800875e:	f04f 0c00 	mov.w	ip, #0
 8008762:	1ca2      	adds	r2, r4, #2
 8008764:	9219      	str	r2, [sp, #100]	@ 0x64
 8008766:	78a2      	ldrb	r2, [r4, #2]
 8008768:	e785      	b.n	8008676 <_strtod_l+0x18e>
 800876a:	f04f 0c01 	mov.w	ip, #1
 800876e:	e7f8      	b.n	8008762 <_strtod_l+0x27a>
 8008770:	0800a6b0 	.word	0x0800a6b0
 8008774:	7ff00000 	.word	0x7ff00000
 8008778:	0800a698 	.word	0x0800a698
 800877c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800877e:	1c51      	adds	r1, r2, #1
 8008780:	9119      	str	r1, [sp, #100]	@ 0x64
 8008782:	7852      	ldrb	r2, [r2, #1]
 8008784:	2a30      	cmp	r2, #48	@ 0x30
 8008786:	d0f9      	beq.n	800877c <_strtod_l+0x294>
 8008788:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800878c:	2908      	cmp	r1, #8
 800878e:	f63f af78 	bhi.w	8008682 <_strtod_l+0x19a>
 8008792:	f04f 080a 	mov.w	r8, #10
 8008796:	3a30      	subs	r2, #48	@ 0x30
 8008798:	920e      	str	r2, [sp, #56]	@ 0x38
 800879a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800879c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800879e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80087a0:	1c56      	adds	r6, r2, #1
 80087a2:	9619      	str	r6, [sp, #100]	@ 0x64
 80087a4:	7852      	ldrb	r2, [r2, #1]
 80087a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80087aa:	f1be 0f09 	cmp.w	lr, #9
 80087ae:	d939      	bls.n	8008824 <_strtod_l+0x33c>
 80087b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80087b2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80087b6:	1a76      	subs	r6, r6, r1
 80087b8:	2e08      	cmp	r6, #8
 80087ba:	dc03      	bgt.n	80087c4 <_strtod_l+0x2dc>
 80087bc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80087be:	4588      	cmp	r8, r1
 80087c0:	bfa8      	it	ge
 80087c2:	4688      	movge	r8, r1
 80087c4:	f1bc 0f00 	cmp.w	ip, #0
 80087c8:	d001      	beq.n	80087ce <_strtod_l+0x2e6>
 80087ca:	f1c8 0800 	rsb	r8, r8, #0
 80087ce:	2d00      	cmp	r5, #0
 80087d0:	d14e      	bne.n	8008870 <_strtod_l+0x388>
 80087d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80087d4:	4308      	orrs	r0, r1
 80087d6:	f47f aec0 	bne.w	800855a <_strtod_l+0x72>
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f47f aed6 	bne.w	800858c <_strtod_l+0xa4>
 80087e0:	2a69      	cmp	r2, #105	@ 0x69
 80087e2:	d028      	beq.n	8008836 <_strtod_l+0x34e>
 80087e4:	dc25      	bgt.n	8008832 <_strtod_l+0x34a>
 80087e6:	2a49      	cmp	r2, #73	@ 0x49
 80087e8:	d025      	beq.n	8008836 <_strtod_l+0x34e>
 80087ea:	2a4e      	cmp	r2, #78	@ 0x4e
 80087ec:	f47f aece 	bne.w	800858c <_strtod_l+0xa4>
 80087f0:	499a      	ldr	r1, [pc, #616]	@ (8008a5c <_strtod_l+0x574>)
 80087f2:	a819      	add	r0, sp, #100	@ 0x64
 80087f4:	f001 fb36 	bl	8009e64 <__match>
 80087f8:	2800      	cmp	r0, #0
 80087fa:	f43f aec7 	beq.w	800858c <_strtod_l+0xa4>
 80087fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	2b28      	cmp	r3, #40	@ 0x28
 8008804:	d12e      	bne.n	8008864 <_strtod_l+0x37c>
 8008806:	4996      	ldr	r1, [pc, #600]	@ (8008a60 <_strtod_l+0x578>)
 8008808:	aa1c      	add	r2, sp, #112	@ 0x70
 800880a:	a819      	add	r0, sp, #100	@ 0x64
 800880c:	f001 fb3e 	bl	8009e8c <__hexnan>
 8008810:	2805      	cmp	r0, #5
 8008812:	d127      	bne.n	8008864 <_strtod_l+0x37c>
 8008814:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008816:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800881a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800881e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008822:	e69a      	b.n	800855a <_strtod_l+0x72>
 8008824:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008826:	fb08 2101 	mla	r1, r8, r1, r2
 800882a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800882e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008830:	e7b5      	b.n	800879e <_strtod_l+0x2b6>
 8008832:	2a6e      	cmp	r2, #110	@ 0x6e
 8008834:	e7da      	b.n	80087ec <_strtod_l+0x304>
 8008836:	498b      	ldr	r1, [pc, #556]	@ (8008a64 <_strtod_l+0x57c>)
 8008838:	a819      	add	r0, sp, #100	@ 0x64
 800883a:	f001 fb13 	bl	8009e64 <__match>
 800883e:	2800      	cmp	r0, #0
 8008840:	f43f aea4 	beq.w	800858c <_strtod_l+0xa4>
 8008844:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008846:	4988      	ldr	r1, [pc, #544]	@ (8008a68 <_strtod_l+0x580>)
 8008848:	3b01      	subs	r3, #1
 800884a:	a819      	add	r0, sp, #100	@ 0x64
 800884c:	9319      	str	r3, [sp, #100]	@ 0x64
 800884e:	f001 fb09 	bl	8009e64 <__match>
 8008852:	b910      	cbnz	r0, 800885a <_strtod_l+0x372>
 8008854:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008856:	3301      	adds	r3, #1
 8008858:	9319      	str	r3, [sp, #100]	@ 0x64
 800885a:	f04f 0a00 	mov.w	sl, #0
 800885e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8008a6c <_strtod_l+0x584>
 8008862:	e67a      	b.n	800855a <_strtod_l+0x72>
 8008864:	4882      	ldr	r0, [pc, #520]	@ (8008a70 <_strtod_l+0x588>)
 8008866:	f001 f83b 	bl	80098e0 <nan>
 800886a:	4682      	mov	sl, r0
 800886c:	468b      	mov	fp, r1
 800886e:	e674      	b.n	800855a <_strtod_l+0x72>
 8008870:	eba8 0309 	sub.w	r3, r8, r9
 8008874:	2f00      	cmp	r7, #0
 8008876:	bf08      	it	eq
 8008878:	462f      	moveq	r7, r5
 800887a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800887c:	2d10      	cmp	r5, #16
 800887e:	462c      	mov	r4, r5
 8008880:	9309      	str	r3, [sp, #36]	@ 0x24
 8008882:	bfa8      	it	ge
 8008884:	2410      	movge	r4, #16
 8008886:	f7f7 fdad 	bl	80003e4 <__aeabi_ui2d>
 800888a:	2d09      	cmp	r5, #9
 800888c:	4682      	mov	sl, r0
 800888e:	468b      	mov	fp, r1
 8008890:	dc11      	bgt.n	80088b6 <_strtod_l+0x3ce>
 8008892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008894:	2b00      	cmp	r3, #0
 8008896:	f43f ae60 	beq.w	800855a <_strtod_l+0x72>
 800889a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800889c:	dd76      	ble.n	800898c <_strtod_l+0x4a4>
 800889e:	2b16      	cmp	r3, #22
 80088a0:	dc5d      	bgt.n	800895e <_strtod_l+0x476>
 80088a2:	4974      	ldr	r1, [pc, #464]	@ (8008a74 <_strtod_l+0x58c>)
 80088a4:	4652      	mov	r2, sl
 80088a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80088aa:	465b      	mov	r3, fp
 80088ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088b0:	f7f7 fe12 	bl	80004d8 <__aeabi_dmul>
 80088b4:	e7d9      	b.n	800886a <_strtod_l+0x382>
 80088b6:	4b6f      	ldr	r3, [pc, #444]	@ (8008a74 <_strtod_l+0x58c>)
 80088b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80088bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80088c0:	f7f7 fe0a 	bl	80004d8 <__aeabi_dmul>
 80088c4:	4682      	mov	sl, r0
 80088c6:	9808      	ldr	r0, [sp, #32]
 80088c8:	468b      	mov	fp, r1
 80088ca:	f7f7 fd8b 	bl	80003e4 <__aeabi_ui2d>
 80088ce:	4602      	mov	r2, r0
 80088d0:	460b      	mov	r3, r1
 80088d2:	4650      	mov	r0, sl
 80088d4:	4659      	mov	r1, fp
 80088d6:	f7f7 fc49 	bl	800016c <__adddf3>
 80088da:	2d0f      	cmp	r5, #15
 80088dc:	4682      	mov	sl, r0
 80088de:	468b      	mov	fp, r1
 80088e0:	ddd7      	ble.n	8008892 <_strtod_l+0x3aa>
 80088e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088e4:	1b2c      	subs	r4, r5, r4
 80088e6:	441c      	add	r4, r3
 80088e8:	2c00      	cmp	r4, #0
 80088ea:	f340 8096 	ble.w	8008a1a <_strtod_l+0x532>
 80088ee:	f014 030f 	ands.w	r3, r4, #15
 80088f2:	d00a      	beq.n	800890a <_strtod_l+0x422>
 80088f4:	495f      	ldr	r1, [pc, #380]	@ (8008a74 <_strtod_l+0x58c>)
 80088f6:	4652      	mov	r2, sl
 80088f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80088fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008900:	465b      	mov	r3, fp
 8008902:	f7f7 fde9 	bl	80004d8 <__aeabi_dmul>
 8008906:	4682      	mov	sl, r0
 8008908:	468b      	mov	fp, r1
 800890a:	f034 040f 	bics.w	r4, r4, #15
 800890e:	d073      	beq.n	80089f8 <_strtod_l+0x510>
 8008910:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008914:	dd48      	ble.n	80089a8 <_strtod_l+0x4c0>
 8008916:	2400      	movs	r4, #0
 8008918:	46a0      	mov	r8, r4
 800891a:	46a1      	mov	r9, r4
 800891c:	940a      	str	r4, [sp, #40]	@ 0x28
 800891e:	2322      	movs	r3, #34	@ 0x22
 8008920:	f04f 0a00 	mov.w	sl, #0
 8008924:	9a05      	ldr	r2, [sp, #20]
 8008926:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8008a6c <_strtod_l+0x584>
 800892a:	6013      	str	r3, [r2, #0]
 800892c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800892e:	2b00      	cmp	r3, #0
 8008930:	f43f ae13 	beq.w	800855a <_strtod_l+0x72>
 8008934:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008936:	9805      	ldr	r0, [sp, #20]
 8008938:	f7ff f94c 	bl	8007bd4 <_Bfree>
 800893c:	4649      	mov	r1, r9
 800893e:	9805      	ldr	r0, [sp, #20]
 8008940:	f7ff f948 	bl	8007bd4 <_Bfree>
 8008944:	4641      	mov	r1, r8
 8008946:	9805      	ldr	r0, [sp, #20]
 8008948:	f7ff f944 	bl	8007bd4 <_Bfree>
 800894c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800894e:	9805      	ldr	r0, [sp, #20]
 8008950:	f7ff f940 	bl	8007bd4 <_Bfree>
 8008954:	4621      	mov	r1, r4
 8008956:	9805      	ldr	r0, [sp, #20]
 8008958:	f7ff f93c 	bl	8007bd4 <_Bfree>
 800895c:	e5fd      	b.n	800855a <_strtod_l+0x72>
 800895e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008960:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008964:	4293      	cmp	r3, r2
 8008966:	dbbc      	blt.n	80088e2 <_strtod_l+0x3fa>
 8008968:	4c42      	ldr	r4, [pc, #264]	@ (8008a74 <_strtod_l+0x58c>)
 800896a:	f1c5 050f 	rsb	r5, r5, #15
 800896e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008972:	4652      	mov	r2, sl
 8008974:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008978:	465b      	mov	r3, fp
 800897a:	f7f7 fdad 	bl	80004d8 <__aeabi_dmul>
 800897e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008980:	1b5d      	subs	r5, r3, r5
 8008982:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008986:	e9d4 2300 	ldrd	r2, r3, [r4]
 800898a:	e791      	b.n	80088b0 <_strtod_l+0x3c8>
 800898c:	3316      	adds	r3, #22
 800898e:	dba8      	blt.n	80088e2 <_strtod_l+0x3fa>
 8008990:	4b38      	ldr	r3, [pc, #224]	@ (8008a74 <_strtod_l+0x58c>)
 8008992:	eba9 0808 	sub.w	r8, r9, r8
 8008996:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800899a:	4650      	mov	r0, sl
 800899c:	e9d8 2300 	ldrd	r2, r3, [r8]
 80089a0:	4659      	mov	r1, fp
 80089a2:	f7f7 fec3 	bl	800072c <__aeabi_ddiv>
 80089a6:	e760      	b.n	800886a <_strtod_l+0x382>
 80089a8:	4b33      	ldr	r3, [pc, #204]	@ (8008a78 <_strtod_l+0x590>)
 80089aa:	4650      	mov	r0, sl
 80089ac:	9308      	str	r3, [sp, #32]
 80089ae:	2300      	movs	r3, #0
 80089b0:	4659      	mov	r1, fp
 80089b2:	461e      	mov	r6, r3
 80089b4:	1124      	asrs	r4, r4, #4
 80089b6:	2c01      	cmp	r4, #1
 80089b8:	dc21      	bgt.n	80089fe <_strtod_l+0x516>
 80089ba:	b10b      	cbz	r3, 80089c0 <_strtod_l+0x4d8>
 80089bc:	4682      	mov	sl, r0
 80089be:	468b      	mov	fp, r1
 80089c0:	492d      	ldr	r1, [pc, #180]	@ (8008a78 <_strtod_l+0x590>)
 80089c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80089c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80089ca:	4652      	mov	r2, sl
 80089cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089d0:	465b      	mov	r3, fp
 80089d2:	f7f7 fd81 	bl	80004d8 <__aeabi_dmul>
 80089d6:	4b25      	ldr	r3, [pc, #148]	@ (8008a6c <_strtod_l+0x584>)
 80089d8:	460a      	mov	r2, r1
 80089da:	400b      	ands	r3, r1
 80089dc:	4927      	ldr	r1, [pc, #156]	@ (8008a7c <_strtod_l+0x594>)
 80089de:	4682      	mov	sl, r0
 80089e0:	428b      	cmp	r3, r1
 80089e2:	d898      	bhi.n	8008916 <_strtod_l+0x42e>
 80089e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80089e8:	428b      	cmp	r3, r1
 80089ea:	bf86      	itte	hi
 80089ec:	f04f 3aff 	movhi.w	sl, #4294967295
 80089f0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8008a80 <_strtod_l+0x598>
 80089f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80089f8:	2300      	movs	r3, #0
 80089fa:	9308      	str	r3, [sp, #32]
 80089fc:	e07a      	b.n	8008af4 <_strtod_l+0x60c>
 80089fe:	07e2      	lsls	r2, r4, #31
 8008a00:	d505      	bpl.n	8008a0e <_strtod_l+0x526>
 8008a02:	9b08      	ldr	r3, [sp, #32]
 8008a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a08:	f7f7 fd66 	bl	80004d8 <__aeabi_dmul>
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	9a08      	ldr	r2, [sp, #32]
 8008a10:	3601      	adds	r6, #1
 8008a12:	3208      	adds	r2, #8
 8008a14:	1064      	asrs	r4, r4, #1
 8008a16:	9208      	str	r2, [sp, #32]
 8008a18:	e7cd      	b.n	80089b6 <_strtod_l+0x4ce>
 8008a1a:	d0ed      	beq.n	80089f8 <_strtod_l+0x510>
 8008a1c:	4264      	negs	r4, r4
 8008a1e:	f014 020f 	ands.w	r2, r4, #15
 8008a22:	d00a      	beq.n	8008a3a <_strtod_l+0x552>
 8008a24:	4b13      	ldr	r3, [pc, #76]	@ (8008a74 <_strtod_l+0x58c>)
 8008a26:	4650      	mov	r0, sl
 8008a28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a2c:	4659      	mov	r1, fp
 8008a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a32:	f7f7 fe7b 	bl	800072c <__aeabi_ddiv>
 8008a36:	4682      	mov	sl, r0
 8008a38:	468b      	mov	fp, r1
 8008a3a:	1124      	asrs	r4, r4, #4
 8008a3c:	d0dc      	beq.n	80089f8 <_strtod_l+0x510>
 8008a3e:	2c1f      	cmp	r4, #31
 8008a40:	dd20      	ble.n	8008a84 <_strtod_l+0x59c>
 8008a42:	2400      	movs	r4, #0
 8008a44:	46a0      	mov	r8, r4
 8008a46:	46a1      	mov	r9, r4
 8008a48:	940a      	str	r4, [sp, #40]	@ 0x28
 8008a4a:	2322      	movs	r3, #34	@ 0x22
 8008a4c:	9a05      	ldr	r2, [sp, #20]
 8008a4e:	f04f 0a00 	mov.w	sl, #0
 8008a52:	f04f 0b00 	mov.w	fp, #0
 8008a56:	6013      	str	r3, [r2, #0]
 8008a58:	e768      	b.n	800892c <_strtod_l+0x444>
 8008a5a:	bf00      	nop
 8008a5c:	0800a484 	.word	0x0800a484
 8008a60:	0800a69c 	.word	0x0800a69c
 8008a64:	0800a47c 	.word	0x0800a47c
 8008a68:	0800a4b3 	.word	0x0800a4b3
 8008a6c:	7ff00000 	.word	0x7ff00000
 8008a70:	0800a744 	.word	0x0800a744
 8008a74:	0800a5d0 	.word	0x0800a5d0
 8008a78:	0800a5a8 	.word	0x0800a5a8
 8008a7c:	7ca00000 	.word	0x7ca00000
 8008a80:	7fefffff 	.word	0x7fefffff
 8008a84:	f014 0310 	ands.w	r3, r4, #16
 8008a88:	bf18      	it	ne
 8008a8a:	236a      	movne	r3, #106	@ 0x6a
 8008a8c:	4650      	mov	r0, sl
 8008a8e:	9308      	str	r3, [sp, #32]
 8008a90:	4659      	mov	r1, fp
 8008a92:	2300      	movs	r3, #0
 8008a94:	4ea9      	ldr	r6, [pc, #676]	@ (8008d3c <_strtod_l+0x854>)
 8008a96:	07e2      	lsls	r2, r4, #31
 8008a98:	d504      	bpl.n	8008aa4 <_strtod_l+0x5bc>
 8008a9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a9e:	f7f7 fd1b 	bl	80004d8 <__aeabi_dmul>
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	1064      	asrs	r4, r4, #1
 8008aa6:	f106 0608 	add.w	r6, r6, #8
 8008aaa:	d1f4      	bne.n	8008a96 <_strtod_l+0x5ae>
 8008aac:	b10b      	cbz	r3, 8008ab2 <_strtod_l+0x5ca>
 8008aae:	4682      	mov	sl, r0
 8008ab0:	468b      	mov	fp, r1
 8008ab2:	9b08      	ldr	r3, [sp, #32]
 8008ab4:	b1b3      	cbz	r3, 8008ae4 <_strtod_l+0x5fc>
 8008ab6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008aba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	4659      	mov	r1, fp
 8008ac2:	dd0f      	ble.n	8008ae4 <_strtod_l+0x5fc>
 8008ac4:	2b1f      	cmp	r3, #31
 8008ac6:	dd57      	ble.n	8008b78 <_strtod_l+0x690>
 8008ac8:	2b34      	cmp	r3, #52	@ 0x34
 8008aca:	bfd8      	it	le
 8008acc:	f04f 33ff 	movle.w	r3, #4294967295
 8008ad0:	f04f 0a00 	mov.w	sl, #0
 8008ad4:	bfcf      	iteee	gt
 8008ad6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008ada:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008ade:	4093      	lslle	r3, r2
 8008ae0:	ea03 0b01 	andle.w	fp, r3, r1
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	4650      	mov	r0, sl
 8008aea:	4659      	mov	r1, fp
 8008aec:	f7f7 ff5c 	bl	80009a8 <__aeabi_dcmpeq>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d1a6      	bne.n	8008a42 <_strtod_l+0x55a>
 8008af4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008af6:	463a      	mov	r2, r7
 8008af8:	9300      	str	r3, [sp, #0]
 8008afa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008afc:	462b      	mov	r3, r5
 8008afe:	9805      	ldr	r0, [sp, #20]
 8008b00:	f7ff f8d0 	bl	8007ca4 <__s2b>
 8008b04:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b06:	2800      	cmp	r0, #0
 8008b08:	f43f af05 	beq.w	8008916 <_strtod_l+0x42e>
 8008b0c:	2400      	movs	r4, #0
 8008b0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b10:	eba9 0308 	sub.w	r3, r9, r8
 8008b14:	2a00      	cmp	r2, #0
 8008b16:	bfa8      	it	ge
 8008b18:	2300      	movge	r3, #0
 8008b1a:	46a0      	mov	r8, r4
 8008b1c:	9312      	str	r3, [sp, #72]	@ 0x48
 8008b1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008b22:	9316      	str	r3, [sp, #88]	@ 0x58
 8008b24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b26:	9805      	ldr	r0, [sp, #20]
 8008b28:	6859      	ldr	r1, [r3, #4]
 8008b2a:	f7ff f813 	bl	8007b54 <_Balloc>
 8008b2e:	4681      	mov	r9, r0
 8008b30:	2800      	cmp	r0, #0
 8008b32:	f43f aef4 	beq.w	800891e <_strtod_l+0x436>
 8008b36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b38:	300c      	adds	r0, #12
 8008b3a:	691a      	ldr	r2, [r3, #16]
 8008b3c:	f103 010c 	add.w	r1, r3, #12
 8008b40:	3202      	adds	r2, #2
 8008b42:	0092      	lsls	r2, r2, #2
 8008b44:	f000 febe 	bl	80098c4 <memcpy>
 8008b48:	ab1c      	add	r3, sp, #112	@ 0x70
 8008b4a:	9301      	str	r3, [sp, #4]
 8008b4c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008b4e:	9300      	str	r3, [sp, #0]
 8008b50:	4652      	mov	r2, sl
 8008b52:	465b      	mov	r3, fp
 8008b54:	9805      	ldr	r0, [sp, #20]
 8008b56:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008b5a:	f7ff fbd5 	bl	8008308 <__d2b>
 8008b5e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008b60:	2800      	cmp	r0, #0
 8008b62:	f43f aedc 	beq.w	800891e <_strtod_l+0x436>
 8008b66:	2101      	movs	r1, #1
 8008b68:	9805      	ldr	r0, [sp, #20]
 8008b6a:	f7ff f931 	bl	8007dd0 <__i2b>
 8008b6e:	4680      	mov	r8, r0
 8008b70:	b948      	cbnz	r0, 8008b86 <_strtod_l+0x69e>
 8008b72:	f04f 0800 	mov.w	r8, #0
 8008b76:	e6d2      	b.n	800891e <_strtod_l+0x436>
 8008b78:	f04f 32ff 	mov.w	r2, #4294967295
 8008b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b80:	ea03 0a0a 	and.w	sl, r3, sl
 8008b84:	e7ae      	b.n	8008ae4 <_strtod_l+0x5fc>
 8008b86:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008b88:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008b8a:	2d00      	cmp	r5, #0
 8008b8c:	bfab      	itete	ge
 8008b8e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008b90:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008b92:	18ef      	addge	r7, r5, r3
 8008b94:	1b5e      	sublt	r6, r3, r5
 8008b96:	9b08      	ldr	r3, [sp, #32]
 8008b98:	bfa8      	it	ge
 8008b9a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008b9c:	eba5 0503 	sub.w	r5, r5, r3
 8008ba0:	4415      	add	r5, r2
 8008ba2:	4b67      	ldr	r3, [pc, #412]	@ (8008d40 <_strtod_l+0x858>)
 8008ba4:	f105 35ff 	add.w	r5, r5, #4294967295
 8008ba8:	bfb8      	it	lt
 8008baa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008bac:	429d      	cmp	r5, r3
 8008bae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008bb2:	da50      	bge.n	8008c56 <_strtod_l+0x76e>
 8008bb4:	1b5b      	subs	r3, r3, r5
 8008bb6:	2b1f      	cmp	r3, #31
 8008bb8:	f04f 0101 	mov.w	r1, #1
 8008bbc:	eba2 0203 	sub.w	r2, r2, r3
 8008bc0:	dc3d      	bgt.n	8008c3e <_strtod_l+0x756>
 8008bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8008bc6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008bc8:	2300      	movs	r3, #0
 8008bca:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bcc:	18bd      	adds	r5, r7, r2
 8008bce:	9b08      	ldr	r3, [sp, #32]
 8008bd0:	42af      	cmp	r7, r5
 8008bd2:	4416      	add	r6, r2
 8008bd4:	441e      	add	r6, r3
 8008bd6:	463b      	mov	r3, r7
 8008bd8:	bfa8      	it	ge
 8008bda:	462b      	movge	r3, r5
 8008bdc:	42b3      	cmp	r3, r6
 8008bde:	bfa8      	it	ge
 8008be0:	4633      	movge	r3, r6
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	bfc2      	ittt	gt
 8008be6:	1aed      	subgt	r5, r5, r3
 8008be8:	1af6      	subgt	r6, r6, r3
 8008bea:	1aff      	subgt	r7, r7, r3
 8008bec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	dd16      	ble.n	8008c20 <_strtod_l+0x738>
 8008bf2:	4641      	mov	r1, r8
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	9805      	ldr	r0, [sp, #20]
 8008bf8:	f7ff f9a8 	bl	8007f4c <__pow5mult>
 8008bfc:	4680      	mov	r8, r0
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	d0b7      	beq.n	8008b72 <_strtod_l+0x68a>
 8008c02:	4601      	mov	r1, r0
 8008c04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008c06:	9805      	ldr	r0, [sp, #20]
 8008c08:	f7ff f8f8 	bl	8007dfc <__multiply>
 8008c0c:	900e      	str	r0, [sp, #56]	@ 0x38
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	f43f ae85 	beq.w	800891e <_strtod_l+0x436>
 8008c14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c16:	9805      	ldr	r0, [sp, #20]
 8008c18:	f7fe ffdc 	bl	8007bd4 <_Bfree>
 8008c1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c20:	2d00      	cmp	r5, #0
 8008c22:	dc1d      	bgt.n	8008c60 <_strtod_l+0x778>
 8008c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	dd23      	ble.n	8008c72 <_strtod_l+0x78a>
 8008c2a:	4649      	mov	r1, r9
 8008c2c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008c2e:	9805      	ldr	r0, [sp, #20]
 8008c30:	f7ff f98c 	bl	8007f4c <__pow5mult>
 8008c34:	4681      	mov	r9, r0
 8008c36:	b9e0      	cbnz	r0, 8008c72 <_strtod_l+0x78a>
 8008c38:	f04f 0900 	mov.w	r9, #0
 8008c3c:	e66f      	b.n	800891e <_strtod_l+0x436>
 8008c3e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008c42:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008c46:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008c4a:	35e2      	adds	r5, #226	@ 0xe2
 8008c4c:	fa01 f305 	lsl.w	r3, r1, r5
 8008c50:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c52:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008c54:	e7ba      	b.n	8008bcc <_strtod_l+0x6e4>
 8008c56:	2300      	movs	r3, #0
 8008c58:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c5e:	e7b5      	b.n	8008bcc <_strtod_l+0x6e4>
 8008c60:	462a      	mov	r2, r5
 8008c62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c64:	9805      	ldr	r0, [sp, #20]
 8008c66:	f7ff f9cb 	bl	8008000 <__lshift>
 8008c6a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	d1d9      	bne.n	8008c24 <_strtod_l+0x73c>
 8008c70:	e655      	b.n	800891e <_strtod_l+0x436>
 8008c72:	2e00      	cmp	r6, #0
 8008c74:	dd07      	ble.n	8008c86 <_strtod_l+0x79e>
 8008c76:	4649      	mov	r1, r9
 8008c78:	4632      	mov	r2, r6
 8008c7a:	9805      	ldr	r0, [sp, #20]
 8008c7c:	f7ff f9c0 	bl	8008000 <__lshift>
 8008c80:	4681      	mov	r9, r0
 8008c82:	2800      	cmp	r0, #0
 8008c84:	d0d8      	beq.n	8008c38 <_strtod_l+0x750>
 8008c86:	2f00      	cmp	r7, #0
 8008c88:	dd08      	ble.n	8008c9c <_strtod_l+0x7b4>
 8008c8a:	4641      	mov	r1, r8
 8008c8c:	463a      	mov	r2, r7
 8008c8e:	9805      	ldr	r0, [sp, #20]
 8008c90:	f7ff f9b6 	bl	8008000 <__lshift>
 8008c94:	4680      	mov	r8, r0
 8008c96:	2800      	cmp	r0, #0
 8008c98:	f43f ae41 	beq.w	800891e <_strtod_l+0x436>
 8008c9c:	464a      	mov	r2, r9
 8008c9e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ca0:	9805      	ldr	r0, [sp, #20]
 8008ca2:	f7ff fa35 	bl	8008110 <__mdiff>
 8008ca6:	4604      	mov	r4, r0
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	f43f ae38 	beq.w	800891e <_strtod_l+0x436>
 8008cae:	68c3      	ldr	r3, [r0, #12]
 8008cb0:	4641      	mov	r1, r8
 8008cb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	60c3      	str	r3, [r0, #12]
 8008cb8:	f7ff fa0e 	bl	80080d8 <__mcmp>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	da45      	bge.n	8008d4c <_strtod_l+0x864>
 8008cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cc2:	ea53 030a 	orrs.w	r3, r3, sl
 8008cc6:	d16b      	bne.n	8008da0 <_strtod_l+0x8b8>
 8008cc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d167      	bne.n	8008da0 <_strtod_l+0x8b8>
 8008cd0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008cd4:	0d1b      	lsrs	r3, r3, #20
 8008cd6:	051b      	lsls	r3, r3, #20
 8008cd8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008cdc:	d960      	bls.n	8008da0 <_strtod_l+0x8b8>
 8008cde:	6963      	ldr	r3, [r4, #20]
 8008ce0:	b913      	cbnz	r3, 8008ce8 <_strtod_l+0x800>
 8008ce2:	6923      	ldr	r3, [r4, #16]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	dd5b      	ble.n	8008da0 <_strtod_l+0x8b8>
 8008ce8:	4621      	mov	r1, r4
 8008cea:	2201      	movs	r2, #1
 8008cec:	9805      	ldr	r0, [sp, #20]
 8008cee:	f7ff f987 	bl	8008000 <__lshift>
 8008cf2:	4641      	mov	r1, r8
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	f7ff f9ef 	bl	80080d8 <__mcmp>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	dd50      	ble.n	8008da0 <_strtod_l+0x8b8>
 8008cfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d02:	9a08      	ldr	r2, [sp, #32]
 8008d04:	0d1b      	lsrs	r3, r3, #20
 8008d06:	051b      	lsls	r3, r3, #20
 8008d08:	2a00      	cmp	r2, #0
 8008d0a:	d06a      	beq.n	8008de2 <_strtod_l+0x8fa>
 8008d0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008d10:	d867      	bhi.n	8008de2 <_strtod_l+0x8fa>
 8008d12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008d16:	f67f ae98 	bls.w	8008a4a <_strtod_l+0x562>
 8008d1a:	4650      	mov	r0, sl
 8008d1c:	4659      	mov	r1, fp
 8008d1e:	4b09      	ldr	r3, [pc, #36]	@ (8008d44 <_strtod_l+0x85c>)
 8008d20:	2200      	movs	r2, #0
 8008d22:	f7f7 fbd9 	bl	80004d8 <__aeabi_dmul>
 8008d26:	4b08      	ldr	r3, [pc, #32]	@ (8008d48 <_strtod_l+0x860>)
 8008d28:	4682      	mov	sl, r0
 8008d2a:	400b      	ands	r3, r1
 8008d2c:	468b      	mov	fp, r1
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f47f ae00 	bne.w	8008934 <_strtod_l+0x44c>
 8008d34:	2322      	movs	r3, #34	@ 0x22
 8008d36:	9a05      	ldr	r2, [sp, #20]
 8008d38:	6013      	str	r3, [r2, #0]
 8008d3a:	e5fb      	b.n	8008934 <_strtod_l+0x44c>
 8008d3c:	0800a6c8 	.word	0x0800a6c8
 8008d40:	fffffc02 	.word	0xfffffc02
 8008d44:	39500000 	.word	0x39500000
 8008d48:	7ff00000 	.word	0x7ff00000
 8008d4c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008d50:	d165      	bne.n	8008e1e <_strtod_l+0x936>
 8008d52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008d54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d58:	b35a      	cbz	r2, 8008db2 <_strtod_l+0x8ca>
 8008d5a:	4a99      	ldr	r2, [pc, #612]	@ (8008fc0 <_strtod_l+0xad8>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d12b      	bne.n	8008db8 <_strtod_l+0x8d0>
 8008d60:	9b08      	ldr	r3, [sp, #32]
 8008d62:	4651      	mov	r1, sl
 8008d64:	b303      	cbz	r3, 8008da8 <_strtod_l+0x8c0>
 8008d66:	465a      	mov	r2, fp
 8008d68:	4b96      	ldr	r3, [pc, #600]	@ (8008fc4 <_strtod_l+0xadc>)
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008d70:	f04f 32ff 	mov.w	r2, #4294967295
 8008d74:	d81b      	bhi.n	8008dae <_strtod_l+0x8c6>
 8008d76:	0d1b      	lsrs	r3, r3, #20
 8008d78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d80:	4299      	cmp	r1, r3
 8008d82:	d119      	bne.n	8008db8 <_strtod_l+0x8d0>
 8008d84:	4b90      	ldr	r3, [pc, #576]	@ (8008fc8 <_strtod_l+0xae0>)
 8008d86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d102      	bne.n	8008d92 <_strtod_l+0x8aa>
 8008d8c:	3101      	adds	r1, #1
 8008d8e:	f43f adc6 	beq.w	800891e <_strtod_l+0x436>
 8008d92:	f04f 0a00 	mov.w	sl, #0
 8008d96:	4b8b      	ldr	r3, [pc, #556]	@ (8008fc4 <_strtod_l+0xadc>)
 8008d98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d9a:	401a      	ands	r2, r3
 8008d9c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008da0:	9b08      	ldr	r3, [sp, #32]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d1b9      	bne.n	8008d1a <_strtod_l+0x832>
 8008da6:	e5c5      	b.n	8008934 <_strtod_l+0x44c>
 8008da8:	f04f 33ff 	mov.w	r3, #4294967295
 8008dac:	e7e8      	b.n	8008d80 <_strtod_l+0x898>
 8008dae:	4613      	mov	r3, r2
 8008db0:	e7e6      	b.n	8008d80 <_strtod_l+0x898>
 8008db2:	ea53 030a 	orrs.w	r3, r3, sl
 8008db6:	d0a2      	beq.n	8008cfe <_strtod_l+0x816>
 8008db8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008dba:	b1db      	cbz	r3, 8008df4 <_strtod_l+0x90c>
 8008dbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dbe:	4213      	tst	r3, r2
 8008dc0:	d0ee      	beq.n	8008da0 <_strtod_l+0x8b8>
 8008dc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dc4:	4650      	mov	r0, sl
 8008dc6:	4659      	mov	r1, fp
 8008dc8:	9a08      	ldr	r2, [sp, #32]
 8008dca:	b1bb      	cbz	r3, 8008dfc <_strtod_l+0x914>
 8008dcc:	f7ff fb68 	bl	80084a0 <sulp>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	460b      	mov	r3, r1
 8008dd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008dd8:	f7f7 f9c8 	bl	800016c <__adddf3>
 8008ddc:	4682      	mov	sl, r0
 8008dde:	468b      	mov	fp, r1
 8008de0:	e7de      	b.n	8008da0 <_strtod_l+0x8b8>
 8008de2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008de6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008dea:	f04f 3aff 	mov.w	sl, #4294967295
 8008dee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008df2:	e7d5      	b.n	8008da0 <_strtod_l+0x8b8>
 8008df4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008df6:	ea13 0f0a 	tst.w	r3, sl
 8008dfa:	e7e1      	b.n	8008dc0 <_strtod_l+0x8d8>
 8008dfc:	f7ff fb50 	bl	80084a0 <sulp>
 8008e00:	4602      	mov	r2, r0
 8008e02:	460b      	mov	r3, r1
 8008e04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e08:	f7f7 f9ae 	bl	8000168 <__aeabi_dsub>
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	2300      	movs	r3, #0
 8008e10:	4682      	mov	sl, r0
 8008e12:	468b      	mov	fp, r1
 8008e14:	f7f7 fdc8 	bl	80009a8 <__aeabi_dcmpeq>
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	d0c1      	beq.n	8008da0 <_strtod_l+0x8b8>
 8008e1c:	e615      	b.n	8008a4a <_strtod_l+0x562>
 8008e1e:	4641      	mov	r1, r8
 8008e20:	4620      	mov	r0, r4
 8008e22:	f7ff fac9 	bl	80083b8 <__ratio>
 8008e26:	2200      	movs	r2, #0
 8008e28:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008e2c:	4606      	mov	r6, r0
 8008e2e:	460f      	mov	r7, r1
 8008e30:	f7f7 fdce 	bl	80009d0 <__aeabi_dcmple>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	d06d      	beq.n	8008f14 <_strtod_l+0xa2c>
 8008e38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d178      	bne.n	8008f30 <_strtod_l+0xa48>
 8008e3e:	f1ba 0f00 	cmp.w	sl, #0
 8008e42:	d156      	bne.n	8008ef2 <_strtod_l+0xa0a>
 8008e44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d158      	bne.n	8008f00 <_strtod_l+0xa18>
 8008e4e:	2200      	movs	r2, #0
 8008e50:	4630      	mov	r0, r6
 8008e52:	4639      	mov	r1, r7
 8008e54:	4b5d      	ldr	r3, [pc, #372]	@ (8008fcc <_strtod_l+0xae4>)
 8008e56:	f7f7 fdb1 	bl	80009bc <__aeabi_dcmplt>
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d157      	bne.n	8008f0e <_strtod_l+0xa26>
 8008e5e:	4630      	mov	r0, r6
 8008e60:	4639      	mov	r1, r7
 8008e62:	2200      	movs	r2, #0
 8008e64:	4b5a      	ldr	r3, [pc, #360]	@ (8008fd0 <_strtod_l+0xae8>)
 8008e66:	f7f7 fb37 	bl	80004d8 <__aeabi_dmul>
 8008e6a:	4606      	mov	r6, r0
 8008e6c:	460f      	mov	r7, r1
 8008e6e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008e72:	9606      	str	r6, [sp, #24]
 8008e74:	9307      	str	r3, [sp, #28]
 8008e76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e7a:	4d52      	ldr	r5, [pc, #328]	@ (8008fc4 <_strtod_l+0xadc>)
 8008e7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008e80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e82:	401d      	ands	r5, r3
 8008e84:	4b53      	ldr	r3, [pc, #332]	@ (8008fd4 <_strtod_l+0xaec>)
 8008e86:	429d      	cmp	r5, r3
 8008e88:	f040 80aa 	bne.w	8008fe0 <_strtod_l+0xaf8>
 8008e8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e8e:	4650      	mov	r0, sl
 8008e90:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008e94:	4659      	mov	r1, fp
 8008e96:	f7ff f9cf 	bl	8008238 <__ulp>
 8008e9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e9e:	f7f7 fb1b 	bl	80004d8 <__aeabi_dmul>
 8008ea2:	4652      	mov	r2, sl
 8008ea4:	465b      	mov	r3, fp
 8008ea6:	f7f7 f961 	bl	800016c <__adddf3>
 8008eaa:	460b      	mov	r3, r1
 8008eac:	4945      	ldr	r1, [pc, #276]	@ (8008fc4 <_strtod_l+0xadc>)
 8008eae:	4a4a      	ldr	r2, [pc, #296]	@ (8008fd8 <_strtod_l+0xaf0>)
 8008eb0:	4019      	ands	r1, r3
 8008eb2:	4291      	cmp	r1, r2
 8008eb4:	4682      	mov	sl, r0
 8008eb6:	d942      	bls.n	8008f3e <_strtod_l+0xa56>
 8008eb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008eba:	4b43      	ldr	r3, [pc, #268]	@ (8008fc8 <_strtod_l+0xae0>)
 8008ebc:	429a      	cmp	r2, r3
 8008ebe:	d103      	bne.n	8008ec8 <_strtod_l+0x9e0>
 8008ec0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	f43f ad2b 	beq.w	800891e <_strtod_l+0x436>
 8008ec8:	f04f 3aff 	mov.w	sl, #4294967295
 8008ecc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8008fc8 <_strtod_l+0xae0>
 8008ed0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ed2:	9805      	ldr	r0, [sp, #20]
 8008ed4:	f7fe fe7e 	bl	8007bd4 <_Bfree>
 8008ed8:	4649      	mov	r1, r9
 8008eda:	9805      	ldr	r0, [sp, #20]
 8008edc:	f7fe fe7a 	bl	8007bd4 <_Bfree>
 8008ee0:	4641      	mov	r1, r8
 8008ee2:	9805      	ldr	r0, [sp, #20]
 8008ee4:	f7fe fe76 	bl	8007bd4 <_Bfree>
 8008ee8:	4621      	mov	r1, r4
 8008eea:	9805      	ldr	r0, [sp, #20]
 8008eec:	f7fe fe72 	bl	8007bd4 <_Bfree>
 8008ef0:	e618      	b.n	8008b24 <_strtod_l+0x63c>
 8008ef2:	f1ba 0f01 	cmp.w	sl, #1
 8008ef6:	d103      	bne.n	8008f00 <_strtod_l+0xa18>
 8008ef8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f43f ada5 	beq.w	8008a4a <_strtod_l+0x562>
 8008f00:	2200      	movs	r2, #0
 8008f02:	4b36      	ldr	r3, [pc, #216]	@ (8008fdc <_strtod_l+0xaf4>)
 8008f04:	2600      	movs	r6, #0
 8008f06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f0a:	4f30      	ldr	r7, [pc, #192]	@ (8008fcc <_strtod_l+0xae4>)
 8008f0c:	e7b3      	b.n	8008e76 <_strtod_l+0x98e>
 8008f0e:	2600      	movs	r6, #0
 8008f10:	4f2f      	ldr	r7, [pc, #188]	@ (8008fd0 <_strtod_l+0xae8>)
 8008f12:	e7ac      	b.n	8008e6e <_strtod_l+0x986>
 8008f14:	4630      	mov	r0, r6
 8008f16:	4639      	mov	r1, r7
 8008f18:	4b2d      	ldr	r3, [pc, #180]	@ (8008fd0 <_strtod_l+0xae8>)
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f7f7 fadc 	bl	80004d8 <__aeabi_dmul>
 8008f20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f22:	4606      	mov	r6, r0
 8008f24:	460f      	mov	r7, r1
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d0a1      	beq.n	8008e6e <_strtod_l+0x986>
 8008f2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008f2e:	e7a2      	b.n	8008e76 <_strtod_l+0x98e>
 8008f30:	2200      	movs	r2, #0
 8008f32:	4b26      	ldr	r3, [pc, #152]	@ (8008fcc <_strtod_l+0xae4>)
 8008f34:	4616      	mov	r6, r2
 8008f36:	461f      	mov	r7, r3
 8008f38:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f3c:	e79b      	b.n	8008e76 <_strtod_l+0x98e>
 8008f3e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008f42:	9b08      	ldr	r3, [sp, #32]
 8008f44:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1c1      	bne.n	8008ed0 <_strtod_l+0x9e8>
 8008f4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f50:	0d1b      	lsrs	r3, r3, #20
 8008f52:	051b      	lsls	r3, r3, #20
 8008f54:	429d      	cmp	r5, r3
 8008f56:	d1bb      	bne.n	8008ed0 <_strtod_l+0x9e8>
 8008f58:	4630      	mov	r0, r6
 8008f5a:	4639      	mov	r1, r7
 8008f5c:	f7f8 f862 	bl	8001024 <__aeabi_d2lz>
 8008f60:	f7f7 fa8c 	bl	800047c <__aeabi_l2d>
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	4630      	mov	r0, r6
 8008f6a:	4639      	mov	r1, r7
 8008f6c:	f7f7 f8fc 	bl	8000168 <__aeabi_dsub>
 8008f70:	460b      	mov	r3, r1
 8008f72:	4602      	mov	r2, r0
 8008f74:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008f78:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f7e:	ea46 060a 	orr.w	r6, r6, sl
 8008f82:	431e      	orrs	r6, r3
 8008f84:	d069      	beq.n	800905a <_strtod_l+0xb72>
 8008f86:	a30a      	add	r3, pc, #40	@ (adr r3, 8008fb0 <_strtod_l+0xac8>)
 8008f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8c:	f7f7 fd16 	bl	80009bc <__aeabi_dcmplt>
 8008f90:	2800      	cmp	r0, #0
 8008f92:	f47f accf 	bne.w	8008934 <_strtod_l+0x44c>
 8008f96:	a308      	add	r3, pc, #32	@ (adr r3, 8008fb8 <_strtod_l+0xad0>)
 8008f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fa0:	f7f7 fd2a 	bl	80009f8 <__aeabi_dcmpgt>
 8008fa4:	2800      	cmp	r0, #0
 8008fa6:	d093      	beq.n	8008ed0 <_strtod_l+0x9e8>
 8008fa8:	e4c4      	b.n	8008934 <_strtod_l+0x44c>
 8008faa:	bf00      	nop
 8008fac:	f3af 8000 	nop.w
 8008fb0:	94a03595 	.word	0x94a03595
 8008fb4:	3fdfffff 	.word	0x3fdfffff
 8008fb8:	35afe535 	.word	0x35afe535
 8008fbc:	3fe00000 	.word	0x3fe00000
 8008fc0:	000fffff 	.word	0x000fffff
 8008fc4:	7ff00000 	.word	0x7ff00000
 8008fc8:	7fefffff 	.word	0x7fefffff
 8008fcc:	3ff00000 	.word	0x3ff00000
 8008fd0:	3fe00000 	.word	0x3fe00000
 8008fd4:	7fe00000 	.word	0x7fe00000
 8008fd8:	7c9fffff 	.word	0x7c9fffff
 8008fdc:	bff00000 	.word	0xbff00000
 8008fe0:	9b08      	ldr	r3, [sp, #32]
 8008fe2:	b323      	cbz	r3, 800902e <_strtod_l+0xb46>
 8008fe4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008fe8:	d821      	bhi.n	800902e <_strtod_l+0xb46>
 8008fea:	a327      	add	r3, pc, #156	@ (adr r3, 8009088 <_strtod_l+0xba0>)
 8008fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	4639      	mov	r1, r7
 8008ff4:	f7f7 fcec 	bl	80009d0 <__aeabi_dcmple>
 8008ff8:	b1a0      	cbz	r0, 8009024 <_strtod_l+0xb3c>
 8008ffa:	4639      	mov	r1, r7
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7f7 fd43 	bl	8000a88 <__aeabi_d2uiz>
 8009002:	2801      	cmp	r0, #1
 8009004:	bf38      	it	cc
 8009006:	2001      	movcc	r0, #1
 8009008:	f7f7 f9ec 	bl	80003e4 <__aeabi_ui2d>
 800900c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800900e:	4606      	mov	r6, r0
 8009010:	460f      	mov	r7, r1
 8009012:	b9fb      	cbnz	r3, 8009054 <_strtod_l+0xb6c>
 8009014:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009018:	9014      	str	r0, [sp, #80]	@ 0x50
 800901a:	9315      	str	r3, [sp, #84]	@ 0x54
 800901c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009020:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009024:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009026:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800902a:	1b5b      	subs	r3, r3, r5
 800902c:	9311      	str	r3, [sp, #68]	@ 0x44
 800902e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009032:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009036:	f7ff f8ff 	bl	8008238 <__ulp>
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	4650      	mov	r0, sl
 8009040:	4659      	mov	r1, fp
 8009042:	f7f7 fa49 	bl	80004d8 <__aeabi_dmul>
 8009046:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800904a:	f7f7 f88f 	bl	800016c <__adddf3>
 800904e:	4682      	mov	sl, r0
 8009050:	468b      	mov	fp, r1
 8009052:	e776      	b.n	8008f42 <_strtod_l+0xa5a>
 8009054:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009058:	e7e0      	b.n	800901c <_strtod_l+0xb34>
 800905a:	a30d      	add	r3, pc, #52	@ (adr r3, 8009090 <_strtod_l+0xba8>)
 800905c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009060:	f7f7 fcac 	bl	80009bc <__aeabi_dcmplt>
 8009064:	e79e      	b.n	8008fa4 <_strtod_l+0xabc>
 8009066:	2300      	movs	r3, #0
 8009068:	930b      	str	r3, [sp, #44]	@ 0x2c
 800906a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800906c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800906e:	6013      	str	r3, [r2, #0]
 8009070:	f7ff ba77 	b.w	8008562 <_strtod_l+0x7a>
 8009074:	2a65      	cmp	r2, #101	@ 0x65
 8009076:	f43f ab6e 	beq.w	8008756 <_strtod_l+0x26e>
 800907a:	2a45      	cmp	r2, #69	@ 0x45
 800907c:	f43f ab6b 	beq.w	8008756 <_strtod_l+0x26e>
 8009080:	2301      	movs	r3, #1
 8009082:	f7ff bba6 	b.w	80087d2 <_strtod_l+0x2ea>
 8009086:	bf00      	nop
 8009088:	ffc00000 	.word	0xffc00000
 800908c:	41dfffff 	.word	0x41dfffff
 8009090:	94a03595 	.word	0x94a03595
 8009094:	3fcfffff 	.word	0x3fcfffff

08009098 <_strtod_r>:
 8009098:	4b01      	ldr	r3, [pc, #4]	@ (80090a0 <_strtod_r+0x8>)
 800909a:	f7ff ba25 	b.w	80084e8 <_strtod_l>
 800909e:	bf00      	nop
 80090a0:	20000068 	.word	0x20000068

080090a4 <__ssputs_r>:
 80090a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090a8:	461f      	mov	r7, r3
 80090aa:	688e      	ldr	r6, [r1, #8]
 80090ac:	4682      	mov	sl, r0
 80090ae:	42be      	cmp	r6, r7
 80090b0:	460c      	mov	r4, r1
 80090b2:	4690      	mov	r8, r2
 80090b4:	680b      	ldr	r3, [r1, #0]
 80090b6:	d82d      	bhi.n	8009114 <__ssputs_r+0x70>
 80090b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80090c0:	d026      	beq.n	8009110 <__ssputs_r+0x6c>
 80090c2:	6965      	ldr	r5, [r4, #20]
 80090c4:	6909      	ldr	r1, [r1, #16]
 80090c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090ca:	eba3 0901 	sub.w	r9, r3, r1
 80090ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80090d2:	1c7b      	adds	r3, r7, #1
 80090d4:	444b      	add	r3, r9
 80090d6:	106d      	asrs	r5, r5, #1
 80090d8:	429d      	cmp	r5, r3
 80090da:	bf38      	it	cc
 80090dc:	461d      	movcc	r5, r3
 80090de:	0553      	lsls	r3, r2, #21
 80090e0:	d527      	bpl.n	8009132 <__ssputs_r+0x8e>
 80090e2:	4629      	mov	r1, r5
 80090e4:	f7fe fcaa 	bl	8007a3c <_malloc_r>
 80090e8:	4606      	mov	r6, r0
 80090ea:	b360      	cbz	r0, 8009146 <__ssputs_r+0xa2>
 80090ec:	464a      	mov	r2, r9
 80090ee:	6921      	ldr	r1, [r4, #16]
 80090f0:	f000 fbe8 	bl	80098c4 <memcpy>
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80090fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090fe:	81a3      	strh	r3, [r4, #12]
 8009100:	6126      	str	r6, [r4, #16]
 8009102:	444e      	add	r6, r9
 8009104:	6026      	str	r6, [r4, #0]
 8009106:	463e      	mov	r6, r7
 8009108:	6165      	str	r5, [r4, #20]
 800910a:	eba5 0509 	sub.w	r5, r5, r9
 800910e:	60a5      	str	r5, [r4, #8]
 8009110:	42be      	cmp	r6, r7
 8009112:	d900      	bls.n	8009116 <__ssputs_r+0x72>
 8009114:	463e      	mov	r6, r7
 8009116:	4632      	mov	r2, r6
 8009118:	4641      	mov	r1, r8
 800911a:	6820      	ldr	r0, [r4, #0]
 800911c:	f000 fb96 	bl	800984c <memmove>
 8009120:	2000      	movs	r0, #0
 8009122:	68a3      	ldr	r3, [r4, #8]
 8009124:	1b9b      	subs	r3, r3, r6
 8009126:	60a3      	str	r3, [r4, #8]
 8009128:	6823      	ldr	r3, [r4, #0]
 800912a:	4433      	add	r3, r6
 800912c:	6023      	str	r3, [r4, #0]
 800912e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009132:	462a      	mov	r2, r5
 8009134:	f000 ff57 	bl	8009fe6 <_realloc_r>
 8009138:	4606      	mov	r6, r0
 800913a:	2800      	cmp	r0, #0
 800913c:	d1e0      	bne.n	8009100 <__ssputs_r+0x5c>
 800913e:	4650      	mov	r0, sl
 8009140:	6921      	ldr	r1, [r4, #16]
 8009142:	f7fe fc09 	bl	8007958 <_free_r>
 8009146:	230c      	movs	r3, #12
 8009148:	f8ca 3000 	str.w	r3, [sl]
 800914c:	89a3      	ldrh	r3, [r4, #12]
 800914e:	f04f 30ff 	mov.w	r0, #4294967295
 8009152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009156:	81a3      	strh	r3, [r4, #12]
 8009158:	e7e9      	b.n	800912e <__ssputs_r+0x8a>
	...

0800915c <_svfiprintf_r>:
 800915c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009160:	4698      	mov	r8, r3
 8009162:	898b      	ldrh	r3, [r1, #12]
 8009164:	4607      	mov	r7, r0
 8009166:	061b      	lsls	r3, r3, #24
 8009168:	460d      	mov	r5, r1
 800916a:	4614      	mov	r4, r2
 800916c:	b09d      	sub	sp, #116	@ 0x74
 800916e:	d510      	bpl.n	8009192 <_svfiprintf_r+0x36>
 8009170:	690b      	ldr	r3, [r1, #16]
 8009172:	b973      	cbnz	r3, 8009192 <_svfiprintf_r+0x36>
 8009174:	2140      	movs	r1, #64	@ 0x40
 8009176:	f7fe fc61 	bl	8007a3c <_malloc_r>
 800917a:	6028      	str	r0, [r5, #0]
 800917c:	6128      	str	r0, [r5, #16]
 800917e:	b930      	cbnz	r0, 800918e <_svfiprintf_r+0x32>
 8009180:	230c      	movs	r3, #12
 8009182:	603b      	str	r3, [r7, #0]
 8009184:	f04f 30ff 	mov.w	r0, #4294967295
 8009188:	b01d      	add	sp, #116	@ 0x74
 800918a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800918e:	2340      	movs	r3, #64	@ 0x40
 8009190:	616b      	str	r3, [r5, #20]
 8009192:	2300      	movs	r3, #0
 8009194:	9309      	str	r3, [sp, #36]	@ 0x24
 8009196:	2320      	movs	r3, #32
 8009198:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800919c:	2330      	movs	r3, #48	@ 0x30
 800919e:	f04f 0901 	mov.w	r9, #1
 80091a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80091a6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009340 <_svfiprintf_r+0x1e4>
 80091aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80091ae:	4623      	mov	r3, r4
 80091b0:	469a      	mov	sl, r3
 80091b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091b6:	b10a      	cbz	r2, 80091bc <_svfiprintf_r+0x60>
 80091b8:	2a25      	cmp	r2, #37	@ 0x25
 80091ba:	d1f9      	bne.n	80091b0 <_svfiprintf_r+0x54>
 80091bc:	ebba 0b04 	subs.w	fp, sl, r4
 80091c0:	d00b      	beq.n	80091da <_svfiprintf_r+0x7e>
 80091c2:	465b      	mov	r3, fp
 80091c4:	4622      	mov	r2, r4
 80091c6:	4629      	mov	r1, r5
 80091c8:	4638      	mov	r0, r7
 80091ca:	f7ff ff6b 	bl	80090a4 <__ssputs_r>
 80091ce:	3001      	adds	r0, #1
 80091d0:	f000 80a7 	beq.w	8009322 <_svfiprintf_r+0x1c6>
 80091d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091d6:	445a      	add	r2, fp
 80091d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80091da:	f89a 3000 	ldrb.w	r3, [sl]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	f000 809f 	beq.w	8009322 <_svfiprintf_r+0x1c6>
 80091e4:	2300      	movs	r3, #0
 80091e6:	f04f 32ff 	mov.w	r2, #4294967295
 80091ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091ee:	f10a 0a01 	add.w	sl, sl, #1
 80091f2:	9304      	str	r3, [sp, #16]
 80091f4:	9307      	str	r3, [sp, #28]
 80091f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80091fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80091fc:	4654      	mov	r4, sl
 80091fe:	2205      	movs	r2, #5
 8009200:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009204:	484e      	ldr	r0, [pc, #312]	@ (8009340 <_svfiprintf_r+0x1e4>)
 8009206:	f7fd fd44 	bl	8006c92 <memchr>
 800920a:	9a04      	ldr	r2, [sp, #16]
 800920c:	b9d8      	cbnz	r0, 8009246 <_svfiprintf_r+0xea>
 800920e:	06d0      	lsls	r0, r2, #27
 8009210:	bf44      	itt	mi
 8009212:	2320      	movmi	r3, #32
 8009214:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009218:	0711      	lsls	r1, r2, #28
 800921a:	bf44      	itt	mi
 800921c:	232b      	movmi	r3, #43	@ 0x2b
 800921e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009222:	f89a 3000 	ldrb.w	r3, [sl]
 8009226:	2b2a      	cmp	r3, #42	@ 0x2a
 8009228:	d015      	beq.n	8009256 <_svfiprintf_r+0xfa>
 800922a:	4654      	mov	r4, sl
 800922c:	2000      	movs	r0, #0
 800922e:	f04f 0c0a 	mov.w	ip, #10
 8009232:	9a07      	ldr	r2, [sp, #28]
 8009234:	4621      	mov	r1, r4
 8009236:	f811 3b01 	ldrb.w	r3, [r1], #1
 800923a:	3b30      	subs	r3, #48	@ 0x30
 800923c:	2b09      	cmp	r3, #9
 800923e:	d94b      	bls.n	80092d8 <_svfiprintf_r+0x17c>
 8009240:	b1b0      	cbz	r0, 8009270 <_svfiprintf_r+0x114>
 8009242:	9207      	str	r2, [sp, #28]
 8009244:	e014      	b.n	8009270 <_svfiprintf_r+0x114>
 8009246:	eba0 0308 	sub.w	r3, r0, r8
 800924a:	fa09 f303 	lsl.w	r3, r9, r3
 800924e:	4313      	orrs	r3, r2
 8009250:	46a2      	mov	sl, r4
 8009252:	9304      	str	r3, [sp, #16]
 8009254:	e7d2      	b.n	80091fc <_svfiprintf_r+0xa0>
 8009256:	9b03      	ldr	r3, [sp, #12]
 8009258:	1d19      	adds	r1, r3, #4
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	9103      	str	r1, [sp, #12]
 800925e:	2b00      	cmp	r3, #0
 8009260:	bfbb      	ittet	lt
 8009262:	425b      	neglt	r3, r3
 8009264:	f042 0202 	orrlt.w	r2, r2, #2
 8009268:	9307      	strge	r3, [sp, #28]
 800926a:	9307      	strlt	r3, [sp, #28]
 800926c:	bfb8      	it	lt
 800926e:	9204      	strlt	r2, [sp, #16]
 8009270:	7823      	ldrb	r3, [r4, #0]
 8009272:	2b2e      	cmp	r3, #46	@ 0x2e
 8009274:	d10a      	bne.n	800928c <_svfiprintf_r+0x130>
 8009276:	7863      	ldrb	r3, [r4, #1]
 8009278:	2b2a      	cmp	r3, #42	@ 0x2a
 800927a:	d132      	bne.n	80092e2 <_svfiprintf_r+0x186>
 800927c:	9b03      	ldr	r3, [sp, #12]
 800927e:	3402      	adds	r4, #2
 8009280:	1d1a      	adds	r2, r3, #4
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	9203      	str	r2, [sp, #12]
 8009286:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800928a:	9305      	str	r3, [sp, #20]
 800928c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009344 <_svfiprintf_r+0x1e8>
 8009290:	2203      	movs	r2, #3
 8009292:	4650      	mov	r0, sl
 8009294:	7821      	ldrb	r1, [r4, #0]
 8009296:	f7fd fcfc 	bl	8006c92 <memchr>
 800929a:	b138      	cbz	r0, 80092ac <_svfiprintf_r+0x150>
 800929c:	2240      	movs	r2, #64	@ 0x40
 800929e:	9b04      	ldr	r3, [sp, #16]
 80092a0:	eba0 000a 	sub.w	r0, r0, sl
 80092a4:	4082      	lsls	r2, r0
 80092a6:	4313      	orrs	r3, r2
 80092a8:	3401      	adds	r4, #1
 80092aa:	9304      	str	r3, [sp, #16]
 80092ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092b0:	2206      	movs	r2, #6
 80092b2:	4825      	ldr	r0, [pc, #148]	@ (8009348 <_svfiprintf_r+0x1ec>)
 80092b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80092b8:	f7fd fceb 	bl	8006c92 <memchr>
 80092bc:	2800      	cmp	r0, #0
 80092be:	d036      	beq.n	800932e <_svfiprintf_r+0x1d2>
 80092c0:	4b22      	ldr	r3, [pc, #136]	@ (800934c <_svfiprintf_r+0x1f0>)
 80092c2:	bb1b      	cbnz	r3, 800930c <_svfiprintf_r+0x1b0>
 80092c4:	9b03      	ldr	r3, [sp, #12]
 80092c6:	3307      	adds	r3, #7
 80092c8:	f023 0307 	bic.w	r3, r3, #7
 80092cc:	3308      	adds	r3, #8
 80092ce:	9303      	str	r3, [sp, #12]
 80092d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092d2:	4433      	add	r3, r6
 80092d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80092d6:	e76a      	b.n	80091ae <_svfiprintf_r+0x52>
 80092d8:	460c      	mov	r4, r1
 80092da:	2001      	movs	r0, #1
 80092dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80092e0:	e7a8      	b.n	8009234 <_svfiprintf_r+0xd8>
 80092e2:	2300      	movs	r3, #0
 80092e4:	f04f 0c0a 	mov.w	ip, #10
 80092e8:	4619      	mov	r1, r3
 80092ea:	3401      	adds	r4, #1
 80092ec:	9305      	str	r3, [sp, #20]
 80092ee:	4620      	mov	r0, r4
 80092f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092f4:	3a30      	subs	r2, #48	@ 0x30
 80092f6:	2a09      	cmp	r2, #9
 80092f8:	d903      	bls.n	8009302 <_svfiprintf_r+0x1a6>
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d0c6      	beq.n	800928c <_svfiprintf_r+0x130>
 80092fe:	9105      	str	r1, [sp, #20]
 8009300:	e7c4      	b.n	800928c <_svfiprintf_r+0x130>
 8009302:	4604      	mov	r4, r0
 8009304:	2301      	movs	r3, #1
 8009306:	fb0c 2101 	mla	r1, ip, r1, r2
 800930a:	e7f0      	b.n	80092ee <_svfiprintf_r+0x192>
 800930c:	ab03      	add	r3, sp, #12
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	462a      	mov	r2, r5
 8009312:	4638      	mov	r0, r7
 8009314:	4b0e      	ldr	r3, [pc, #56]	@ (8009350 <_svfiprintf_r+0x1f4>)
 8009316:	a904      	add	r1, sp, #16
 8009318:	f7fc fd1c 	bl	8005d54 <_printf_float>
 800931c:	1c42      	adds	r2, r0, #1
 800931e:	4606      	mov	r6, r0
 8009320:	d1d6      	bne.n	80092d0 <_svfiprintf_r+0x174>
 8009322:	89ab      	ldrh	r3, [r5, #12]
 8009324:	065b      	lsls	r3, r3, #25
 8009326:	f53f af2d 	bmi.w	8009184 <_svfiprintf_r+0x28>
 800932a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800932c:	e72c      	b.n	8009188 <_svfiprintf_r+0x2c>
 800932e:	ab03      	add	r3, sp, #12
 8009330:	9300      	str	r3, [sp, #0]
 8009332:	462a      	mov	r2, r5
 8009334:	4638      	mov	r0, r7
 8009336:	4b06      	ldr	r3, [pc, #24]	@ (8009350 <_svfiprintf_r+0x1f4>)
 8009338:	a904      	add	r1, sp, #16
 800933a:	f7fc ffa9 	bl	8006290 <_printf_i>
 800933e:	e7ed      	b.n	800931c <_svfiprintf_r+0x1c0>
 8009340:	0800a6f0 	.word	0x0800a6f0
 8009344:	0800a6f6 	.word	0x0800a6f6
 8009348:	0800a6fa 	.word	0x0800a6fa
 800934c:	08005d55 	.word	0x08005d55
 8009350:	080090a5 	.word	0x080090a5

08009354 <__sfputc_r>:
 8009354:	6893      	ldr	r3, [r2, #8]
 8009356:	b410      	push	{r4}
 8009358:	3b01      	subs	r3, #1
 800935a:	2b00      	cmp	r3, #0
 800935c:	6093      	str	r3, [r2, #8]
 800935e:	da07      	bge.n	8009370 <__sfputc_r+0x1c>
 8009360:	6994      	ldr	r4, [r2, #24]
 8009362:	42a3      	cmp	r3, r4
 8009364:	db01      	blt.n	800936a <__sfputc_r+0x16>
 8009366:	290a      	cmp	r1, #10
 8009368:	d102      	bne.n	8009370 <__sfputc_r+0x1c>
 800936a:	bc10      	pop	{r4}
 800936c:	f000 b9da 	b.w	8009724 <__swbuf_r>
 8009370:	6813      	ldr	r3, [r2, #0]
 8009372:	1c58      	adds	r0, r3, #1
 8009374:	6010      	str	r0, [r2, #0]
 8009376:	7019      	strb	r1, [r3, #0]
 8009378:	4608      	mov	r0, r1
 800937a:	bc10      	pop	{r4}
 800937c:	4770      	bx	lr

0800937e <__sfputs_r>:
 800937e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009380:	4606      	mov	r6, r0
 8009382:	460f      	mov	r7, r1
 8009384:	4614      	mov	r4, r2
 8009386:	18d5      	adds	r5, r2, r3
 8009388:	42ac      	cmp	r4, r5
 800938a:	d101      	bne.n	8009390 <__sfputs_r+0x12>
 800938c:	2000      	movs	r0, #0
 800938e:	e007      	b.n	80093a0 <__sfputs_r+0x22>
 8009390:	463a      	mov	r2, r7
 8009392:	4630      	mov	r0, r6
 8009394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009398:	f7ff ffdc 	bl	8009354 <__sfputc_r>
 800939c:	1c43      	adds	r3, r0, #1
 800939e:	d1f3      	bne.n	8009388 <__sfputs_r+0xa>
 80093a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093a4 <_vfiprintf_r>:
 80093a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a8:	460d      	mov	r5, r1
 80093aa:	4614      	mov	r4, r2
 80093ac:	4698      	mov	r8, r3
 80093ae:	4606      	mov	r6, r0
 80093b0:	b09d      	sub	sp, #116	@ 0x74
 80093b2:	b118      	cbz	r0, 80093bc <_vfiprintf_r+0x18>
 80093b4:	6a03      	ldr	r3, [r0, #32]
 80093b6:	b90b      	cbnz	r3, 80093bc <_vfiprintf_r+0x18>
 80093b8:	f7fd fb26 	bl	8006a08 <__sinit>
 80093bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093be:	07d9      	lsls	r1, r3, #31
 80093c0:	d405      	bmi.n	80093ce <_vfiprintf_r+0x2a>
 80093c2:	89ab      	ldrh	r3, [r5, #12]
 80093c4:	059a      	lsls	r2, r3, #22
 80093c6:	d402      	bmi.n	80093ce <_vfiprintf_r+0x2a>
 80093c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093ca:	f7fd fc60 	bl	8006c8e <__retarget_lock_acquire_recursive>
 80093ce:	89ab      	ldrh	r3, [r5, #12]
 80093d0:	071b      	lsls	r3, r3, #28
 80093d2:	d501      	bpl.n	80093d8 <_vfiprintf_r+0x34>
 80093d4:	692b      	ldr	r3, [r5, #16]
 80093d6:	b99b      	cbnz	r3, 8009400 <_vfiprintf_r+0x5c>
 80093d8:	4629      	mov	r1, r5
 80093da:	4630      	mov	r0, r6
 80093dc:	f000 f9e0 	bl	80097a0 <__swsetup_r>
 80093e0:	b170      	cbz	r0, 8009400 <_vfiprintf_r+0x5c>
 80093e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093e4:	07dc      	lsls	r4, r3, #31
 80093e6:	d504      	bpl.n	80093f2 <_vfiprintf_r+0x4e>
 80093e8:	f04f 30ff 	mov.w	r0, #4294967295
 80093ec:	b01d      	add	sp, #116	@ 0x74
 80093ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f2:	89ab      	ldrh	r3, [r5, #12]
 80093f4:	0598      	lsls	r0, r3, #22
 80093f6:	d4f7      	bmi.n	80093e8 <_vfiprintf_r+0x44>
 80093f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093fa:	f7fd fc49 	bl	8006c90 <__retarget_lock_release_recursive>
 80093fe:	e7f3      	b.n	80093e8 <_vfiprintf_r+0x44>
 8009400:	2300      	movs	r3, #0
 8009402:	9309      	str	r3, [sp, #36]	@ 0x24
 8009404:	2320      	movs	r3, #32
 8009406:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800940a:	2330      	movs	r3, #48	@ 0x30
 800940c:	f04f 0901 	mov.w	r9, #1
 8009410:	f8cd 800c 	str.w	r8, [sp, #12]
 8009414:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80095c0 <_vfiprintf_r+0x21c>
 8009418:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800941c:	4623      	mov	r3, r4
 800941e:	469a      	mov	sl, r3
 8009420:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009424:	b10a      	cbz	r2, 800942a <_vfiprintf_r+0x86>
 8009426:	2a25      	cmp	r2, #37	@ 0x25
 8009428:	d1f9      	bne.n	800941e <_vfiprintf_r+0x7a>
 800942a:	ebba 0b04 	subs.w	fp, sl, r4
 800942e:	d00b      	beq.n	8009448 <_vfiprintf_r+0xa4>
 8009430:	465b      	mov	r3, fp
 8009432:	4622      	mov	r2, r4
 8009434:	4629      	mov	r1, r5
 8009436:	4630      	mov	r0, r6
 8009438:	f7ff ffa1 	bl	800937e <__sfputs_r>
 800943c:	3001      	adds	r0, #1
 800943e:	f000 80a7 	beq.w	8009590 <_vfiprintf_r+0x1ec>
 8009442:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009444:	445a      	add	r2, fp
 8009446:	9209      	str	r2, [sp, #36]	@ 0x24
 8009448:	f89a 3000 	ldrb.w	r3, [sl]
 800944c:	2b00      	cmp	r3, #0
 800944e:	f000 809f 	beq.w	8009590 <_vfiprintf_r+0x1ec>
 8009452:	2300      	movs	r3, #0
 8009454:	f04f 32ff 	mov.w	r2, #4294967295
 8009458:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800945c:	f10a 0a01 	add.w	sl, sl, #1
 8009460:	9304      	str	r3, [sp, #16]
 8009462:	9307      	str	r3, [sp, #28]
 8009464:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009468:	931a      	str	r3, [sp, #104]	@ 0x68
 800946a:	4654      	mov	r4, sl
 800946c:	2205      	movs	r2, #5
 800946e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009472:	4853      	ldr	r0, [pc, #332]	@ (80095c0 <_vfiprintf_r+0x21c>)
 8009474:	f7fd fc0d 	bl	8006c92 <memchr>
 8009478:	9a04      	ldr	r2, [sp, #16]
 800947a:	b9d8      	cbnz	r0, 80094b4 <_vfiprintf_r+0x110>
 800947c:	06d1      	lsls	r1, r2, #27
 800947e:	bf44      	itt	mi
 8009480:	2320      	movmi	r3, #32
 8009482:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009486:	0713      	lsls	r3, r2, #28
 8009488:	bf44      	itt	mi
 800948a:	232b      	movmi	r3, #43	@ 0x2b
 800948c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009490:	f89a 3000 	ldrb.w	r3, [sl]
 8009494:	2b2a      	cmp	r3, #42	@ 0x2a
 8009496:	d015      	beq.n	80094c4 <_vfiprintf_r+0x120>
 8009498:	4654      	mov	r4, sl
 800949a:	2000      	movs	r0, #0
 800949c:	f04f 0c0a 	mov.w	ip, #10
 80094a0:	9a07      	ldr	r2, [sp, #28]
 80094a2:	4621      	mov	r1, r4
 80094a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094a8:	3b30      	subs	r3, #48	@ 0x30
 80094aa:	2b09      	cmp	r3, #9
 80094ac:	d94b      	bls.n	8009546 <_vfiprintf_r+0x1a2>
 80094ae:	b1b0      	cbz	r0, 80094de <_vfiprintf_r+0x13a>
 80094b0:	9207      	str	r2, [sp, #28]
 80094b2:	e014      	b.n	80094de <_vfiprintf_r+0x13a>
 80094b4:	eba0 0308 	sub.w	r3, r0, r8
 80094b8:	fa09 f303 	lsl.w	r3, r9, r3
 80094bc:	4313      	orrs	r3, r2
 80094be:	46a2      	mov	sl, r4
 80094c0:	9304      	str	r3, [sp, #16]
 80094c2:	e7d2      	b.n	800946a <_vfiprintf_r+0xc6>
 80094c4:	9b03      	ldr	r3, [sp, #12]
 80094c6:	1d19      	adds	r1, r3, #4
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	9103      	str	r1, [sp, #12]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	bfbb      	ittet	lt
 80094d0:	425b      	neglt	r3, r3
 80094d2:	f042 0202 	orrlt.w	r2, r2, #2
 80094d6:	9307      	strge	r3, [sp, #28]
 80094d8:	9307      	strlt	r3, [sp, #28]
 80094da:	bfb8      	it	lt
 80094dc:	9204      	strlt	r2, [sp, #16]
 80094de:	7823      	ldrb	r3, [r4, #0]
 80094e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80094e2:	d10a      	bne.n	80094fa <_vfiprintf_r+0x156>
 80094e4:	7863      	ldrb	r3, [r4, #1]
 80094e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80094e8:	d132      	bne.n	8009550 <_vfiprintf_r+0x1ac>
 80094ea:	9b03      	ldr	r3, [sp, #12]
 80094ec:	3402      	adds	r4, #2
 80094ee:	1d1a      	adds	r2, r3, #4
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	9203      	str	r2, [sp, #12]
 80094f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094f8:	9305      	str	r3, [sp, #20]
 80094fa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80095c4 <_vfiprintf_r+0x220>
 80094fe:	2203      	movs	r2, #3
 8009500:	4650      	mov	r0, sl
 8009502:	7821      	ldrb	r1, [r4, #0]
 8009504:	f7fd fbc5 	bl	8006c92 <memchr>
 8009508:	b138      	cbz	r0, 800951a <_vfiprintf_r+0x176>
 800950a:	2240      	movs	r2, #64	@ 0x40
 800950c:	9b04      	ldr	r3, [sp, #16]
 800950e:	eba0 000a 	sub.w	r0, r0, sl
 8009512:	4082      	lsls	r2, r0
 8009514:	4313      	orrs	r3, r2
 8009516:	3401      	adds	r4, #1
 8009518:	9304      	str	r3, [sp, #16]
 800951a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800951e:	2206      	movs	r2, #6
 8009520:	4829      	ldr	r0, [pc, #164]	@ (80095c8 <_vfiprintf_r+0x224>)
 8009522:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009526:	f7fd fbb4 	bl	8006c92 <memchr>
 800952a:	2800      	cmp	r0, #0
 800952c:	d03f      	beq.n	80095ae <_vfiprintf_r+0x20a>
 800952e:	4b27      	ldr	r3, [pc, #156]	@ (80095cc <_vfiprintf_r+0x228>)
 8009530:	bb1b      	cbnz	r3, 800957a <_vfiprintf_r+0x1d6>
 8009532:	9b03      	ldr	r3, [sp, #12]
 8009534:	3307      	adds	r3, #7
 8009536:	f023 0307 	bic.w	r3, r3, #7
 800953a:	3308      	adds	r3, #8
 800953c:	9303      	str	r3, [sp, #12]
 800953e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009540:	443b      	add	r3, r7
 8009542:	9309      	str	r3, [sp, #36]	@ 0x24
 8009544:	e76a      	b.n	800941c <_vfiprintf_r+0x78>
 8009546:	460c      	mov	r4, r1
 8009548:	2001      	movs	r0, #1
 800954a:	fb0c 3202 	mla	r2, ip, r2, r3
 800954e:	e7a8      	b.n	80094a2 <_vfiprintf_r+0xfe>
 8009550:	2300      	movs	r3, #0
 8009552:	f04f 0c0a 	mov.w	ip, #10
 8009556:	4619      	mov	r1, r3
 8009558:	3401      	adds	r4, #1
 800955a:	9305      	str	r3, [sp, #20]
 800955c:	4620      	mov	r0, r4
 800955e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009562:	3a30      	subs	r2, #48	@ 0x30
 8009564:	2a09      	cmp	r2, #9
 8009566:	d903      	bls.n	8009570 <_vfiprintf_r+0x1cc>
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0c6      	beq.n	80094fa <_vfiprintf_r+0x156>
 800956c:	9105      	str	r1, [sp, #20]
 800956e:	e7c4      	b.n	80094fa <_vfiprintf_r+0x156>
 8009570:	4604      	mov	r4, r0
 8009572:	2301      	movs	r3, #1
 8009574:	fb0c 2101 	mla	r1, ip, r1, r2
 8009578:	e7f0      	b.n	800955c <_vfiprintf_r+0x1b8>
 800957a:	ab03      	add	r3, sp, #12
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	462a      	mov	r2, r5
 8009580:	4630      	mov	r0, r6
 8009582:	4b13      	ldr	r3, [pc, #76]	@ (80095d0 <_vfiprintf_r+0x22c>)
 8009584:	a904      	add	r1, sp, #16
 8009586:	f7fc fbe5 	bl	8005d54 <_printf_float>
 800958a:	4607      	mov	r7, r0
 800958c:	1c78      	adds	r0, r7, #1
 800958e:	d1d6      	bne.n	800953e <_vfiprintf_r+0x19a>
 8009590:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009592:	07d9      	lsls	r1, r3, #31
 8009594:	d405      	bmi.n	80095a2 <_vfiprintf_r+0x1fe>
 8009596:	89ab      	ldrh	r3, [r5, #12]
 8009598:	059a      	lsls	r2, r3, #22
 800959a:	d402      	bmi.n	80095a2 <_vfiprintf_r+0x1fe>
 800959c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800959e:	f7fd fb77 	bl	8006c90 <__retarget_lock_release_recursive>
 80095a2:	89ab      	ldrh	r3, [r5, #12]
 80095a4:	065b      	lsls	r3, r3, #25
 80095a6:	f53f af1f 	bmi.w	80093e8 <_vfiprintf_r+0x44>
 80095aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095ac:	e71e      	b.n	80093ec <_vfiprintf_r+0x48>
 80095ae:	ab03      	add	r3, sp, #12
 80095b0:	9300      	str	r3, [sp, #0]
 80095b2:	462a      	mov	r2, r5
 80095b4:	4630      	mov	r0, r6
 80095b6:	4b06      	ldr	r3, [pc, #24]	@ (80095d0 <_vfiprintf_r+0x22c>)
 80095b8:	a904      	add	r1, sp, #16
 80095ba:	f7fc fe69 	bl	8006290 <_printf_i>
 80095be:	e7e4      	b.n	800958a <_vfiprintf_r+0x1e6>
 80095c0:	0800a6f0 	.word	0x0800a6f0
 80095c4:	0800a6f6 	.word	0x0800a6f6
 80095c8:	0800a6fa 	.word	0x0800a6fa
 80095cc:	08005d55 	.word	0x08005d55
 80095d0:	0800937f 	.word	0x0800937f

080095d4 <__sflush_r>:
 80095d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095da:	0716      	lsls	r6, r2, #28
 80095dc:	4605      	mov	r5, r0
 80095de:	460c      	mov	r4, r1
 80095e0:	d454      	bmi.n	800968c <__sflush_r+0xb8>
 80095e2:	684b      	ldr	r3, [r1, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	dc02      	bgt.n	80095ee <__sflush_r+0x1a>
 80095e8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	dd48      	ble.n	8009680 <__sflush_r+0xac>
 80095ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095f0:	2e00      	cmp	r6, #0
 80095f2:	d045      	beq.n	8009680 <__sflush_r+0xac>
 80095f4:	2300      	movs	r3, #0
 80095f6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80095fa:	682f      	ldr	r7, [r5, #0]
 80095fc:	6a21      	ldr	r1, [r4, #32]
 80095fe:	602b      	str	r3, [r5, #0]
 8009600:	d030      	beq.n	8009664 <__sflush_r+0x90>
 8009602:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009604:	89a3      	ldrh	r3, [r4, #12]
 8009606:	0759      	lsls	r1, r3, #29
 8009608:	d505      	bpl.n	8009616 <__sflush_r+0x42>
 800960a:	6863      	ldr	r3, [r4, #4]
 800960c:	1ad2      	subs	r2, r2, r3
 800960e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009610:	b10b      	cbz	r3, 8009616 <__sflush_r+0x42>
 8009612:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009614:	1ad2      	subs	r2, r2, r3
 8009616:	2300      	movs	r3, #0
 8009618:	4628      	mov	r0, r5
 800961a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800961c:	6a21      	ldr	r1, [r4, #32]
 800961e:	47b0      	blx	r6
 8009620:	1c43      	adds	r3, r0, #1
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	d106      	bne.n	8009634 <__sflush_r+0x60>
 8009626:	6829      	ldr	r1, [r5, #0]
 8009628:	291d      	cmp	r1, #29
 800962a:	d82b      	bhi.n	8009684 <__sflush_r+0xb0>
 800962c:	4a28      	ldr	r2, [pc, #160]	@ (80096d0 <__sflush_r+0xfc>)
 800962e:	410a      	asrs	r2, r1
 8009630:	07d6      	lsls	r6, r2, #31
 8009632:	d427      	bmi.n	8009684 <__sflush_r+0xb0>
 8009634:	2200      	movs	r2, #0
 8009636:	6062      	str	r2, [r4, #4]
 8009638:	6922      	ldr	r2, [r4, #16]
 800963a:	04d9      	lsls	r1, r3, #19
 800963c:	6022      	str	r2, [r4, #0]
 800963e:	d504      	bpl.n	800964a <__sflush_r+0x76>
 8009640:	1c42      	adds	r2, r0, #1
 8009642:	d101      	bne.n	8009648 <__sflush_r+0x74>
 8009644:	682b      	ldr	r3, [r5, #0]
 8009646:	b903      	cbnz	r3, 800964a <__sflush_r+0x76>
 8009648:	6560      	str	r0, [r4, #84]	@ 0x54
 800964a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800964c:	602f      	str	r7, [r5, #0]
 800964e:	b1b9      	cbz	r1, 8009680 <__sflush_r+0xac>
 8009650:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009654:	4299      	cmp	r1, r3
 8009656:	d002      	beq.n	800965e <__sflush_r+0x8a>
 8009658:	4628      	mov	r0, r5
 800965a:	f7fe f97d 	bl	8007958 <_free_r>
 800965e:	2300      	movs	r3, #0
 8009660:	6363      	str	r3, [r4, #52]	@ 0x34
 8009662:	e00d      	b.n	8009680 <__sflush_r+0xac>
 8009664:	2301      	movs	r3, #1
 8009666:	4628      	mov	r0, r5
 8009668:	47b0      	blx	r6
 800966a:	4602      	mov	r2, r0
 800966c:	1c50      	adds	r0, r2, #1
 800966e:	d1c9      	bne.n	8009604 <__sflush_r+0x30>
 8009670:	682b      	ldr	r3, [r5, #0]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d0c6      	beq.n	8009604 <__sflush_r+0x30>
 8009676:	2b1d      	cmp	r3, #29
 8009678:	d001      	beq.n	800967e <__sflush_r+0xaa>
 800967a:	2b16      	cmp	r3, #22
 800967c:	d11d      	bne.n	80096ba <__sflush_r+0xe6>
 800967e:	602f      	str	r7, [r5, #0]
 8009680:	2000      	movs	r0, #0
 8009682:	e021      	b.n	80096c8 <__sflush_r+0xf4>
 8009684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009688:	b21b      	sxth	r3, r3
 800968a:	e01a      	b.n	80096c2 <__sflush_r+0xee>
 800968c:	690f      	ldr	r7, [r1, #16]
 800968e:	2f00      	cmp	r7, #0
 8009690:	d0f6      	beq.n	8009680 <__sflush_r+0xac>
 8009692:	0793      	lsls	r3, r2, #30
 8009694:	bf18      	it	ne
 8009696:	2300      	movne	r3, #0
 8009698:	680e      	ldr	r6, [r1, #0]
 800969a:	bf08      	it	eq
 800969c:	694b      	ldreq	r3, [r1, #20]
 800969e:	1bf6      	subs	r6, r6, r7
 80096a0:	600f      	str	r7, [r1, #0]
 80096a2:	608b      	str	r3, [r1, #8]
 80096a4:	2e00      	cmp	r6, #0
 80096a6:	ddeb      	ble.n	8009680 <__sflush_r+0xac>
 80096a8:	4633      	mov	r3, r6
 80096aa:	463a      	mov	r2, r7
 80096ac:	4628      	mov	r0, r5
 80096ae:	6a21      	ldr	r1, [r4, #32]
 80096b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80096b4:	47e0      	blx	ip
 80096b6:	2800      	cmp	r0, #0
 80096b8:	dc07      	bgt.n	80096ca <__sflush_r+0xf6>
 80096ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096c2:	f04f 30ff 	mov.w	r0, #4294967295
 80096c6:	81a3      	strh	r3, [r4, #12]
 80096c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ca:	4407      	add	r7, r0
 80096cc:	1a36      	subs	r6, r6, r0
 80096ce:	e7e9      	b.n	80096a4 <__sflush_r+0xd0>
 80096d0:	dfbffffe 	.word	0xdfbffffe

080096d4 <_fflush_r>:
 80096d4:	b538      	push	{r3, r4, r5, lr}
 80096d6:	690b      	ldr	r3, [r1, #16]
 80096d8:	4605      	mov	r5, r0
 80096da:	460c      	mov	r4, r1
 80096dc:	b913      	cbnz	r3, 80096e4 <_fflush_r+0x10>
 80096de:	2500      	movs	r5, #0
 80096e0:	4628      	mov	r0, r5
 80096e2:	bd38      	pop	{r3, r4, r5, pc}
 80096e4:	b118      	cbz	r0, 80096ee <_fflush_r+0x1a>
 80096e6:	6a03      	ldr	r3, [r0, #32]
 80096e8:	b90b      	cbnz	r3, 80096ee <_fflush_r+0x1a>
 80096ea:	f7fd f98d 	bl	8006a08 <__sinit>
 80096ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d0f3      	beq.n	80096de <_fflush_r+0xa>
 80096f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096f8:	07d0      	lsls	r0, r2, #31
 80096fa:	d404      	bmi.n	8009706 <_fflush_r+0x32>
 80096fc:	0599      	lsls	r1, r3, #22
 80096fe:	d402      	bmi.n	8009706 <_fflush_r+0x32>
 8009700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009702:	f7fd fac4 	bl	8006c8e <__retarget_lock_acquire_recursive>
 8009706:	4628      	mov	r0, r5
 8009708:	4621      	mov	r1, r4
 800970a:	f7ff ff63 	bl	80095d4 <__sflush_r>
 800970e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009710:	4605      	mov	r5, r0
 8009712:	07da      	lsls	r2, r3, #31
 8009714:	d4e4      	bmi.n	80096e0 <_fflush_r+0xc>
 8009716:	89a3      	ldrh	r3, [r4, #12]
 8009718:	059b      	lsls	r3, r3, #22
 800971a:	d4e1      	bmi.n	80096e0 <_fflush_r+0xc>
 800971c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800971e:	f7fd fab7 	bl	8006c90 <__retarget_lock_release_recursive>
 8009722:	e7dd      	b.n	80096e0 <_fflush_r+0xc>

08009724 <__swbuf_r>:
 8009724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009726:	460e      	mov	r6, r1
 8009728:	4614      	mov	r4, r2
 800972a:	4605      	mov	r5, r0
 800972c:	b118      	cbz	r0, 8009736 <__swbuf_r+0x12>
 800972e:	6a03      	ldr	r3, [r0, #32]
 8009730:	b90b      	cbnz	r3, 8009736 <__swbuf_r+0x12>
 8009732:	f7fd f969 	bl	8006a08 <__sinit>
 8009736:	69a3      	ldr	r3, [r4, #24]
 8009738:	60a3      	str	r3, [r4, #8]
 800973a:	89a3      	ldrh	r3, [r4, #12]
 800973c:	071a      	lsls	r2, r3, #28
 800973e:	d501      	bpl.n	8009744 <__swbuf_r+0x20>
 8009740:	6923      	ldr	r3, [r4, #16]
 8009742:	b943      	cbnz	r3, 8009756 <__swbuf_r+0x32>
 8009744:	4621      	mov	r1, r4
 8009746:	4628      	mov	r0, r5
 8009748:	f000 f82a 	bl	80097a0 <__swsetup_r>
 800974c:	b118      	cbz	r0, 8009756 <__swbuf_r+0x32>
 800974e:	f04f 37ff 	mov.w	r7, #4294967295
 8009752:	4638      	mov	r0, r7
 8009754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009756:	6823      	ldr	r3, [r4, #0]
 8009758:	6922      	ldr	r2, [r4, #16]
 800975a:	b2f6      	uxtb	r6, r6
 800975c:	1a98      	subs	r0, r3, r2
 800975e:	6963      	ldr	r3, [r4, #20]
 8009760:	4637      	mov	r7, r6
 8009762:	4283      	cmp	r3, r0
 8009764:	dc05      	bgt.n	8009772 <__swbuf_r+0x4e>
 8009766:	4621      	mov	r1, r4
 8009768:	4628      	mov	r0, r5
 800976a:	f7ff ffb3 	bl	80096d4 <_fflush_r>
 800976e:	2800      	cmp	r0, #0
 8009770:	d1ed      	bne.n	800974e <__swbuf_r+0x2a>
 8009772:	68a3      	ldr	r3, [r4, #8]
 8009774:	3b01      	subs	r3, #1
 8009776:	60a3      	str	r3, [r4, #8]
 8009778:	6823      	ldr	r3, [r4, #0]
 800977a:	1c5a      	adds	r2, r3, #1
 800977c:	6022      	str	r2, [r4, #0]
 800977e:	701e      	strb	r6, [r3, #0]
 8009780:	6962      	ldr	r2, [r4, #20]
 8009782:	1c43      	adds	r3, r0, #1
 8009784:	429a      	cmp	r2, r3
 8009786:	d004      	beq.n	8009792 <__swbuf_r+0x6e>
 8009788:	89a3      	ldrh	r3, [r4, #12]
 800978a:	07db      	lsls	r3, r3, #31
 800978c:	d5e1      	bpl.n	8009752 <__swbuf_r+0x2e>
 800978e:	2e0a      	cmp	r6, #10
 8009790:	d1df      	bne.n	8009752 <__swbuf_r+0x2e>
 8009792:	4621      	mov	r1, r4
 8009794:	4628      	mov	r0, r5
 8009796:	f7ff ff9d 	bl	80096d4 <_fflush_r>
 800979a:	2800      	cmp	r0, #0
 800979c:	d0d9      	beq.n	8009752 <__swbuf_r+0x2e>
 800979e:	e7d6      	b.n	800974e <__swbuf_r+0x2a>

080097a0 <__swsetup_r>:
 80097a0:	b538      	push	{r3, r4, r5, lr}
 80097a2:	4b29      	ldr	r3, [pc, #164]	@ (8009848 <__swsetup_r+0xa8>)
 80097a4:	4605      	mov	r5, r0
 80097a6:	6818      	ldr	r0, [r3, #0]
 80097a8:	460c      	mov	r4, r1
 80097aa:	b118      	cbz	r0, 80097b4 <__swsetup_r+0x14>
 80097ac:	6a03      	ldr	r3, [r0, #32]
 80097ae:	b90b      	cbnz	r3, 80097b4 <__swsetup_r+0x14>
 80097b0:	f7fd f92a 	bl	8006a08 <__sinit>
 80097b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097b8:	0719      	lsls	r1, r3, #28
 80097ba:	d422      	bmi.n	8009802 <__swsetup_r+0x62>
 80097bc:	06da      	lsls	r2, r3, #27
 80097be:	d407      	bmi.n	80097d0 <__swsetup_r+0x30>
 80097c0:	2209      	movs	r2, #9
 80097c2:	602a      	str	r2, [r5, #0]
 80097c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097c8:	f04f 30ff 	mov.w	r0, #4294967295
 80097cc:	81a3      	strh	r3, [r4, #12]
 80097ce:	e033      	b.n	8009838 <__swsetup_r+0x98>
 80097d0:	0758      	lsls	r0, r3, #29
 80097d2:	d512      	bpl.n	80097fa <__swsetup_r+0x5a>
 80097d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097d6:	b141      	cbz	r1, 80097ea <__swsetup_r+0x4a>
 80097d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097dc:	4299      	cmp	r1, r3
 80097de:	d002      	beq.n	80097e6 <__swsetup_r+0x46>
 80097e0:	4628      	mov	r0, r5
 80097e2:	f7fe f8b9 	bl	8007958 <_free_r>
 80097e6:	2300      	movs	r3, #0
 80097e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80097ea:	89a3      	ldrh	r3, [r4, #12]
 80097ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80097f0:	81a3      	strh	r3, [r4, #12]
 80097f2:	2300      	movs	r3, #0
 80097f4:	6063      	str	r3, [r4, #4]
 80097f6:	6923      	ldr	r3, [r4, #16]
 80097f8:	6023      	str	r3, [r4, #0]
 80097fa:	89a3      	ldrh	r3, [r4, #12]
 80097fc:	f043 0308 	orr.w	r3, r3, #8
 8009800:	81a3      	strh	r3, [r4, #12]
 8009802:	6923      	ldr	r3, [r4, #16]
 8009804:	b94b      	cbnz	r3, 800981a <__swsetup_r+0x7a>
 8009806:	89a3      	ldrh	r3, [r4, #12]
 8009808:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800980c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009810:	d003      	beq.n	800981a <__swsetup_r+0x7a>
 8009812:	4621      	mov	r1, r4
 8009814:	4628      	mov	r0, r5
 8009816:	f000 fc58 	bl	800a0ca <__smakebuf_r>
 800981a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800981e:	f013 0201 	ands.w	r2, r3, #1
 8009822:	d00a      	beq.n	800983a <__swsetup_r+0x9a>
 8009824:	2200      	movs	r2, #0
 8009826:	60a2      	str	r2, [r4, #8]
 8009828:	6962      	ldr	r2, [r4, #20]
 800982a:	4252      	negs	r2, r2
 800982c:	61a2      	str	r2, [r4, #24]
 800982e:	6922      	ldr	r2, [r4, #16]
 8009830:	b942      	cbnz	r2, 8009844 <__swsetup_r+0xa4>
 8009832:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009836:	d1c5      	bne.n	80097c4 <__swsetup_r+0x24>
 8009838:	bd38      	pop	{r3, r4, r5, pc}
 800983a:	0799      	lsls	r1, r3, #30
 800983c:	bf58      	it	pl
 800983e:	6962      	ldrpl	r2, [r4, #20]
 8009840:	60a2      	str	r2, [r4, #8]
 8009842:	e7f4      	b.n	800982e <__swsetup_r+0x8e>
 8009844:	2000      	movs	r0, #0
 8009846:	e7f7      	b.n	8009838 <__swsetup_r+0x98>
 8009848:	20000018 	.word	0x20000018

0800984c <memmove>:
 800984c:	4288      	cmp	r0, r1
 800984e:	b510      	push	{r4, lr}
 8009850:	eb01 0402 	add.w	r4, r1, r2
 8009854:	d902      	bls.n	800985c <memmove+0x10>
 8009856:	4284      	cmp	r4, r0
 8009858:	4623      	mov	r3, r4
 800985a:	d807      	bhi.n	800986c <memmove+0x20>
 800985c:	1e43      	subs	r3, r0, #1
 800985e:	42a1      	cmp	r1, r4
 8009860:	d008      	beq.n	8009874 <memmove+0x28>
 8009862:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009866:	f803 2f01 	strb.w	r2, [r3, #1]!
 800986a:	e7f8      	b.n	800985e <memmove+0x12>
 800986c:	4601      	mov	r1, r0
 800986e:	4402      	add	r2, r0
 8009870:	428a      	cmp	r2, r1
 8009872:	d100      	bne.n	8009876 <memmove+0x2a>
 8009874:	bd10      	pop	{r4, pc}
 8009876:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800987a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800987e:	e7f7      	b.n	8009870 <memmove+0x24>

08009880 <strncmp>:
 8009880:	b510      	push	{r4, lr}
 8009882:	b16a      	cbz	r2, 80098a0 <strncmp+0x20>
 8009884:	3901      	subs	r1, #1
 8009886:	1884      	adds	r4, r0, r2
 8009888:	f810 2b01 	ldrb.w	r2, [r0], #1
 800988c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009890:	429a      	cmp	r2, r3
 8009892:	d103      	bne.n	800989c <strncmp+0x1c>
 8009894:	42a0      	cmp	r0, r4
 8009896:	d001      	beq.n	800989c <strncmp+0x1c>
 8009898:	2a00      	cmp	r2, #0
 800989a:	d1f5      	bne.n	8009888 <strncmp+0x8>
 800989c:	1ad0      	subs	r0, r2, r3
 800989e:	bd10      	pop	{r4, pc}
 80098a0:	4610      	mov	r0, r2
 80098a2:	e7fc      	b.n	800989e <strncmp+0x1e>

080098a4 <_sbrk_r>:
 80098a4:	b538      	push	{r3, r4, r5, lr}
 80098a6:	2300      	movs	r3, #0
 80098a8:	4d05      	ldr	r5, [pc, #20]	@ (80098c0 <_sbrk_r+0x1c>)
 80098aa:	4604      	mov	r4, r0
 80098ac:	4608      	mov	r0, r1
 80098ae:	602b      	str	r3, [r5, #0]
 80098b0:	f7f8 fa30 	bl	8001d14 <_sbrk>
 80098b4:	1c43      	adds	r3, r0, #1
 80098b6:	d102      	bne.n	80098be <_sbrk_r+0x1a>
 80098b8:	682b      	ldr	r3, [r5, #0]
 80098ba:	b103      	cbz	r3, 80098be <_sbrk_r+0x1a>
 80098bc:	6023      	str	r3, [r4, #0]
 80098be:	bd38      	pop	{r3, r4, r5, pc}
 80098c0:	20000500 	.word	0x20000500

080098c4 <memcpy>:
 80098c4:	440a      	add	r2, r1
 80098c6:	4291      	cmp	r1, r2
 80098c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80098cc:	d100      	bne.n	80098d0 <memcpy+0xc>
 80098ce:	4770      	bx	lr
 80098d0:	b510      	push	{r4, lr}
 80098d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098d6:	4291      	cmp	r1, r2
 80098d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098dc:	d1f9      	bne.n	80098d2 <memcpy+0xe>
 80098de:	bd10      	pop	{r4, pc}

080098e0 <nan>:
 80098e0:	2000      	movs	r0, #0
 80098e2:	4901      	ldr	r1, [pc, #4]	@ (80098e8 <nan+0x8>)
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	7ff80000 	.word	0x7ff80000

080098ec <__assert_func>:
 80098ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098ee:	4614      	mov	r4, r2
 80098f0:	461a      	mov	r2, r3
 80098f2:	4b09      	ldr	r3, [pc, #36]	@ (8009918 <__assert_func+0x2c>)
 80098f4:	4605      	mov	r5, r0
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68d8      	ldr	r0, [r3, #12]
 80098fa:	b954      	cbnz	r4, 8009912 <__assert_func+0x26>
 80098fc:	4b07      	ldr	r3, [pc, #28]	@ (800991c <__assert_func+0x30>)
 80098fe:	461c      	mov	r4, r3
 8009900:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009904:	9100      	str	r1, [sp, #0]
 8009906:	462b      	mov	r3, r5
 8009908:	4905      	ldr	r1, [pc, #20]	@ (8009920 <__assert_func+0x34>)
 800990a:	f000 fba7 	bl	800a05c <fiprintf>
 800990e:	f000 fc3b 	bl	800a188 <abort>
 8009912:	4b04      	ldr	r3, [pc, #16]	@ (8009924 <__assert_func+0x38>)
 8009914:	e7f4      	b.n	8009900 <__assert_func+0x14>
 8009916:	bf00      	nop
 8009918:	20000018 	.word	0x20000018
 800991c:	0800a744 	.word	0x0800a744
 8009920:	0800a716 	.word	0x0800a716
 8009924:	0800a709 	.word	0x0800a709

08009928 <_calloc_r>:
 8009928:	b570      	push	{r4, r5, r6, lr}
 800992a:	fba1 5402 	umull	r5, r4, r1, r2
 800992e:	b93c      	cbnz	r4, 8009940 <_calloc_r+0x18>
 8009930:	4629      	mov	r1, r5
 8009932:	f7fe f883 	bl	8007a3c <_malloc_r>
 8009936:	4606      	mov	r6, r0
 8009938:	b928      	cbnz	r0, 8009946 <_calloc_r+0x1e>
 800993a:	2600      	movs	r6, #0
 800993c:	4630      	mov	r0, r6
 800993e:	bd70      	pop	{r4, r5, r6, pc}
 8009940:	220c      	movs	r2, #12
 8009942:	6002      	str	r2, [r0, #0]
 8009944:	e7f9      	b.n	800993a <_calloc_r+0x12>
 8009946:	462a      	mov	r2, r5
 8009948:	4621      	mov	r1, r4
 800994a:	f7fd f908 	bl	8006b5e <memset>
 800994e:	e7f5      	b.n	800993c <_calloc_r+0x14>

08009950 <rshift>:
 8009950:	6903      	ldr	r3, [r0, #16]
 8009952:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009956:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800995a:	f100 0414 	add.w	r4, r0, #20
 800995e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009962:	dd46      	ble.n	80099f2 <rshift+0xa2>
 8009964:	f011 011f 	ands.w	r1, r1, #31
 8009968:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800996c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009970:	d10c      	bne.n	800998c <rshift+0x3c>
 8009972:	4629      	mov	r1, r5
 8009974:	f100 0710 	add.w	r7, r0, #16
 8009978:	42b1      	cmp	r1, r6
 800997a:	d335      	bcc.n	80099e8 <rshift+0x98>
 800997c:	1a9b      	subs	r3, r3, r2
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	1eea      	subs	r2, r5, #3
 8009982:	4296      	cmp	r6, r2
 8009984:	bf38      	it	cc
 8009986:	2300      	movcc	r3, #0
 8009988:	4423      	add	r3, r4
 800998a:	e015      	b.n	80099b8 <rshift+0x68>
 800998c:	46a1      	mov	r9, r4
 800998e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009992:	f1c1 0820 	rsb	r8, r1, #32
 8009996:	40cf      	lsrs	r7, r1
 8009998:	f105 0e04 	add.w	lr, r5, #4
 800999c:	4576      	cmp	r6, lr
 800999e:	46f4      	mov	ip, lr
 80099a0:	d816      	bhi.n	80099d0 <rshift+0x80>
 80099a2:	1a9a      	subs	r2, r3, r2
 80099a4:	0092      	lsls	r2, r2, #2
 80099a6:	3a04      	subs	r2, #4
 80099a8:	3501      	adds	r5, #1
 80099aa:	42ae      	cmp	r6, r5
 80099ac:	bf38      	it	cc
 80099ae:	2200      	movcc	r2, #0
 80099b0:	18a3      	adds	r3, r4, r2
 80099b2:	50a7      	str	r7, [r4, r2]
 80099b4:	b107      	cbz	r7, 80099b8 <rshift+0x68>
 80099b6:	3304      	adds	r3, #4
 80099b8:	42a3      	cmp	r3, r4
 80099ba:	eba3 0204 	sub.w	r2, r3, r4
 80099be:	bf08      	it	eq
 80099c0:	2300      	moveq	r3, #0
 80099c2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099c6:	6102      	str	r2, [r0, #16]
 80099c8:	bf08      	it	eq
 80099ca:	6143      	streq	r3, [r0, #20]
 80099cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099d0:	f8dc c000 	ldr.w	ip, [ip]
 80099d4:	fa0c fc08 	lsl.w	ip, ip, r8
 80099d8:	ea4c 0707 	orr.w	r7, ip, r7
 80099dc:	f849 7b04 	str.w	r7, [r9], #4
 80099e0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80099e4:	40cf      	lsrs	r7, r1
 80099e6:	e7d9      	b.n	800999c <rshift+0x4c>
 80099e8:	f851 cb04 	ldr.w	ip, [r1], #4
 80099ec:	f847 cf04 	str.w	ip, [r7, #4]!
 80099f0:	e7c2      	b.n	8009978 <rshift+0x28>
 80099f2:	4623      	mov	r3, r4
 80099f4:	e7e0      	b.n	80099b8 <rshift+0x68>

080099f6 <__hexdig_fun>:
 80099f6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80099fa:	2b09      	cmp	r3, #9
 80099fc:	d802      	bhi.n	8009a04 <__hexdig_fun+0xe>
 80099fe:	3820      	subs	r0, #32
 8009a00:	b2c0      	uxtb	r0, r0
 8009a02:	4770      	bx	lr
 8009a04:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009a08:	2b05      	cmp	r3, #5
 8009a0a:	d801      	bhi.n	8009a10 <__hexdig_fun+0x1a>
 8009a0c:	3847      	subs	r0, #71	@ 0x47
 8009a0e:	e7f7      	b.n	8009a00 <__hexdig_fun+0xa>
 8009a10:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009a14:	2b05      	cmp	r3, #5
 8009a16:	d801      	bhi.n	8009a1c <__hexdig_fun+0x26>
 8009a18:	3827      	subs	r0, #39	@ 0x27
 8009a1a:	e7f1      	b.n	8009a00 <__hexdig_fun+0xa>
 8009a1c:	2000      	movs	r0, #0
 8009a1e:	4770      	bx	lr

08009a20 <__gethex>:
 8009a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a24:	468a      	mov	sl, r1
 8009a26:	4690      	mov	r8, r2
 8009a28:	b085      	sub	sp, #20
 8009a2a:	9302      	str	r3, [sp, #8]
 8009a2c:	680b      	ldr	r3, [r1, #0]
 8009a2e:	9001      	str	r0, [sp, #4]
 8009a30:	1c9c      	adds	r4, r3, #2
 8009a32:	46a1      	mov	r9, r4
 8009a34:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009a38:	2830      	cmp	r0, #48	@ 0x30
 8009a3a:	d0fa      	beq.n	8009a32 <__gethex+0x12>
 8009a3c:	eba9 0303 	sub.w	r3, r9, r3
 8009a40:	f1a3 0b02 	sub.w	fp, r3, #2
 8009a44:	f7ff ffd7 	bl	80099f6 <__hexdig_fun>
 8009a48:	4605      	mov	r5, r0
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	d168      	bne.n	8009b20 <__gethex+0x100>
 8009a4e:	2201      	movs	r2, #1
 8009a50:	4648      	mov	r0, r9
 8009a52:	499f      	ldr	r1, [pc, #636]	@ (8009cd0 <__gethex+0x2b0>)
 8009a54:	f7ff ff14 	bl	8009880 <strncmp>
 8009a58:	4607      	mov	r7, r0
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	d167      	bne.n	8009b2e <__gethex+0x10e>
 8009a5e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009a62:	4626      	mov	r6, r4
 8009a64:	f7ff ffc7 	bl	80099f6 <__hexdig_fun>
 8009a68:	2800      	cmp	r0, #0
 8009a6a:	d062      	beq.n	8009b32 <__gethex+0x112>
 8009a6c:	4623      	mov	r3, r4
 8009a6e:	7818      	ldrb	r0, [r3, #0]
 8009a70:	4699      	mov	r9, r3
 8009a72:	2830      	cmp	r0, #48	@ 0x30
 8009a74:	f103 0301 	add.w	r3, r3, #1
 8009a78:	d0f9      	beq.n	8009a6e <__gethex+0x4e>
 8009a7a:	f7ff ffbc 	bl	80099f6 <__hexdig_fun>
 8009a7e:	fab0 f580 	clz	r5, r0
 8009a82:	f04f 0b01 	mov.w	fp, #1
 8009a86:	096d      	lsrs	r5, r5, #5
 8009a88:	464a      	mov	r2, r9
 8009a8a:	4616      	mov	r6, r2
 8009a8c:	7830      	ldrb	r0, [r6, #0]
 8009a8e:	3201      	adds	r2, #1
 8009a90:	f7ff ffb1 	bl	80099f6 <__hexdig_fun>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d1f8      	bne.n	8009a8a <__gethex+0x6a>
 8009a98:	2201      	movs	r2, #1
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	498c      	ldr	r1, [pc, #560]	@ (8009cd0 <__gethex+0x2b0>)
 8009a9e:	f7ff feef 	bl	8009880 <strncmp>
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	d13f      	bne.n	8009b26 <__gethex+0x106>
 8009aa6:	b944      	cbnz	r4, 8009aba <__gethex+0x9a>
 8009aa8:	1c74      	adds	r4, r6, #1
 8009aaa:	4622      	mov	r2, r4
 8009aac:	4616      	mov	r6, r2
 8009aae:	7830      	ldrb	r0, [r6, #0]
 8009ab0:	3201      	adds	r2, #1
 8009ab2:	f7ff ffa0 	bl	80099f6 <__hexdig_fun>
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	d1f8      	bne.n	8009aac <__gethex+0x8c>
 8009aba:	1ba4      	subs	r4, r4, r6
 8009abc:	00a7      	lsls	r7, r4, #2
 8009abe:	7833      	ldrb	r3, [r6, #0]
 8009ac0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009ac4:	2b50      	cmp	r3, #80	@ 0x50
 8009ac6:	d13e      	bne.n	8009b46 <__gethex+0x126>
 8009ac8:	7873      	ldrb	r3, [r6, #1]
 8009aca:	2b2b      	cmp	r3, #43	@ 0x2b
 8009acc:	d033      	beq.n	8009b36 <__gethex+0x116>
 8009ace:	2b2d      	cmp	r3, #45	@ 0x2d
 8009ad0:	d034      	beq.n	8009b3c <__gethex+0x11c>
 8009ad2:	2400      	movs	r4, #0
 8009ad4:	1c71      	adds	r1, r6, #1
 8009ad6:	7808      	ldrb	r0, [r1, #0]
 8009ad8:	f7ff ff8d 	bl	80099f6 <__hexdig_fun>
 8009adc:	1e43      	subs	r3, r0, #1
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	2b18      	cmp	r3, #24
 8009ae2:	d830      	bhi.n	8009b46 <__gethex+0x126>
 8009ae4:	f1a0 0210 	sub.w	r2, r0, #16
 8009ae8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009aec:	f7ff ff83 	bl	80099f6 <__hexdig_fun>
 8009af0:	f100 3cff 	add.w	ip, r0, #4294967295
 8009af4:	fa5f fc8c 	uxtb.w	ip, ip
 8009af8:	f1bc 0f18 	cmp.w	ip, #24
 8009afc:	f04f 030a 	mov.w	r3, #10
 8009b00:	d91e      	bls.n	8009b40 <__gethex+0x120>
 8009b02:	b104      	cbz	r4, 8009b06 <__gethex+0xe6>
 8009b04:	4252      	negs	r2, r2
 8009b06:	4417      	add	r7, r2
 8009b08:	f8ca 1000 	str.w	r1, [sl]
 8009b0c:	b1ed      	cbz	r5, 8009b4a <__gethex+0x12a>
 8009b0e:	f1bb 0f00 	cmp.w	fp, #0
 8009b12:	bf0c      	ite	eq
 8009b14:	2506      	moveq	r5, #6
 8009b16:	2500      	movne	r5, #0
 8009b18:	4628      	mov	r0, r5
 8009b1a:	b005      	add	sp, #20
 8009b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b20:	2500      	movs	r5, #0
 8009b22:	462c      	mov	r4, r5
 8009b24:	e7b0      	b.n	8009a88 <__gethex+0x68>
 8009b26:	2c00      	cmp	r4, #0
 8009b28:	d1c7      	bne.n	8009aba <__gethex+0x9a>
 8009b2a:	4627      	mov	r7, r4
 8009b2c:	e7c7      	b.n	8009abe <__gethex+0x9e>
 8009b2e:	464e      	mov	r6, r9
 8009b30:	462f      	mov	r7, r5
 8009b32:	2501      	movs	r5, #1
 8009b34:	e7c3      	b.n	8009abe <__gethex+0x9e>
 8009b36:	2400      	movs	r4, #0
 8009b38:	1cb1      	adds	r1, r6, #2
 8009b3a:	e7cc      	b.n	8009ad6 <__gethex+0xb6>
 8009b3c:	2401      	movs	r4, #1
 8009b3e:	e7fb      	b.n	8009b38 <__gethex+0x118>
 8009b40:	fb03 0002 	mla	r0, r3, r2, r0
 8009b44:	e7ce      	b.n	8009ae4 <__gethex+0xc4>
 8009b46:	4631      	mov	r1, r6
 8009b48:	e7de      	b.n	8009b08 <__gethex+0xe8>
 8009b4a:	4629      	mov	r1, r5
 8009b4c:	eba6 0309 	sub.w	r3, r6, r9
 8009b50:	3b01      	subs	r3, #1
 8009b52:	2b07      	cmp	r3, #7
 8009b54:	dc0a      	bgt.n	8009b6c <__gethex+0x14c>
 8009b56:	9801      	ldr	r0, [sp, #4]
 8009b58:	f7fd fffc 	bl	8007b54 <_Balloc>
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	b940      	cbnz	r0, 8009b72 <__gethex+0x152>
 8009b60:	4602      	mov	r2, r0
 8009b62:	21e4      	movs	r1, #228	@ 0xe4
 8009b64:	4b5b      	ldr	r3, [pc, #364]	@ (8009cd4 <__gethex+0x2b4>)
 8009b66:	485c      	ldr	r0, [pc, #368]	@ (8009cd8 <__gethex+0x2b8>)
 8009b68:	f7ff fec0 	bl	80098ec <__assert_func>
 8009b6c:	3101      	adds	r1, #1
 8009b6e:	105b      	asrs	r3, r3, #1
 8009b70:	e7ef      	b.n	8009b52 <__gethex+0x132>
 8009b72:	2300      	movs	r3, #0
 8009b74:	f100 0a14 	add.w	sl, r0, #20
 8009b78:	4655      	mov	r5, sl
 8009b7a:	469b      	mov	fp, r3
 8009b7c:	45b1      	cmp	r9, r6
 8009b7e:	d337      	bcc.n	8009bf0 <__gethex+0x1d0>
 8009b80:	f845 bb04 	str.w	fp, [r5], #4
 8009b84:	eba5 050a 	sub.w	r5, r5, sl
 8009b88:	10ad      	asrs	r5, r5, #2
 8009b8a:	6125      	str	r5, [r4, #16]
 8009b8c:	4658      	mov	r0, fp
 8009b8e:	f7fe f8d3 	bl	8007d38 <__hi0bits>
 8009b92:	016d      	lsls	r5, r5, #5
 8009b94:	f8d8 6000 	ldr.w	r6, [r8]
 8009b98:	1a2d      	subs	r5, r5, r0
 8009b9a:	42b5      	cmp	r5, r6
 8009b9c:	dd54      	ble.n	8009c48 <__gethex+0x228>
 8009b9e:	1bad      	subs	r5, r5, r6
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f7fe fc5b 	bl	800845e <__any_on>
 8009ba8:	4681      	mov	r9, r0
 8009baa:	b178      	cbz	r0, 8009bcc <__gethex+0x1ac>
 8009bac:	f04f 0901 	mov.w	r9, #1
 8009bb0:	1e6b      	subs	r3, r5, #1
 8009bb2:	1159      	asrs	r1, r3, #5
 8009bb4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009bb8:	f003 021f 	and.w	r2, r3, #31
 8009bbc:	fa09 f202 	lsl.w	r2, r9, r2
 8009bc0:	420a      	tst	r2, r1
 8009bc2:	d003      	beq.n	8009bcc <__gethex+0x1ac>
 8009bc4:	454b      	cmp	r3, r9
 8009bc6:	dc36      	bgt.n	8009c36 <__gethex+0x216>
 8009bc8:	f04f 0902 	mov.w	r9, #2
 8009bcc:	4629      	mov	r1, r5
 8009bce:	4620      	mov	r0, r4
 8009bd0:	f7ff febe 	bl	8009950 <rshift>
 8009bd4:	442f      	add	r7, r5
 8009bd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bda:	42bb      	cmp	r3, r7
 8009bdc:	da42      	bge.n	8009c64 <__gethex+0x244>
 8009bde:	4621      	mov	r1, r4
 8009be0:	9801      	ldr	r0, [sp, #4]
 8009be2:	f7fd fff7 	bl	8007bd4 <_Bfree>
 8009be6:	2300      	movs	r3, #0
 8009be8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bea:	25a3      	movs	r5, #163	@ 0xa3
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	e793      	b.n	8009b18 <__gethex+0xf8>
 8009bf0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009bf4:	2a2e      	cmp	r2, #46	@ 0x2e
 8009bf6:	d012      	beq.n	8009c1e <__gethex+0x1fe>
 8009bf8:	2b20      	cmp	r3, #32
 8009bfa:	d104      	bne.n	8009c06 <__gethex+0x1e6>
 8009bfc:	f845 bb04 	str.w	fp, [r5], #4
 8009c00:	f04f 0b00 	mov.w	fp, #0
 8009c04:	465b      	mov	r3, fp
 8009c06:	7830      	ldrb	r0, [r6, #0]
 8009c08:	9303      	str	r3, [sp, #12]
 8009c0a:	f7ff fef4 	bl	80099f6 <__hexdig_fun>
 8009c0e:	9b03      	ldr	r3, [sp, #12]
 8009c10:	f000 000f 	and.w	r0, r0, #15
 8009c14:	4098      	lsls	r0, r3
 8009c16:	ea4b 0b00 	orr.w	fp, fp, r0
 8009c1a:	3304      	adds	r3, #4
 8009c1c:	e7ae      	b.n	8009b7c <__gethex+0x15c>
 8009c1e:	45b1      	cmp	r9, r6
 8009c20:	d8ea      	bhi.n	8009bf8 <__gethex+0x1d8>
 8009c22:	2201      	movs	r2, #1
 8009c24:	4630      	mov	r0, r6
 8009c26:	492a      	ldr	r1, [pc, #168]	@ (8009cd0 <__gethex+0x2b0>)
 8009c28:	9303      	str	r3, [sp, #12]
 8009c2a:	f7ff fe29 	bl	8009880 <strncmp>
 8009c2e:	9b03      	ldr	r3, [sp, #12]
 8009c30:	2800      	cmp	r0, #0
 8009c32:	d1e1      	bne.n	8009bf8 <__gethex+0x1d8>
 8009c34:	e7a2      	b.n	8009b7c <__gethex+0x15c>
 8009c36:	4620      	mov	r0, r4
 8009c38:	1ea9      	subs	r1, r5, #2
 8009c3a:	f7fe fc10 	bl	800845e <__any_on>
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d0c2      	beq.n	8009bc8 <__gethex+0x1a8>
 8009c42:	f04f 0903 	mov.w	r9, #3
 8009c46:	e7c1      	b.n	8009bcc <__gethex+0x1ac>
 8009c48:	da09      	bge.n	8009c5e <__gethex+0x23e>
 8009c4a:	1b75      	subs	r5, r6, r5
 8009c4c:	4621      	mov	r1, r4
 8009c4e:	462a      	mov	r2, r5
 8009c50:	9801      	ldr	r0, [sp, #4]
 8009c52:	f7fe f9d5 	bl	8008000 <__lshift>
 8009c56:	4604      	mov	r4, r0
 8009c58:	1b7f      	subs	r7, r7, r5
 8009c5a:	f100 0a14 	add.w	sl, r0, #20
 8009c5e:	f04f 0900 	mov.w	r9, #0
 8009c62:	e7b8      	b.n	8009bd6 <__gethex+0x1b6>
 8009c64:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009c68:	42bd      	cmp	r5, r7
 8009c6a:	dd6f      	ble.n	8009d4c <__gethex+0x32c>
 8009c6c:	1bed      	subs	r5, r5, r7
 8009c6e:	42ae      	cmp	r6, r5
 8009c70:	dc34      	bgt.n	8009cdc <__gethex+0x2bc>
 8009c72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	d022      	beq.n	8009cc0 <__gethex+0x2a0>
 8009c7a:	2b03      	cmp	r3, #3
 8009c7c:	d024      	beq.n	8009cc8 <__gethex+0x2a8>
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d115      	bne.n	8009cae <__gethex+0x28e>
 8009c82:	42ae      	cmp	r6, r5
 8009c84:	d113      	bne.n	8009cae <__gethex+0x28e>
 8009c86:	2e01      	cmp	r6, #1
 8009c88:	d10b      	bne.n	8009ca2 <__gethex+0x282>
 8009c8a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009c8e:	9a02      	ldr	r2, [sp, #8]
 8009c90:	2562      	movs	r5, #98	@ 0x62
 8009c92:	6013      	str	r3, [r2, #0]
 8009c94:	2301      	movs	r3, #1
 8009c96:	6123      	str	r3, [r4, #16]
 8009c98:	f8ca 3000 	str.w	r3, [sl]
 8009c9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c9e:	601c      	str	r4, [r3, #0]
 8009ca0:	e73a      	b.n	8009b18 <__gethex+0xf8>
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	1e71      	subs	r1, r6, #1
 8009ca6:	f7fe fbda 	bl	800845e <__any_on>
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d1ed      	bne.n	8009c8a <__gethex+0x26a>
 8009cae:	4621      	mov	r1, r4
 8009cb0:	9801      	ldr	r0, [sp, #4]
 8009cb2:	f7fd ff8f 	bl	8007bd4 <_Bfree>
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cba:	2550      	movs	r5, #80	@ 0x50
 8009cbc:	6013      	str	r3, [r2, #0]
 8009cbe:	e72b      	b.n	8009b18 <__gethex+0xf8>
 8009cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d1f3      	bne.n	8009cae <__gethex+0x28e>
 8009cc6:	e7e0      	b.n	8009c8a <__gethex+0x26a>
 8009cc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d1dd      	bne.n	8009c8a <__gethex+0x26a>
 8009cce:	e7ee      	b.n	8009cae <__gethex+0x28e>
 8009cd0:	0800a698 	.word	0x0800a698
 8009cd4:	0800a52c 	.word	0x0800a52c
 8009cd8:	0800a745 	.word	0x0800a745
 8009cdc:	1e6f      	subs	r7, r5, #1
 8009cde:	f1b9 0f00 	cmp.w	r9, #0
 8009ce2:	d130      	bne.n	8009d46 <__gethex+0x326>
 8009ce4:	b127      	cbz	r7, 8009cf0 <__gethex+0x2d0>
 8009ce6:	4639      	mov	r1, r7
 8009ce8:	4620      	mov	r0, r4
 8009cea:	f7fe fbb8 	bl	800845e <__any_on>
 8009cee:	4681      	mov	r9, r0
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	1b76      	subs	r6, r6, r5
 8009cf6:	2502      	movs	r5, #2
 8009cf8:	117a      	asrs	r2, r7, #5
 8009cfa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009cfe:	f007 071f 	and.w	r7, r7, #31
 8009d02:	40bb      	lsls	r3, r7
 8009d04:	4213      	tst	r3, r2
 8009d06:	4620      	mov	r0, r4
 8009d08:	bf18      	it	ne
 8009d0a:	f049 0902 	orrne.w	r9, r9, #2
 8009d0e:	f7ff fe1f 	bl	8009950 <rshift>
 8009d12:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009d16:	f1b9 0f00 	cmp.w	r9, #0
 8009d1a:	d047      	beq.n	8009dac <__gethex+0x38c>
 8009d1c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d20:	2b02      	cmp	r3, #2
 8009d22:	d015      	beq.n	8009d50 <__gethex+0x330>
 8009d24:	2b03      	cmp	r3, #3
 8009d26:	d017      	beq.n	8009d58 <__gethex+0x338>
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d109      	bne.n	8009d40 <__gethex+0x320>
 8009d2c:	f019 0f02 	tst.w	r9, #2
 8009d30:	d006      	beq.n	8009d40 <__gethex+0x320>
 8009d32:	f8da 3000 	ldr.w	r3, [sl]
 8009d36:	ea49 0903 	orr.w	r9, r9, r3
 8009d3a:	f019 0f01 	tst.w	r9, #1
 8009d3e:	d10e      	bne.n	8009d5e <__gethex+0x33e>
 8009d40:	f045 0510 	orr.w	r5, r5, #16
 8009d44:	e032      	b.n	8009dac <__gethex+0x38c>
 8009d46:	f04f 0901 	mov.w	r9, #1
 8009d4a:	e7d1      	b.n	8009cf0 <__gethex+0x2d0>
 8009d4c:	2501      	movs	r5, #1
 8009d4e:	e7e2      	b.n	8009d16 <__gethex+0x2f6>
 8009d50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d52:	f1c3 0301 	rsb	r3, r3, #1
 8009d56:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d0f0      	beq.n	8009d40 <__gethex+0x320>
 8009d5e:	f04f 0c00 	mov.w	ip, #0
 8009d62:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009d66:	f104 0314 	add.w	r3, r4, #20
 8009d6a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009d6e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009d72:	4618      	mov	r0, r3
 8009d74:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d78:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009d7c:	d01b      	beq.n	8009db6 <__gethex+0x396>
 8009d7e:	3201      	adds	r2, #1
 8009d80:	6002      	str	r2, [r0, #0]
 8009d82:	2d02      	cmp	r5, #2
 8009d84:	f104 0314 	add.w	r3, r4, #20
 8009d88:	d13c      	bne.n	8009e04 <__gethex+0x3e4>
 8009d8a:	f8d8 2000 	ldr.w	r2, [r8]
 8009d8e:	3a01      	subs	r2, #1
 8009d90:	42b2      	cmp	r2, r6
 8009d92:	d109      	bne.n	8009da8 <__gethex+0x388>
 8009d94:	2201      	movs	r2, #1
 8009d96:	1171      	asrs	r1, r6, #5
 8009d98:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009d9c:	f006 061f 	and.w	r6, r6, #31
 8009da0:	fa02 f606 	lsl.w	r6, r2, r6
 8009da4:	421e      	tst	r6, r3
 8009da6:	d13a      	bne.n	8009e1e <__gethex+0x3fe>
 8009da8:	f045 0520 	orr.w	r5, r5, #32
 8009dac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dae:	601c      	str	r4, [r3, #0]
 8009db0:	9b02      	ldr	r3, [sp, #8]
 8009db2:	601f      	str	r7, [r3, #0]
 8009db4:	e6b0      	b.n	8009b18 <__gethex+0xf8>
 8009db6:	4299      	cmp	r1, r3
 8009db8:	f843 cc04 	str.w	ip, [r3, #-4]
 8009dbc:	d8d9      	bhi.n	8009d72 <__gethex+0x352>
 8009dbe:	68a3      	ldr	r3, [r4, #8]
 8009dc0:	459b      	cmp	fp, r3
 8009dc2:	db17      	blt.n	8009df4 <__gethex+0x3d4>
 8009dc4:	6861      	ldr	r1, [r4, #4]
 8009dc6:	9801      	ldr	r0, [sp, #4]
 8009dc8:	3101      	adds	r1, #1
 8009dca:	f7fd fec3 	bl	8007b54 <_Balloc>
 8009dce:	4681      	mov	r9, r0
 8009dd0:	b918      	cbnz	r0, 8009dda <__gethex+0x3ba>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	2184      	movs	r1, #132	@ 0x84
 8009dd6:	4b19      	ldr	r3, [pc, #100]	@ (8009e3c <__gethex+0x41c>)
 8009dd8:	e6c5      	b.n	8009b66 <__gethex+0x146>
 8009dda:	6922      	ldr	r2, [r4, #16]
 8009ddc:	f104 010c 	add.w	r1, r4, #12
 8009de0:	3202      	adds	r2, #2
 8009de2:	0092      	lsls	r2, r2, #2
 8009de4:	300c      	adds	r0, #12
 8009de6:	f7ff fd6d 	bl	80098c4 <memcpy>
 8009dea:	4621      	mov	r1, r4
 8009dec:	9801      	ldr	r0, [sp, #4]
 8009dee:	f7fd fef1 	bl	8007bd4 <_Bfree>
 8009df2:	464c      	mov	r4, r9
 8009df4:	6923      	ldr	r3, [r4, #16]
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	6122      	str	r2, [r4, #16]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e00:	615a      	str	r2, [r3, #20]
 8009e02:	e7be      	b.n	8009d82 <__gethex+0x362>
 8009e04:	6922      	ldr	r2, [r4, #16]
 8009e06:	455a      	cmp	r2, fp
 8009e08:	dd0b      	ble.n	8009e22 <__gethex+0x402>
 8009e0a:	2101      	movs	r1, #1
 8009e0c:	4620      	mov	r0, r4
 8009e0e:	f7ff fd9f 	bl	8009950 <rshift>
 8009e12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e16:	3701      	adds	r7, #1
 8009e18:	42bb      	cmp	r3, r7
 8009e1a:	f6ff aee0 	blt.w	8009bde <__gethex+0x1be>
 8009e1e:	2501      	movs	r5, #1
 8009e20:	e7c2      	b.n	8009da8 <__gethex+0x388>
 8009e22:	f016 061f 	ands.w	r6, r6, #31
 8009e26:	d0fa      	beq.n	8009e1e <__gethex+0x3fe>
 8009e28:	4453      	add	r3, sl
 8009e2a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e2e:	f7fd ff83 	bl	8007d38 <__hi0bits>
 8009e32:	f1c6 0620 	rsb	r6, r6, #32
 8009e36:	42b0      	cmp	r0, r6
 8009e38:	dbe7      	blt.n	8009e0a <__gethex+0x3ea>
 8009e3a:	e7f0      	b.n	8009e1e <__gethex+0x3fe>
 8009e3c:	0800a52c 	.word	0x0800a52c

08009e40 <L_shift>:
 8009e40:	f1c2 0208 	rsb	r2, r2, #8
 8009e44:	0092      	lsls	r2, r2, #2
 8009e46:	b570      	push	{r4, r5, r6, lr}
 8009e48:	f1c2 0620 	rsb	r6, r2, #32
 8009e4c:	6843      	ldr	r3, [r0, #4]
 8009e4e:	6804      	ldr	r4, [r0, #0]
 8009e50:	fa03 f506 	lsl.w	r5, r3, r6
 8009e54:	432c      	orrs	r4, r5
 8009e56:	40d3      	lsrs	r3, r2
 8009e58:	6004      	str	r4, [r0, #0]
 8009e5a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e5e:	4288      	cmp	r0, r1
 8009e60:	d3f4      	bcc.n	8009e4c <L_shift+0xc>
 8009e62:	bd70      	pop	{r4, r5, r6, pc}

08009e64 <__match>:
 8009e64:	b530      	push	{r4, r5, lr}
 8009e66:	6803      	ldr	r3, [r0, #0]
 8009e68:	3301      	adds	r3, #1
 8009e6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e6e:	b914      	cbnz	r4, 8009e76 <__match+0x12>
 8009e70:	6003      	str	r3, [r0, #0]
 8009e72:	2001      	movs	r0, #1
 8009e74:	bd30      	pop	{r4, r5, pc}
 8009e76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e7a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009e7e:	2d19      	cmp	r5, #25
 8009e80:	bf98      	it	ls
 8009e82:	3220      	addls	r2, #32
 8009e84:	42a2      	cmp	r2, r4
 8009e86:	d0f0      	beq.n	8009e6a <__match+0x6>
 8009e88:	2000      	movs	r0, #0
 8009e8a:	e7f3      	b.n	8009e74 <__match+0x10>

08009e8c <__hexnan>:
 8009e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e90:	2500      	movs	r5, #0
 8009e92:	680b      	ldr	r3, [r1, #0]
 8009e94:	4682      	mov	sl, r0
 8009e96:	115e      	asrs	r6, r3, #5
 8009e98:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009e9c:	f013 031f 	ands.w	r3, r3, #31
 8009ea0:	bf18      	it	ne
 8009ea2:	3604      	addne	r6, #4
 8009ea4:	1f37      	subs	r7, r6, #4
 8009ea6:	4690      	mov	r8, r2
 8009ea8:	46b9      	mov	r9, r7
 8009eaa:	463c      	mov	r4, r7
 8009eac:	46ab      	mov	fp, r5
 8009eae:	b087      	sub	sp, #28
 8009eb0:	6801      	ldr	r1, [r0, #0]
 8009eb2:	9301      	str	r3, [sp, #4]
 8009eb4:	f846 5c04 	str.w	r5, [r6, #-4]
 8009eb8:	9502      	str	r5, [sp, #8]
 8009eba:	784a      	ldrb	r2, [r1, #1]
 8009ebc:	1c4b      	adds	r3, r1, #1
 8009ebe:	9303      	str	r3, [sp, #12]
 8009ec0:	b342      	cbz	r2, 8009f14 <__hexnan+0x88>
 8009ec2:	4610      	mov	r0, r2
 8009ec4:	9105      	str	r1, [sp, #20]
 8009ec6:	9204      	str	r2, [sp, #16]
 8009ec8:	f7ff fd95 	bl	80099f6 <__hexdig_fun>
 8009ecc:	2800      	cmp	r0, #0
 8009ece:	d151      	bne.n	8009f74 <__hexnan+0xe8>
 8009ed0:	9a04      	ldr	r2, [sp, #16]
 8009ed2:	9905      	ldr	r1, [sp, #20]
 8009ed4:	2a20      	cmp	r2, #32
 8009ed6:	d818      	bhi.n	8009f0a <__hexnan+0x7e>
 8009ed8:	9b02      	ldr	r3, [sp, #8]
 8009eda:	459b      	cmp	fp, r3
 8009edc:	dd13      	ble.n	8009f06 <__hexnan+0x7a>
 8009ede:	454c      	cmp	r4, r9
 8009ee0:	d206      	bcs.n	8009ef0 <__hexnan+0x64>
 8009ee2:	2d07      	cmp	r5, #7
 8009ee4:	dc04      	bgt.n	8009ef0 <__hexnan+0x64>
 8009ee6:	462a      	mov	r2, r5
 8009ee8:	4649      	mov	r1, r9
 8009eea:	4620      	mov	r0, r4
 8009eec:	f7ff ffa8 	bl	8009e40 <L_shift>
 8009ef0:	4544      	cmp	r4, r8
 8009ef2:	d952      	bls.n	8009f9a <__hexnan+0x10e>
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f1a4 0904 	sub.w	r9, r4, #4
 8009efa:	f844 3c04 	str.w	r3, [r4, #-4]
 8009efe:	461d      	mov	r5, r3
 8009f00:	464c      	mov	r4, r9
 8009f02:	f8cd b008 	str.w	fp, [sp, #8]
 8009f06:	9903      	ldr	r1, [sp, #12]
 8009f08:	e7d7      	b.n	8009eba <__hexnan+0x2e>
 8009f0a:	2a29      	cmp	r2, #41	@ 0x29
 8009f0c:	d157      	bne.n	8009fbe <__hexnan+0x132>
 8009f0e:	3102      	adds	r1, #2
 8009f10:	f8ca 1000 	str.w	r1, [sl]
 8009f14:	f1bb 0f00 	cmp.w	fp, #0
 8009f18:	d051      	beq.n	8009fbe <__hexnan+0x132>
 8009f1a:	454c      	cmp	r4, r9
 8009f1c:	d206      	bcs.n	8009f2c <__hexnan+0xa0>
 8009f1e:	2d07      	cmp	r5, #7
 8009f20:	dc04      	bgt.n	8009f2c <__hexnan+0xa0>
 8009f22:	462a      	mov	r2, r5
 8009f24:	4649      	mov	r1, r9
 8009f26:	4620      	mov	r0, r4
 8009f28:	f7ff ff8a 	bl	8009e40 <L_shift>
 8009f2c:	4544      	cmp	r4, r8
 8009f2e:	d936      	bls.n	8009f9e <__hexnan+0x112>
 8009f30:	4623      	mov	r3, r4
 8009f32:	f1a8 0204 	sub.w	r2, r8, #4
 8009f36:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f3a:	429f      	cmp	r7, r3
 8009f3c:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f40:	d2f9      	bcs.n	8009f36 <__hexnan+0xaa>
 8009f42:	1b3b      	subs	r3, r7, r4
 8009f44:	f023 0303 	bic.w	r3, r3, #3
 8009f48:	3304      	adds	r3, #4
 8009f4a:	3401      	adds	r4, #1
 8009f4c:	3e03      	subs	r6, #3
 8009f4e:	42b4      	cmp	r4, r6
 8009f50:	bf88      	it	hi
 8009f52:	2304      	movhi	r3, #4
 8009f54:	2200      	movs	r2, #0
 8009f56:	4443      	add	r3, r8
 8009f58:	f843 2b04 	str.w	r2, [r3], #4
 8009f5c:	429f      	cmp	r7, r3
 8009f5e:	d2fb      	bcs.n	8009f58 <__hexnan+0xcc>
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	b91b      	cbnz	r3, 8009f6c <__hexnan+0xe0>
 8009f64:	4547      	cmp	r7, r8
 8009f66:	d128      	bne.n	8009fba <__hexnan+0x12e>
 8009f68:	2301      	movs	r3, #1
 8009f6a:	603b      	str	r3, [r7, #0]
 8009f6c:	2005      	movs	r0, #5
 8009f6e:	b007      	add	sp, #28
 8009f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f74:	3501      	adds	r5, #1
 8009f76:	2d08      	cmp	r5, #8
 8009f78:	f10b 0b01 	add.w	fp, fp, #1
 8009f7c:	dd06      	ble.n	8009f8c <__hexnan+0x100>
 8009f7e:	4544      	cmp	r4, r8
 8009f80:	d9c1      	bls.n	8009f06 <__hexnan+0x7a>
 8009f82:	2300      	movs	r3, #0
 8009f84:	2501      	movs	r5, #1
 8009f86:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f8a:	3c04      	subs	r4, #4
 8009f8c:	6822      	ldr	r2, [r4, #0]
 8009f8e:	f000 000f 	and.w	r0, r0, #15
 8009f92:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009f96:	6020      	str	r0, [r4, #0]
 8009f98:	e7b5      	b.n	8009f06 <__hexnan+0x7a>
 8009f9a:	2508      	movs	r5, #8
 8009f9c:	e7b3      	b.n	8009f06 <__hexnan+0x7a>
 8009f9e:	9b01      	ldr	r3, [sp, #4]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d0dd      	beq.n	8009f60 <__hexnan+0xd4>
 8009fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8009fa8:	f1c3 0320 	rsb	r3, r3, #32
 8009fac:	40da      	lsrs	r2, r3
 8009fae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009fb2:	4013      	ands	r3, r2
 8009fb4:	f846 3c04 	str.w	r3, [r6, #-4]
 8009fb8:	e7d2      	b.n	8009f60 <__hexnan+0xd4>
 8009fba:	3f04      	subs	r7, #4
 8009fbc:	e7d0      	b.n	8009f60 <__hexnan+0xd4>
 8009fbe:	2004      	movs	r0, #4
 8009fc0:	e7d5      	b.n	8009f6e <__hexnan+0xe2>

08009fc2 <__ascii_mbtowc>:
 8009fc2:	b082      	sub	sp, #8
 8009fc4:	b901      	cbnz	r1, 8009fc8 <__ascii_mbtowc+0x6>
 8009fc6:	a901      	add	r1, sp, #4
 8009fc8:	b142      	cbz	r2, 8009fdc <__ascii_mbtowc+0x1a>
 8009fca:	b14b      	cbz	r3, 8009fe0 <__ascii_mbtowc+0x1e>
 8009fcc:	7813      	ldrb	r3, [r2, #0]
 8009fce:	600b      	str	r3, [r1, #0]
 8009fd0:	7812      	ldrb	r2, [r2, #0]
 8009fd2:	1e10      	subs	r0, r2, #0
 8009fd4:	bf18      	it	ne
 8009fd6:	2001      	movne	r0, #1
 8009fd8:	b002      	add	sp, #8
 8009fda:	4770      	bx	lr
 8009fdc:	4610      	mov	r0, r2
 8009fde:	e7fb      	b.n	8009fd8 <__ascii_mbtowc+0x16>
 8009fe0:	f06f 0001 	mvn.w	r0, #1
 8009fe4:	e7f8      	b.n	8009fd8 <__ascii_mbtowc+0x16>

08009fe6 <_realloc_r>:
 8009fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fea:	4680      	mov	r8, r0
 8009fec:	4615      	mov	r5, r2
 8009fee:	460c      	mov	r4, r1
 8009ff0:	b921      	cbnz	r1, 8009ffc <_realloc_r+0x16>
 8009ff2:	4611      	mov	r1, r2
 8009ff4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ff8:	f7fd bd20 	b.w	8007a3c <_malloc_r>
 8009ffc:	b92a      	cbnz	r2, 800a00a <_realloc_r+0x24>
 8009ffe:	f7fd fcab 	bl	8007958 <_free_r>
 800a002:	2400      	movs	r4, #0
 800a004:	4620      	mov	r0, r4
 800a006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a00a:	f000 f8c4 	bl	800a196 <_malloc_usable_size_r>
 800a00e:	4285      	cmp	r5, r0
 800a010:	4606      	mov	r6, r0
 800a012:	d802      	bhi.n	800a01a <_realloc_r+0x34>
 800a014:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a018:	d8f4      	bhi.n	800a004 <_realloc_r+0x1e>
 800a01a:	4629      	mov	r1, r5
 800a01c:	4640      	mov	r0, r8
 800a01e:	f7fd fd0d 	bl	8007a3c <_malloc_r>
 800a022:	4607      	mov	r7, r0
 800a024:	2800      	cmp	r0, #0
 800a026:	d0ec      	beq.n	800a002 <_realloc_r+0x1c>
 800a028:	42b5      	cmp	r5, r6
 800a02a:	462a      	mov	r2, r5
 800a02c:	4621      	mov	r1, r4
 800a02e:	bf28      	it	cs
 800a030:	4632      	movcs	r2, r6
 800a032:	f7ff fc47 	bl	80098c4 <memcpy>
 800a036:	4621      	mov	r1, r4
 800a038:	4640      	mov	r0, r8
 800a03a:	f7fd fc8d 	bl	8007958 <_free_r>
 800a03e:	463c      	mov	r4, r7
 800a040:	e7e0      	b.n	800a004 <_realloc_r+0x1e>

0800a042 <__ascii_wctomb>:
 800a042:	4603      	mov	r3, r0
 800a044:	4608      	mov	r0, r1
 800a046:	b141      	cbz	r1, 800a05a <__ascii_wctomb+0x18>
 800a048:	2aff      	cmp	r2, #255	@ 0xff
 800a04a:	d904      	bls.n	800a056 <__ascii_wctomb+0x14>
 800a04c:	228a      	movs	r2, #138	@ 0x8a
 800a04e:	f04f 30ff 	mov.w	r0, #4294967295
 800a052:	601a      	str	r2, [r3, #0]
 800a054:	4770      	bx	lr
 800a056:	2001      	movs	r0, #1
 800a058:	700a      	strb	r2, [r1, #0]
 800a05a:	4770      	bx	lr

0800a05c <fiprintf>:
 800a05c:	b40e      	push	{r1, r2, r3}
 800a05e:	b503      	push	{r0, r1, lr}
 800a060:	4601      	mov	r1, r0
 800a062:	ab03      	add	r3, sp, #12
 800a064:	4805      	ldr	r0, [pc, #20]	@ (800a07c <fiprintf+0x20>)
 800a066:	f853 2b04 	ldr.w	r2, [r3], #4
 800a06a:	6800      	ldr	r0, [r0, #0]
 800a06c:	9301      	str	r3, [sp, #4]
 800a06e:	f7ff f999 	bl	80093a4 <_vfiprintf_r>
 800a072:	b002      	add	sp, #8
 800a074:	f85d eb04 	ldr.w	lr, [sp], #4
 800a078:	b003      	add	sp, #12
 800a07a:	4770      	bx	lr
 800a07c:	20000018 	.word	0x20000018

0800a080 <__swhatbuf_r>:
 800a080:	b570      	push	{r4, r5, r6, lr}
 800a082:	460c      	mov	r4, r1
 800a084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a088:	4615      	mov	r5, r2
 800a08a:	2900      	cmp	r1, #0
 800a08c:	461e      	mov	r6, r3
 800a08e:	b096      	sub	sp, #88	@ 0x58
 800a090:	da0c      	bge.n	800a0ac <__swhatbuf_r+0x2c>
 800a092:	89a3      	ldrh	r3, [r4, #12]
 800a094:	2100      	movs	r1, #0
 800a096:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a09a:	bf14      	ite	ne
 800a09c:	2340      	movne	r3, #64	@ 0x40
 800a09e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a0a2:	2000      	movs	r0, #0
 800a0a4:	6031      	str	r1, [r6, #0]
 800a0a6:	602b      	str	r3, [r5, #0]
 800a0a8:	b016      	add	sp, #88	@ 0x58
 800a0aa:	bd70      	pop	{r4, r5, r6, pc}
 800a0ac:	466a      	mov	r2, sp
 800a0ae:	f000 f849 	bl	800a144 <_fstat_r>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	dbed      	blt.n	800a092 <__swhatbuf_r+0x12>
 800a0b6:	9901      	ldr	r1, [sp, #4]
 800a0b8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0bc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0c0:	4259      	negs	r1, r3
 800a0c2:	4159      	adcs	r1, r3
 800a0c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0c8:	e7eb      	b.n	800a0a2 <__swhatbuf_r+0x22>

0800a0ca <__smakebuf_r>:
 800a0ca:	898b      	ldrh	r3, [r1, #12]
 800a0cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0ce:	079d      	lsls	r5, r3, #30
 800a0d0:	4606      	mov	r6, r0
 800a0d2:	460c      	mov	r4, r1
 800a0d4:	d507      	bpl.n	800a0e6 <__smakebuf_r+0x1c>
 800a0d6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0da:	6023      	str	r3, [r4, #0]
 800a0dc:	6123      	str	r3, [r4, #16]
 800a0de:	2301      	movs	r3, #1
 800a0e0:	6163      	str	r3, [r4, #20]
 800a0e2:	b003      	add	sp, #12
 800a0e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0e6:	466a      	mov	r2, sp
 800a0e8:	ab01      	add	r3, sp, #4
 800a0ea:	f7ff ffc9 	bl	800a080 <__swhatbuf_r>
 800a0ee:	9f00      	ldr	r7, [sp, #0]
 800a0f0:	4605      	mov	r5, r0
 800a0f2:	4639      	mov	r1, r7
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f7fd fca1 	bl	8007a3c <_malloc_r>
 800a0fa:	b948      	cbnz	r0, 800a110 <__smakebuf_r+0x46>
 800a0fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a100:	059a      	lsls	r2, r3, #22
 800a102:	d4ee      	bmi.n	800a0e2 <__smakebuf_r+0x18>
 800a104:	f023 0303 	bic.w	r3, r3, #3
 800a108:	f043 0302 	orr.w	r3, r3, #2
 800a10c:	81a3      	strh	r3, [r4, #12]
 800a10e:	e7e2      	b.n	800a0d6 <__smakebuf_r+0xc>
 800a110:	89a3      	ldrh	r3, [r4, #12]
 800a112:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a11a:	81a3      	strh	r3, [r4, #12]
 800a11c:	9b01      	ldr	r3, [sp, #4]
 800a11e:	6020      	str	r0, [r4, #0]
 800a120:	b15b      	cbz	r3, 800a13a <__smakebuf_r+0x70>
 800a122:	4630      	mov	r0, r6
 800a124:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a128:	f000 f81e 	bl	800a168 <_isatty_r>
 800a12c:	b128      	cbz	r0, 800a13a <__smakebuf_r+0x70>
 800a12e:	89a3      	ldrh	r3, [r4, #12]
 800a130:	f023 0303 	bic.w	r3, r3, #3
 800a134:	f043 0301 	orr.w	r3, r3, #1
 800a138:	81a3      	strh	r3, [r4, #12]
 800a13a:	89a3      	ldrh	r3, [r4, #12]
 800a13c:	431d      	orrs	r5, r3
 800a13e:	81a5      	strh	r5, [r4, #12]
 800a140:	e7cf      	b.n	800a0e2 <__smakebuf_r+0x18>
	...

0800a144 <_fstat_r>:
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	2300      	movs	r3, #0
 800a148:	4d06      	ldr	r5, [pc, #24]	@ (800a164 <_fstat_r+0x20>)
 800a14a:	4604      	mov	r4, r0
 800a14c:	4608      	mov	r0, r1
 800a14e:	4611      	mov	r1, r2
 800a150:	602b      	str	r3, [r5, #0]
 800a152:	f7f7 fdb9 	bl	8001cc8 <_fstat>
 800a156:	1c43      	adds	r3, r0, #1
 800a158:	d102      	bne.n	800a160 <_fstat_r+0x1c>
 800a15a:	682b      	ldr	r3, [r5, #0]
 800a15c:	b103      	cbz	r3, 800a160 <_fstat_r+0x1c>
 800a15e:	6023      	str	r3, [r4, #0]
 800a160:	bd38      	pop	{r3, r4, r5, pc}
 800a162:	bf00      	nop
 800a164:	20000500 	.word	0x20000500

0800a168 <_isatty_r>:
 800a168:	b538      	push	{r3, r4, r5, lr}
 800a16a:	2300      	movs	r3, #0
 800a16c:	4d05      	ldr	r5, [pc, #20]	@ (800a184 <_isatty_r+0x1c>)
 800a16e:	4604      	mov	r4, r0
 800a170:	4608      	mov	r0, r1
 800a172:	602b      	str	r3, [r5, #0]
 800a174:	f7f7 fdb7 	bl	8001ce6 <_isatty>
 800a178:	1c43      	adds	r3, r0, #1
 800a17a:	d102      	bne.n	800a182 <_isatty_r+0x1a>
 800a17c:	682b      	ldr	r3, [r5, #0]
 800a17e:	b103      	cbz	r3, 800a182 <_isatty_r+0x1a>
 800a180:	6023      	str	r3, [r4, #0]
 800a182:	bd38      	pop	{r3, r4, r5, pc}
 800a184:	20000500 	.word	0x20000500

0800a188 <abort>:
 800a188:	2006      	movs	r0, #6
 800a18a:	b508      	push	{r3, lr}
 800a18c:	f000 f834 	bl	800a1f8 <raise>
 800a190:	2001      	movs	r0, #1
 800a192:	f7f7 fd66 	bl	8001c62 <_exit>

0800a196 <_malloc_usable_size_r>:
 800a196:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a19a:	1f18      	subs	r0, r3, #4
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	bfbc      	itt	lt
 800a1a0:	580b      	ldrlt	r3, [r1, r0]
 800a1a2:	18c0      	addlt	r0, r0, r3
 800a1a4:	4770      	bx	lr

0800a1a6 <_raise_r>:
 800a1a6:	291f      	cmp	r1, #31
 800a1a8:	b538      	push	{r3, r4, r5, lr}
 800a1aa:	4605      	mov	r5, r0
 800a1ac:	460c      	mov	r4, r1
 800a1ae:	d904      	bls.n	800a1ba <_raise_r+0x14>
 800a1b0:	2316      	movs	r3, #22
 800a1b2:	6003      	str	r3, [r0, #0]
 800a1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a1bc:	b112      	cbz	r2, 800a1c4 <_raise_r+0x1e>
 800a1be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a1c2:	b94b      	cbnz	r3, 800a1d8 <_raise_r+0x32>
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	f000 f831 	bl	800a22c <_getpid_r>
 800a1ca:	4622      	mov	r2, r4
 800a1cc:	4601      	mov	r1, r0
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1d4:	f000 b818 	b.w	800a208 <_kill_r>
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d00a      	beq.n	800a1f2 <_raise_r+0x4c>
 800a1dc:	1c59      	adds	r1, r3, #1
 800a1de:	d103      	bne.n	800a1e8 <_raise_r+0x42>
 800a1e0:	2316      	movs	r3, #22
 800a1e2:	6003      	str	r3, [r0, #0]
 800a1e4:	2001      	movs	r0, #1
 800a1e6:	e7e7      	b.n	800a1b8 <_raise_r+0x12>
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	4620      	mov	r0, r4
 800a1ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a1f0:	4798      	blx	r3
 800a1f2:	2000      	movs	r0, #0
 800a1f4:	e7e0      	b.n	800a1b8 <_raise_r+0x12>
	...

0800a1f8 <raise>:
 800a1f8:	4b02      	ldr	r3, [pc, #8]	@ (800a204 <raise+0xc>)
 800a1fa:	4601      	mov	r1, r0
 800a1fc:	6818      	ldr	r0, [r3, #0]
 800a1fe:	f7ff bfd2 	b.w	800a1a6 <_raise_r>
 800a202:	bf00      	nop
 800a204:	20000018 	.word	0x20000018

0800a208 <_kill_r>:
 800a208:	b538      	push	{r3, r4, r5, lr}
 800a20a:	2300      	movs	r3, #0
 800a20c:	4d06      	ldr	r5, [pc, #24]	@ (800a228 <_kill_r+0x20>)
 800a20e:	4604      	mov	r4, r0
 800a210:	4608      	mov	r0, r1
 800a212:	4611      	mov	r1, r2
 800a214:	602b      	str	r3, [r5, #0]
 800a216:	f7f7 fd14 	bl	8001c42 <_kill>
 800a21a:	1c43      	adds	r3, r0, #1
 800a21c:	d102      	bne.n	800a224 <_kill_r+0x1c>
 800a21e:	682b      	ldr	r3, [r5, #0]
 800a220:	b103      	cbz	r3, 800a224 <_kill_r+0x1c>
 800a222:	6023      	str	r3, [r4, #0]
 800a224:	bd38      	pop	{r3, r4, r5, pc}
 800a226:	bf00      	nop
 800a228:	20000500 	.word	0x20000500

0800a22c <_getpid_r>:
 800a22c:	f7f7 bd02 	b.w	8001c34 <_getpid>

0800a230 <_init>:
 800a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a232:	bf00      	nop
 800a234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a236:	bc08      	pop	{r3}
 800a238:	469e      	mov	lr, r3
 800a23a:	4770      	bx	lr

0800a23c <_fini>:
 800a23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23e:	bf00      	nop
 800a240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a242:	bc08      	pop	{r3}
 800a244:	469e      	mov	lr, r3
 800a246:	4770      	bx	lr
