
---------- Begin Simulation Statistics ----------
final_tick                               2541873601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210624                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   210623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.91                       # Real time elapsed on the host
host_tick_rate                              595934843                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193029                       # Number of instructions simulated
sim_ops                                       4193029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011864                       # Number of seconds simulated
sim_ticks                                 11863756500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.336543                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391185                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862847                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2391                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81600                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806167                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52667                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279570                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226903                       # Number of indirect misses.
system.cpu.branchPred.lookups                  981007                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65072                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26885                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193029                       # Number of instructions committed
system.cpu.committedOps                       4193029                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.655600                       # CPI: cycles per instruction
system.cpu.discardedOps                        191922                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605779                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450617                       # DTB hits
system.cpu.dtb.data_misses                       7563                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404529                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848536                       # DTB read hits
system.cpu.dtb.read_misses                       6702                       # DTB read misses
system.cpu.dtb.write_accesses                  201250                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602081                       # DTB write hits
system.cpu.dtb.write_misses                       861                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388089                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032507                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661853                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727037                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176816                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978222                       # ITB accesses
system.cpu.itb.fetch_acv                          582                       # ITB acv
system.cpu.itb.fetch_hits                      971617                       # ITB hits
system.cpu.itb.fetch_misses                      6605                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4204     69.29%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6067                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14410                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5117                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10952995500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9133500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17421500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888561500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11868112000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902393                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946453                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8004685500     67.45%     67.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3863426500     32.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23714096                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539822     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838594     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592112     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193029                       # Class of committed instruction
system.cpu.quiesceCycles                        13417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6987059                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22743448                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22743448                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22743448                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22743448                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116633.066667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116633.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116633.066667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116633.066667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12979476                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12979476                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12979476                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12979476                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66561.415385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66561.415385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66561.415385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66561.415385                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22393951                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22393951                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116635.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116635.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12779979                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12779979                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66562.390625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66562.390625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.277217                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539442517000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.277217                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204826                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204826                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128107                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34815                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86560                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34167                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28981                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28981                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40851                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11113408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11113408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6685824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17810929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157398                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002834                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053156                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156952     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     446      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157398                       # Request fanout histogram
system.membus.reqLayer0.occupancy              349000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820718531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375674000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462120500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34815                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34815                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469797909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376687435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846485344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469797909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469797909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187812351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187812351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187812351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469797909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376687435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034297695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000144216750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406384                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121154                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2236                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5715                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2012925000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759875000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13739.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32489.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80117                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.158661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.308264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.207897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34348     42.10%     42.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24524     30.06%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10004     12.26%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4669      5.72%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2323      2.85%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1425      1.75%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          925      1.13%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          600      0.74%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2765      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81583                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.017628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.394221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.681950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1287     17.59%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5551     75.85%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.88%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            46      0.63%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            7      0.10%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6521     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.33%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              466      6.37%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.32%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9376256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11863751500                       # Total gap between requests
system.mem_ctrls.avgGap                      42664.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4939200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416326818.575549840927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374000933.009709060192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641340202.826988220215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515753500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244121500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291477027500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28887.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32138.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2405839.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314424180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167097645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558890640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308883060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5185362390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189061920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7659816555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.648497                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441581000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11026195500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268164120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142509840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487147920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311701860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5123076210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241513440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7510210110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.038120                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    574381750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10893394750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1017448                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11856556500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665420                       # number of overall hits
system.cpu.icache.overall_hits::total         1665420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87151                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87151                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87151                       # number of overall misses
system.cpu.icache.overall_misses::total         87151                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365835500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365835500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365835500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365835500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1752571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752571                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1752571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752571                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049728                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049728                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049728                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049728                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61569.408268                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61569.408268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61569.408268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61569.408268                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86560                       # number of writebacks
system.cpu.icache.writebacks::total             86560                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87151                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87151                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87151                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87151                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5278685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5278685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5278685500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5278685500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049728                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049728                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049728                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049728                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60569.419743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60569.419743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60569.419743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60569.419743                       # average overall mshr miss latency
system.cpu.icache.replacements                  86560                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87151                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87151                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365835500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365835500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1752571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61569.408268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61569.408268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5278685500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5278685500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60569.419743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60569.419743                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.814956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687225                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.474422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.814956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3592292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3592292                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311690                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311690                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311690                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105609                       # number of overall misses
system.cpu.dcache.overall_misses::total        105609                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772531000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772531000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772531000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772531000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417299                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074514                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074514                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074514                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64128.350803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64128.350803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64128.350803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64128.350803                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34639                       # number of writebacks
system.cpu.dcache.writebacks::total             34639                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36664                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36664                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391342000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391342000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63693.407789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63693.407789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63693.407789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63693.407789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104340.579710                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104340.579710                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68803                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3290177000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3290177000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66929.290669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66929.290669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66741.069864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66741.069864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482354000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482354000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61689.176262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61689.176262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725103000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725103000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59494.516485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59494.516485                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70113.207547                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70113.207547                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080590                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69113.207547                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69113.207547                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541873601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.461504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.035464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.461504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949011                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949011                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551572574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 599255                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   599250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.89                       # Real time elapsed on the host
host_tick_rate                              576725388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7724923                       # Number of instructions simulated
sim_ops                                       7724923                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007435                       # Number of seconds simulated
sim_ticks                                  7434573000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.057234                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  186608                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               503567                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12289                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             54375                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456548                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29064                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          188422                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           159358                       # Number of indirect misses.
system.cpu.branchPred.lookups                  611530                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76972                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16059                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2790283                       # Number of instructions committed
system.cpu.committedOps                       2790283                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.277231                       # CPI: cycles per instruction
system.cpu.discardedOps                        209586                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   351201                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866936                       # DTB hits
system.cpu.dtb.data_misses                       1950                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   234200                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535965                       # DTB read hits
system.cpu.dtb.read_misses                       1520                       # DTB read misses
system.cpu.dtb.write_accesses                  117001                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      330971                       # DTB write hits
system.cpu.dtb.write_misses                       430                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204663                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2277667                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            670262                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372653                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10293596                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189493                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  582043                       # ITB accesses
system.cpu.itb.fetch_acv                          143                       # ITB acv
system.cpu.itb.fetch_hits                      580383                       # ITB hits
system.cpu.itb.fetch_misses                      1660                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   183      3.48%      3.48% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.69% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4335     82.41%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.82%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5260                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7319                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1826     38.95%     38.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2815     60.05%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4688                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1823     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1823     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3693                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5037890500     67.74%     67.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69065000      0.93%     68.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10113000      0.14%     68.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2320058500     31.20%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7437127000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998357                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.647602                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.787756                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 264                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel               485                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544330                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.703063                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5883530000     79.11%     79.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1475419000     19.84%     98.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78178000      1.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      183                       # number of times the context was actually changed
system.cpu.numCycles                         14724967                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108387      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1699225     60.90%     64.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4402      0.16%     64.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57919      2.08%     67.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                 469565     16.83%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295222     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35186      1.26%     97.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34808      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40097      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2790283                       # Class of committed instruction
system.cpu.quiesceCycles                       144179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4431371                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        228768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2986652374                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2986652374                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2986652374                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2986652374                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118433.356095                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118433.356095                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118433.356095                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118433.356095                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           191                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    31.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1724326173                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1724326173                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1724326173                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1724326173                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68376.801213                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68376.801213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68376.801213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68376.801213                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7604468                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7604468                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115219.212121                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115219.212121                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4304468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4304468                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65219.212121                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65219.212121                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2979047906                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2979047906                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118441.790156                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118441.790156                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1720021705                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1720021705                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68385.086872                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68385.086872                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79493                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38917                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66160                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9205                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10371                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10371                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12602                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       198470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       198470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8467776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8467776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2347008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2349592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12427096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115758                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001460                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038181                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115589     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115758                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2484500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           659356329                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125892500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          351652500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4233536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1466048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5699584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4233536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4233536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2490688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2490688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38917                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38917                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         569439025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197193302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             766632327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    569439025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        569439025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335014264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335014264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335014264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        569439025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197193302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1101646591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000620396500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245547                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105012                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105012                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3601                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   960                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5525                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1321956750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  427275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2924238000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15469.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34219.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       187                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61414                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72808                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105012                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    641                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.400123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.638992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.233813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22426     40.57%     40.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16675     30.17%     70.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6948     12.57%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3079      5.57%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1791      3.24%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          918      1.66%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          563      1.02%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          422      0.76%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2456      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.352031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.576783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.963504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1579     24.67%     24.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              35      0.55%     25.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            124      1.94%     27.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           657     10.27%     37.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3341     52.20%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           413      6.45%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           117      1.83%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            52      0.81%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            39      0.61%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.25%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5919     92.48%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           417      6.52%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            39      0.61%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            18      0.28%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5469120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  230464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6659072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5699584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6720768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       895.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    766.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7434573000                       # Total gap between requests
system.mem_ctrls.avgGap                      38309.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4009664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1459456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6659072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539326737.392988204956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196306633.884689807892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 895689907.140598416328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105012                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2111456500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    812781500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186722225250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31919.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35481.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1778103.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223075020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118544415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           329675220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286630200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3009781260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        321715680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4876402995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.908953                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    809845250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6380053000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            171866940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91326675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           280837620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          256766580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3136910070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        214611840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4739300925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.467804                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    530370500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6659403000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               198000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131405374                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1481000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              693000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9622173000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1014302                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1014302                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1014302                       # number of overall hits
system.cpu.icache.overall_hits::total         1014302                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66161                       # number of overall misses
system.cpu.icache.overall_misses::total         66161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4335845500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4335845500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4335845500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4335845500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1080463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1080463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1080463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1080463                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65534.763683                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65534.763683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65534.763683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65534.763683                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66160                       # number of writebacks
system.cpu.icache.writebacks::total             66160                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66161                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4269684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4269684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4269684500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4269684500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64534.763683                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64534.763683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64534.763683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64534.763683                       # average overall mshr miss latency
system.cpu.icache.replacements                  66160                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1014302                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1014302                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4335845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4335845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1080463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1080463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65534.763683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65534.763683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4269684500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4269684500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64534.763683                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64534.763683                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998467                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1105163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66160                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.704398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2227087                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2227087                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804891                       # number of overall hits
system.cpu.dcache.overall_hits::total          804891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33735                       # number of overall misses
system.cpu.dcache.overall_misses::total         33735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2231544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2231544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2231544500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2231544500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040227                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040227                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66149.236698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66149.236698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66149.236698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66149.236698                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13765                       # number of writebacks
system.cpu.dcache.writebacks::total             13765                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22494                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22494                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1509123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1509123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1509123500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1509123500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138536500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138536500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026822                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67090.046235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67090.046235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67090.046235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67090.046235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94953.050034                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94953.050034                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22904                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1011674000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1011674000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       517672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       517672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72474.675836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72474.675836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    885041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    885041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138536500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138536500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73071.416777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73071.416777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189776.027397                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189776.027397                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1219870500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1219870500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       320954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61684.390170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61684.390170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    624082500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    624082500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60111.972645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60111.972645                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6607                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6607                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          428                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          428                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33706500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33706500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060839                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060839                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78753.504673                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78753.504673                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          426                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33214500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33214500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060554                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060554                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77968.309859                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77968.309859                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6901                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6901                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6901                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6901                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9698973000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.895538                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              812549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22907                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.471646                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.895538                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1728031                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1728031                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3151298105000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 423971                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   423971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1761.42                       # Real time elapsed on the host
host_tick_rate                              340479124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   746788994                       # Number of instructions simulated
sim_ops                                     746788994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.599726                       # Number of seconds simulated
sim_ticks                                599725530500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.383348                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17194026                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20376089                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2177                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3009682                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20735555                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             786528                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1719343                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           932815                       # Number of indirect misses.
system.cpu.branchPred.lookups                29763078                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3610192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       260784                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   739064071                       # Number of instructions committed
system.cpu.committedOps                     739064071                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.622081                       # CPI: cycles per instruction
system.cpu.discardedOps                       8921002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                164319289                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    165805516                       # DTB hits
system.cpu.dtb.data_misses                       4338                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                117139761                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    117811262                       # DTB read hits
system.cpu.dtb.read_misses                       3662                       # DTB read misses
system.cpu.dtb.write_accesses                47179528                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    47994254                       # DTB write hits
system.cpu.dtb.write_misses                       676                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              484436                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          553600463                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         123364415                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         49334368                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       565209308                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616492                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               104837011                       # ITB accesses
system.cpu.itb.fetch_acv                          198                       # ITB acv
system.cpu.itb.fetch_hits                   104813920                       # ITB hits
system.cpu.itb.fetch_misses                     23091                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.38%      0.38% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13144     82.32%     82.71% # number of callpals executed
system.cpu.kern.callpal::rdps                    1368      8.57%     91.28% # number of callpals executed
system.cpu.kern.callpal::rti                     1165      7.30%     98.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.14%     98.71% # number of callpals executed
system.cpu.kern.callpal::rdunique                 206      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15966                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      41555                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4201     28.12%     28.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     614      4.11%     32.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10108     67.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14938                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4162     46.49%     46.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.17%     46.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      614      6.86%     53.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4162     46.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8953                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             588063560000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28706000      0.00%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               823031000      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9918695000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         598833992000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990716                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.411753                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.599344                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1102                      
system.cpu.kern.mode_good::user                  1100                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1222                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1100                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.901800                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.947549                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19658277000      3.28%      3.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         579095122000     96.70%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             80541000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1198821568                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            46794877      6.33%      6.33% # Class of committed instruction
system.cpu.op_class_0::IntAlu               522894383     70.75%     77.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                4883890      0.66%     77.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                480560      0.07%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::MemRead              115842721     15.67%     93.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite              47933701      6.49%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11641      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8596      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               213350      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                739064071                       # Class of committed instruction
system.cpu.quiesceCycles                       629465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       633612260                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6699                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5153235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10306437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2035253733                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2035253733                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2035253733                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2035253733                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117951.534802                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117951.534802                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117951.534802                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117951.534802                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           108                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1171520002                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1171520002                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1171520002                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1171520002                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67894.523442                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67894.523442                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67894.523442                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67894.523442                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4759485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4759485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122038.076923                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122038.076923                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2809485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2809485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72038.076923                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72038.076923                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2030494248                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2030494248                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117942.277416                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117942.277416                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168710517                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168710517                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67885.136908                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67885.136908                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5006894                       # Transaction distribution
system.membus.trans_dist::WriteReq               1164                       # Transaction distribution
system.membus.trans_dist::WriteResp              1164                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       215185                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4748727                       # Transaction distribution
system.membus.trans_dist::CleanEvict           189289                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            129536                       # Transaction distribution
system.membus.trans_dist::ReadExResp           129536                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4748728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        257722                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14240939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14240939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1161661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1164879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15440330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    607501504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    607501504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     37452032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     37458369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               646061825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5280                       # Total snoops (count)
system.membus.snoopTraffic                     337920                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5154815                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001300                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036026                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5148116     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    6699      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5154815                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30552650284                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2094669250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25074390250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      303582976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24782016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          328365120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    303582976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     303582976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13771840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13771840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4743484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          387219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5130705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       215185                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             215185                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506203189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41322263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547525665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506203189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506203189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22963571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22963571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22963571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506203189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41322263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            570489236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4927572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4613382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000626746500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       304522                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       304522                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14763317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4626802                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5130706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4957391                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5130706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4957391                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 132489                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29819                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            817528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            179325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            145604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            495061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            204414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            258456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            199952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            280378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           207034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           280027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           364528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           412920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           242413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           709446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            796471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            173330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            152458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            499987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            199813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            262514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            198079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            301469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             87039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           195828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           276738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           339700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           410109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           703643                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52839156500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24991085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            146555725250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10571.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29321.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4256578                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4014879                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5130706                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4957391                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4838404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  154566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 293481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 304756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 306404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 304794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 304589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 306958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 304723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 304836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 305256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 305595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 304860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 304830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 304803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 304630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 304663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 304897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     92                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1654344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    383.990367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.223961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.230541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       388273     23.47%     23.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       381347     23.05%     46.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       224816     13.59%     60.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       147320      8.91%     69.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       104525      6.32%     75.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        85432      5.16%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57891      3.50%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44722      2.70%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       220018     13.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1654344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       304522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.413313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.135425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.193496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2063      0.68%      0.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          24635      8.09%      8.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        274002     89.98%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2662      0.87%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           559      0.18%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           248      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           105      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            67      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            47      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            23      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            25      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        304522                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       304522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.626929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           278242     91.37%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2456      0.81%     92.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20454      6.72%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1976      0.65%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1194      0.39%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              149      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        304522                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              319885888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8479296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               315364608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               328365184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            317273024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  599725516500                       # Total gap between requests
system.mem_ctrls.avgGap                      59448.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    295256448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24629312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    315364608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 492319291.049424469471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41067639.690886899829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 213.430967151398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525848228.834073305130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4743485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       387219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4957391                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 132911541000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13643949500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       234750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14582590686000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28019.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35235.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    117375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2941585.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5852929320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3110928480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18491429040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13302512280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47341416720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     214722579030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49475589600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       352297384470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.431027                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 126512631500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20025980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 453186919000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5959001160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3167307000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17195840340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12419413560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47342031360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     211079571090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52543480320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       349706644830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.111152                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134665825500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20025980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 445033725000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18380                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18380                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6337                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1613500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2054000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89925733                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              699500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    599403530500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    101369661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        101369661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    101369661                       # number of overall hits
system.cpu.icache.overall_hits::total       101369661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4748727                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4748727                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4748727                       # number of overall misses
system.cpu.icache.overall_misses::total       4748727                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 296126654000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 296126654000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 296126654000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 296126654000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    106118388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    106118388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    106118388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    106118388                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044749                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044749                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044749                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044749                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62359.165730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62359.165730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62359.165730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62359.165730                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4748727                       # number of writebacks
system.cpu.icache.writebacks::total           4748727                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4748727                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4748727                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4748727                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4748727                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 291377927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 291377927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 291377927000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 291377927000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044749                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044749                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044749                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044749                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61359.165730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61359.165730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61359.165730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61359.165730                       # average overall mshr miss latency
system.cpu.icache.replacements                4748727                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    101369661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       101369661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4748727                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4748727                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 296126654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 296126654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    106118388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    106118388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044749                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044749                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62359.165730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62359.165730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4748727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4748727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 291377927000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 291377927000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61359.165730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61359.165730                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           106126548                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4749239                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.346011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         216985503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        216985503                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    160559262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        160559262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    160559262                       # number of overall hits
system.cpu.dcache.overall_hits::total       160559262                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       522061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         522061                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       522061                       # number of overall misses
system.cpu.dcache.overall_misses::total        522061                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34835467500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34835467500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34835467500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34835467500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    161081323                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    161081323                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    161081323                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    161081323                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003241                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66726.814491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66726.814491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66726.814491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66726.814491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       197969                       # number of writebacks
system.cpu.dcache.writebacks::total            197969                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       136394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       136394                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136394                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       385667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       385667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       385667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       385667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25846912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25846912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25846912500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25846912500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87647500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87647500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002394                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67018.729889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67018.729889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67018.729889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67018.729889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 54473.275326                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 54473.275326                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 387219                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    112866760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       112866760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       289031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        289031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19970534500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19970534500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    113155791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    113155791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69094.783951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69094.783951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       256127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       256127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17516961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17516961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87647500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87647500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68391.700211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68391.700211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196960.674157                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196960.674157                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47692502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47692502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       233030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       233030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14864933000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14864933000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     47925532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47925532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63789.782431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63789.782431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       103490                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       103490                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       129540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       129540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1164                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1164                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8329951500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8329951500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64304.087541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64304.087541                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10335                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10335                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1557                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1557                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    120630000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    120630000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.130928                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.130928                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77475.915222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77475.915222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1556                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1556                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    119012500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    119012500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.130844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.130844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76486.182519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76486.182519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11869                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11869                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 599725530500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           161019905                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            388243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            414.740008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         322597387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        322597387                       # Number of data accesses

---------- End Simulation Statistics   ----------
