

================================================================
== Vitis HLS Report for 'compute_add_Pipeline_execute'
================================================================
* Date:           Wed May  7 22:03:00 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        krnl_vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.158 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4098|     4098|  20.490 us|  20.490 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_size_load_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load"   --->   Operation 10 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 11 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 12 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.inc.i" [krnl_vadd.cpp:106]   --->   Operation 14 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 15 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [krnl_vadd.cpp:106]   --->   Operation 16 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [krnl_vadd.cpp:106]   --->   Operation 17 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.66ns)   --->   "%icmp_ln106 = icmp_slt  i32 %i_cast, i32 %size_load_read" [krnl_vadd.cpp:106]   --->   Operation 18 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %compute_add.exit.exitStub, void %for.inc.split.i" [krnl_vadd.cpp:106]   --->   Operation 19 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%add_ln106 = add i31 %i_load, i31 1" [krnl_vadd.cpp:106]   --->   Operation 20 'add' 'add_ln106' <Predicate = (icmp_ln106)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln106 = muxlogic i31 %add_ln106"   --->   Operation 21 'muxlogic' 'muxLogicData_to_store_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln106 = muxlogic i31 %i"   --->   Operation 22 'muxlogic' 'muxLogicAddr_to_store_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.40ns)   --->   "%store_ln106 = store i31 %add_ln106, i31 %i" [krnl_vadd.cpp:106]   --->   Operation 23 'store' 'store_ln106' <Predicate = (icmp_ln106)> <Delay = 0.40>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [krnl_vadd.cpp:106]   --->   Operation 24 'specpipeline' 'specpipeline_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [krnl_vadd.cpp:107]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [krnl_vadd.cpp:106]   --->   Operation 26 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_in1_stream_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_in1_stream_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.57ns)   --->   "%in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [krnl_vadd.cpp:108]   --->   Operation 28 'read' 'in1_stream_read' <Predicate = true> <Delay = 0.57> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_in2_stream_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_in2_stream_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.57ns)   --->   "%in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [krnl_vadd.cpp:108]   --->   Operation 30 'read' 'in2_stream_read' <Predicate = true> <Delay = 0.57> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%add_ln108 = add i32 %in2_stream_read, i32 %in1_stream_read" [krnl_vadd.cpp:108]   --->   Operation 31 'add' 'add_ln108' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln108 = muxlogic i32 %add_ln108"   --->   Operation 32 'muxlogic' 'muxLogicData_to_write_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln108" [krnl_vadd.cpp:108]   --->   Operation 33 'write' 'write_ln108' <Predicate = true> <Delay = 0.71> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.inc.i" [krnl_vadd.cpp:106]   --->   Operation 34 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca           ) [ 010]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
muxLogicCE_to_size_load_read  (muxlogic         ) [ 000]
size_load_read                (read             ) [ 000]
muxLogicData_to_store_ln0     (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln0     (muxlogic         ) [ 000]
store_ln0                     (store            ) [ 000]
br_ln106                      (br               ) [ 000]
MuxLogicAddr_to_i_load        (muxlogic         ) [ 000]
i_load                        (load             ) [ 000]
i_cast                        (zext             ) [ 000]
icmp_ln106                    (icmp             ) [ 010]
br_ln106                      (br               ) [ 000]
add_ln106                     (add              ) [ 000]
muxLogicData_to_store_ln106   (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln106   (muxlogic         ) [ 000]
store_ln106                   (store            ) [ 000]
specpipeline_ln106            (specpipeline     ) [ 000]
speclooptripcount_ln107       (speclooptripcount) [ 000]
specloopname_ln106            (specloopname     ) [ 000]
muxLogicCE_to_in1_stream_read (muxlogic         ) [ 000]
in1_stream_read               (read             ) [ 000]
muxLogicCE_to_in2_stream_read (muxlogic         ) [ 000]
in2_stream_read               (read             ) [ 000]
add_ln108                     (add              ) [ 000]
muxLogicData_to_write_ln108   (muxlogic         ) [ 000]
write_ln108                   (write            ) [ 000]
br_ln106                      (br               ) [ 000]
ret_ln0                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="size_load_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_load_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in1_stream_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_stream_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in2_stream_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_stream_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln108_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="muxLogicCE_to_size_load_read_fu_69">
<pin_list>
<pin id="70" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_size_load_read/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="muxLogicData_to_store_ln0_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="muxLogicAddr_to_store_ln0_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="31" slack="0"/>
<pin id="77" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="MuxLogicAddr_to_i_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="31" slack="0"/>
<pin id="85" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="31" slack="0"/>
<pin id="91" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln106_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="31" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln106_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="31" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="muxLogicData_to_store_ln106_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="0"/>
<pin id="107" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln106/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="muxLogicAddr_to_store_ln106_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="31" slack="0"/>
<pin id="111" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln106/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln106_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="0" index="1" bw="31" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="muxLogicCE_to_in1_stream_read_fu_117">
<pin_list>
<pin id="118" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_in1_stream_read/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="muxLogicCE_to_in2_stream_read_fu_119">
<pin_list>
<pin id="120" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_in2_stream_read/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln108_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="muxLogicData_to_write_ln108_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln108/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="44" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="86" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="99" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="56" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="50" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="40" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 }
 - Input state : 
	Port: compute_add_Pipeline_execute : size_load | {1 }
	Port: compute_add_Pipeline_execute : in1_stream | {2 }
	Port: compute_add_Pipeline_execute : in2_stream | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		i_cast : 2
		icmp_ln106 : 3
		br_ln106 : 4
		add_ln106 : 2
		muxLogicData_to_store_ln106 : 3
		muxLogicAddr_to_store_ln106 : 1
		store_ln106 : 3
	State 2
		muxLogicData_to_write_ln108 : 1
		write_ln108 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln106_fu_99           |    0    |    31   |
|          |           add_ln108_fu_121           |    0    |    32   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln106_fu_93           |    0    |    16   |
|----------|--------------------------------------|---------|---------|
|          |       size_load_read_read_fu_44      |    0    |    0    |
|   read   |      in1_stream_read_read_fu_50      |    0    |    0    |
|          |      in2_stream_read_read_fu_56      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln108_write_fu_62       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |  muxLogicCE_to_size_load_read_fu_69  |    0    |    0    |
|          |    muxLogicData_to_store_ln0_fu_71   |    0    |    0    |
|          |    muxLogicAddr_to_store_ln0_fu_75   |    0    |    0    |
|          |     MuxLogicAddr_to_i_load_fu_83     |    0    |    0    |
| muxlogic |  muxLogicData_to_store_ln106_fu_105  |    0    |    0    |
|          |  muxLogicAddr_to_store_ln106_fu_109  |    0    |    0    |
|          | muxLogicCE_to_in1_stream_read_fu_117 |    0    |    0    |
|          | muxLogicCE_to_in2_stream_read_fu_119 |    0    |    0    |
|          |  muxLogicData_to_write_ln108_fu_128  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |             i_cast_fu_89             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    79   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_132|   31   |
+---------+--------+
|  Total  |   31   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   79   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   79   |
+-----------+--------+--------+
