<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" >

<title>Verilog99题——12-21题 | 1/2顶点</title>
<meta name="description" content="有输入有输出，才是正确的学习方式。">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">

<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous">
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1557234714596">
<!--字体-->
<link href="https://fonts.googleapis.com/css?family=Gloria+Hallelujah|Libre+Barcode+39" rel="stylesheet">
<!--主要CSS-->
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<style type="text/css">
      .tilt{
        margin: 0;
        overflow: hidden;
        width: 100vw;
        height: 100vh;
        background: #49beb7;
        background: linear-gradient(to top left, #4CB8C4 -40%, #2196F3);
        position:fixed;
        top:0;
        left:0;
        z-index: 999 !important;
      }
      .container {
        position: absolute;
        top:0;
        bottom: 0;
        left: 0;
        right: 0;
        width: 250px;
        height: 250px;
        margin: auto;
      }

      .part {
        width: 250px;
        position: absolute;
      }

      .svgpath {
        fill: rgba(145,220,90,0);
        stroke: aqua;
        stroke-width: 1.5px;
        stroke-dasharray: 1000;
        stroke-linecap: round;
        z-index: 2;
      }

      .svgbg {
        fill: rgba(255,255,255,0.2);
        z-index: 1;
       }

      #playload {
        animation: dash 2.5s reverse ease-in-out infinite;
      }

      @keyframes dash {
        to {
          stroke-dashoffset: 2000;
        }
      }</style>


  
    <link rel="stylesheet" href="https://unpkg.com/gitalk/dist/gitalk.css" />
  

  



<script src="https://halftop.github.io/media/dict/js/Vue.js"></script>
<script src="https://halftop.github.io/media/dict/js/JQuery.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
<link rel="stylesheet" href="https://halftop.github.io/media/dict/css/aos.css" />





  </head>
  <body>
    <div class="tilt">
      <div class='container'>
        <svg class='part' x="0px" y="0px" viewBox="0 0 256 256" style="enable-background:new 0 0 256 256;" xml:space="preserve">
          <path class="svgpath" id="playload" d="M189.5,140.5c-6.6,29.1-32.6,50.9-63.7,50.9c-36.1,0-65.3-29.3-65.3-65.3
        c0,0,17,0,23.5,0c10.4,0,6.6-45.9,11-46c5.2-0.1,3.6,94.8,7.4,94.8c4.1,0,4.1-92.9,8.2-92.9c4.1,0,4.1,83,8.1,83
        c4.1,0,4.1-73.6,8.1-73.6c4.1,0,4.1,63.9,8.1,63.9c4.1,0,4.1-53.9,8.1-53.9c4.1,0,4.1,44.1,8.2,44.1c4.1,0,3.1-34.5,7.2-34.5
        c4.1,0,3.1,24.6,7.2,24.6c4.1,0,2.5-14.5,5.2-14.5c2.2,0,0.8,5.1,4.2,4.9c0.4,0,13.1,0,13.1,0c0-34.4-27.9-62.3-62.3-62.3
        c-27.4,0-50.7,17.7-59,42.3" />

          <path class="svgbg" d="M61,126c0,0,16.4,0,23,0c10.4,0,6.6-45.9,11-46c5.2-0.1,3.6,94.8,7.4,94.8c4.1,0,4.1-92.9,8.2-92.9
        c4.1,0,4.1,83,8.1,83c4.1,0,4.1-73.6,8.1-73.6c4.1,0,4.1,63.9,8.1,63.9c4.1,0,4.1-53.9,8.1-53.9c4.1,0,4.1,44.1,8.2,44.1
        c4.1,0,3.1-34.5,7.2-34.5c4.1,0,3.1,24.6,7.2,24.6c4.1,0,2.5-14.5,5.2-14.5c2.2,0,0.8,5.1,4.2,4.9c0.4,0,22.5,0,23,0" />
        </svg></div> 
    </div>
    <div id="app" class="main">

      <div class="sidebar" :class="{ 'full-height': menuVisible }">

  <div class="overlay"></div>
  <div class="top-container" data-aos="fade-right">
    <!--头像-->
    <div class="top-header-container">
      <a class="site-title-container" href="https://halftop.github.io">
        <img src="https://halftop.github.io/images/avatar.png?v=1557234714596" class="site-logo">
      </a>
      <h1 class="site-title">
            1/2顶点
            <p></p>
        </h1>
    </div>
    <!--导航-->
    <div class="top-header-nav">


      
        
          <a href="/" class="site-nav">
            首页
          </a>
        
      
        
          <a href="/archives" class="site-nav">
            归档
          </a>
        
      
        
          <a href="/tags" class="site-nav">
            标签
          </a>
        
      
        
          <a href="/post/about" class="site-nav">
            关于
          </a>
        
      
    </div>
    <div class="icons">
        <ul>
          <li v-for="(le,index) in alin.like">
            <a :href="le.aim" :alt="le.alt">
              <img :src="le.src" />
            </a>
          </li>
        </ul>
    </div> 

  </div>


  <div class="bottom-container" data-aos="flip-up" data-aos-offset="0">
      <div class="site-footer">
          <div class="tt">Stop learning,do it!</div>

      </div>
      <div class="site-description">
          <p><a href="#">有输入有输出，才是正确的学习方式。</a></p>
          <p>
            
            <span>&nbsp;</span>
            Powered by <a href="https://gridea.dev">Gridea</a>
            <span>•</span>Theme <a href="http://www.itaolaity.com/">Alin</a>
          </p>
      </div>
  </div>
</div>



      <div class="main-container">
        <div class="content-container" data-aos="fade-up">
          <div class="post-detail">
            <h2 class="post-title">Verilog99题——12-21题</h2>
            <div class="post-date">2019-04-02</div>
            
              <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/03/5ccba1c4e9d0a.jpg')">
              </div>
            
            <div class="post-content">
              <h2 id="前言">前言</h2>
<p>1-7题是数字电路基础；
8-21题是组合逻辑相关；
这篇把剩下的组合逻辑相关的题目全部写完。</p>
 <!-- more --> 
<!-- TOC -->
<ul>
<li><a href="#%E5%89%8D%E8%A8%80">前言</a>
<ul>
<li><a href="#%E9%A2%98%E7%9B%AE012">题目012</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0">verilog描述</a></li>
<li><a href="#%E6%80%9D%E8%B7%AF%E5%8F%8A%E7%94%B5%E8%B7%AF%E5%9B%BE">思路及电路图</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE013">题目013</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-1">verilog描述</a></li>
<li><a href="#%E9%97%A8%E7%BA%A7%E7%94%B5%E8%B7%AF%E5%9B%BE">门级电路图</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE014">题目014</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-2">verilog描述</a></li>
<li><a href="#%E6%80%9D%E8%B7%AF%E5%8F%8A%E7%94%B5%E8%B7%AF%E5%9B%BE-1">思路及电路图</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE015">题目015</a>
<ul>
<li><a href="#%E6%80%9D%E8%B7%AF">思路</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-3">verilog描述</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE016">题目016</a>
<ul>
<li><a href="#%E6%B3%A8%E6%84%8F">注意</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-4">verilog描述</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE017">题目017</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-5">verilog描述</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE018">题目018</a>
<ul>
<li><a href="#%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86">基础知识</a></li>
<li><a href="#%E6%80%9D%E8%B7%AF-1">思路</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-6">verilog描述</a></li>
<li><a href="#testbench">testbench</a></li>
<li><a href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C">仿真结果</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE019">题目019</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-7">verilog描述</a></li>
<li><a href="#%E6%B3%A8%E6%84%8F-1">注意</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE020">题目020</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-8">verilog描述</a></li>
<li><a href="#%E9%99%84%E5%8A%A0%E9%A2%98">附加题</a></li>
</ul>
</li>
<li><a href="#%E9%A2%98%E7%9B%AE021">题目021</a>
<ul>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0-9">verilog描述</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<!-- /TOC -->
<h3 id="题目012">题目012</h3>
<p><strong>012.设计1bit全加器，采用verilog描述并画出门级电路图。</strong></p>
<h4 id="verilog描述">verilog描述</h4>
<pre><code class="language-v">module full_adder(
	input	a,b,cin,
	output	out,cout
);

assign {cout,out} = a + b + cin;

//assign out = a^b^cin;
//assign cout = a&amp;b|b&amp;cin|a&amp;cin;

endmodule
</code></pre>
<h4 id="思路及电路图">思路及电路图</h4>
<center>
    <img src="https://i.loli.net/2019/04/25/5cc1ced1dd7bf.png" alt="思路及电路图" title="思路及电路图" width="500
    ">
</center>
<h3 id="题目013">题目013</h3>
<p><strong>013.设计2-4译码器。采用verilog描述并画出门级电路图。</strong></p>
<h4 id="verilog描述-2">verilog描述</h4>
<pre><code class="language-v">module decoder2_4(
	input		[1:0]	a,
	output	reg	[3:0]	b
);
always @ (*)
	case(a)
		2'b00:b=4'b1110;
		2'b01:b=4'b1101;
		2'b10:b=4'b1011;
		2'b11:b=4'b0111;
		default:b=4'b1111;
	endcase
endmodule
</code></pre>
<h4 id="门级电路图">门级电路图</h4>
<p>电路图在下面，因为反相器、与非门和或非门是cmos集成电路的基本单元，所以选择了这样的实现形式。</p>
<figure class="half">
	<img src="https://i.loli.net/2019/04/25/5cc1cef303097.png" alt="卡诺图化简" title="卡诺图化简" width="220">
	<img src="https://i.loli.net/2019/04/25/5cc1cefe5b34f.jpg" alt="2-4译码器门级电路图" title="2-4译码器门级电路图">
</figure>
<h3 id="题目014">题目014</h3>
<p><strong>014.设计BCD译码器，输入0~9。采用verilog描述并画出门级电路图。</strong></p>
<h4 id="verilog描述-3">verilog描述</h4>
<pre><code class="language-v">module BCD_Decoder(
	input		[3:0]	A,
	//output	reg	[9:0]	Y_L
	output		[9:0]	Y_L
);

always @ (*)
	case(A)
		4'd0:Y_L=10'b11_1111_1110;
		4'd1:Y_L=10'b11_1111_1101;
		4'd2:Y_L=10'b11_1111_1011;
		4'd3:Y_L=10'b11_1111_0111;
		4'd4:Y_L=10'b11_1110_1111;
		4'd5:Y_L=10'b11_1101_1111;
		4'd6:Y_L=10'b11_1011_1111;
		4'd7:Y_L=10'b11_0111_1111;
		4'd8:Y_L=10'b10_1111_1111;
		4'd9:Y_L=10'b01_1111_1111;
		default:Y_L=10'b11_1111_1111;
	endcase
/*
assign Y_L[0] = ~(~A[3] &amp; ~A[2] &amp; ~A[1] &amp; ~A[0]);
assign Y_L[1] = ~(~A[3] &amp; ~A[2] &amp; ~A[1] &amp; A[0]);
assign Y_L[2] = ~(~A[3] &amp; ~A[2] &amp; A[1]  &amp; ~A[0]);
assign Y_L[3] = ~(~A[3] &amp; ~A[2] &amp; A[1]  &amp; A[0]);
assign Y_L[4] = ~(~A[3] &amp; A[2]  &amp; ~A[1] &amp; ~A[0]);
assign Y_L[5] = ~(~A[3] &amp; A[2]  &amp; ~A[1] &amp; A[0]);
assign Y_L[6] = ~(~A[3] &amp; A[2]  &amp; A[1]  &amp; ~A[0]);
assign Y_L[7] = ~(~A[3] &amp; A[2]  &amp; A[1]  &amp; A[0]);
assign Y_L[8] = ~(A[3]  &amp; ~A[2] &amp; ~A[1] &amp; ~A[0]);
assign Y_L[9] = ~(A[3]  &amp; ~A[2] &amp; ~A[1] &amp; A[0]);
*/
endmodule
</code></pre>
<h4 id="思路及电路图-2">思路及电路图</h4>
<figure class="third">
    <img src="https://i.loli.net/2019/04/25/5cc1cf28606f4.png" alt="BCD译码器功能表" title="BCD译码器功能表">
    <img src="https://i.loli.net/2019/04/25/5cc1cf9069464.jpg" alt="门级电路图" title="门级电路图">
    <img src="https://i.loli.net/2019/04/25/5cc1cf4c6a932.png" alt="Vivado综合的门级电路图" title="Vivado综合的门级电路图">
</figure>
<h3 id="题目015">题目015</h3>
<p><strong>用verilog设计8bit奇偶校验电路。</strong></p>
<h4 id="思路">思路</h4>
<p>这道题照抄答案：</p>
<ol>
<li>奇校验的含义：原数和校验位中共有奇数个1</li>
<li>偶校验的含义：原数和校验位中共有偶数个1</li>
<li>logic[7:0] data；则data自异或的结果为：若data中有奇数个1，则^data = 1；若data中有偶数个1，则^data = 0。对于这一点，可以这么理解：若有奇数个1，则有奇数个0，所以<code>^data = （奇数个1逐位异或的结果） ^ （奇数个0逐位异或的结果） = 1 ^ 0 = 1</code>；若有偶数个1，则有偶数个0，所以<code>^data = （偶数个1逐位异或的结果） ^ （偶数个0逐位异或的结果） = 0 ^ 0 =0</code>。</li>
</ol>
<h4 id="verilog描述-4">verilog描述</h4>
<pre><code class="language-v">module odd_even_check(
	input [7:0] din;
	output 		dout_even;
	output 		dout_odd;
);

assign dout_odd = ^din;        //奇校验位
assign dout_even = ~dout_odd;    //偶校验位

endmodule
</code></pre>
<h3 id="题目016">题目016</h3>
<p><strong>用verilog描述一个多路复用器，输入的通道数目N，每一路的位宽为M。</strong></p>
<h4 id="注意">注意</h4>
<p>Verilog不允许在端口定义二维数组。</p>
<h4 id="verilog描述-5">verilog描述</h4>
<p>思路大概就是这样，但是这个仿真没做通，还不确定是否正确。</p>
<pre><code class="language-v">module test
#(
	parameter N	= 8,
	parameter M	= 8
)
(
	input	[N*M-1:0]	i_data,
	input	[clogb2(N):0]	i_sel,
	output	[M-1:0]	o_data
);

assign o_data = i_data[(M*i_sel)+:M];

function integer clogb2 (input integer depth);
	begin
		for(clogb2=0; depth&gt;0; clogb2=clogb2+1)
		depth = depth &gt;&gt; 1;
	end
endfunction
endmodule
</code></pre>
<h3 id="题目017">题目017</h3>
<p>第十七题.用Verilog实现 <code>z = abs(x - y)</code></p>
<ol>
<li>x和y是8bit无符号数</li>
<li>x和y是8bit有符号数(2补码)</li>
</ol>
<h4 id="verilog描述-6">verilog描述</h4>
<p>无符号数：</p>
<pre><code class="language-v">module abs(
    input   [7:0]   i_x,
    input   [7:0]   i_y,
    output [7:0]   o_z
    );

assign  o_z= (i_x &gt; i_y) ? (i_x - i_y) : (i_y - i_x);

endmodule
</code></pre>
<p>有符号数：这里有大神提了问题——两个减法器的mux，和一个减法一个abs，哪个逻辑面积更小？可以用工具跑跑看。（待解决）</p>
<ol>
<li>两个减法器的mux:</li>
</ol>
<pre><code class="language-v">module abs(
    input  signed [7:0]   i_x,
    input  signed [7:0]   i_y,
    output        [8:0]   o_z
    );

wire   signed [8:0]   z_r;
assign  z_r = (i_x &gt; i_y) ? (i_x - i_y) : (i_y - i_x);

assign  o_z = z_r;

endmodule
</code></pre>
<ol start="2">
<li>一个减法器、一个abs：若有符号数为负数则有<code>|A|=~A+1</code></li>
</ol>
<pre><code class="language-v">module abs(
    input  signed [7:0]   i_x,
    input  signed [7:0]   i_y,
    output        [8:0]   o_z
    );

wire   signed [8:0]   dout_r;
assign  dout_r = i_x - i_y;

assign  o_z = (dout_r[8] == 1'b1)? (~dout_r + 1'b1):dout_r;

endmodule
</code></pre>
<h3 id="题目018">题目018</h3>
<p><strong>018.用Verilog实现取整函数（ceil、floor、round）。以5bit为例，小数部分1位，取整后保留4bit。</strong></p>
<blockquote>
<p>wire [4:0] data;<br>
wire [3:0] data_ceil;<br>
wire [3:0] data_floor;<br>
wire [3:0] data_round;</p>
</blockquote>
<h4 id="基础知识">基础知识</h4>
<p>floor(x)，表示不超过x的整数中最大的一个。朝负无穷方向取整。<br>
ceil(x)，表示不小于x的整数中最小的一个。朝正无穷方向取整。<br>
round(x)四舍五入到最近的整数。</p>
<h4 id="思路-2">思路</h4>
<p>data为有符号数（2补码），只有1bit的小数位，精度有限，所以假设data都是小数，例如整数部分是7，则data只能表示大于7.5或小于7.5的小数，不表示整数7。<br>
floor——非负取整即可，负数取整减一；<br>
ceil——正数，取整+1，非正数取整即可；<br>
round——小数位为1，取整+1；小数位为0，取整即可。</p>
<h4 id="verilog描述-7">verilog描述</h4>
<pre><code class="language-v">module test18(
    input   [4:0] data      ,
    output  [3:0] data_ceil ,
    output  [3:0] data_floor,
    output  [3:0] data_round
    );
    assign data_ceil = data[4] == 1'b0 ? {1'b0,data[3:1]+1'b1} : data[4:1];
    assign data_floor = data[4] == 1'b0 ? data[4:1] : data[4:1]-1'b1;
    assign data_round = data[0] == 1'b0 ? data[4:1] : data[4:1]+1'b1;
endmodule
</code></pre>
<h4 id="testbench">testbench</h4>
<pre><code class="language-v">module tb18(    );

reg             [4:0] data      ;
wire            [3:0] data_ceil ;
wire            [3:0] data_floor;
wire            [3:0] data_round;

reg signed [3:0] data_int = -4'sd8;
reg              data_dec = 1'b1;

initial
fork
  repeat(15) #20 data_int = data_int + 2'sd1;
  repeat(30) #10 data_dec = ~ data_dec;
join

always @ (*) data = {data_int,data_dec};

test18 int_get(
  .data        ( data      ),
  .data_ceil   ( data_ceil ),
  .data_floor  ( data_floor),
  .data_round  ( data_round)
);

endmodule
</code></pre>
<h4 id="仿真结果">仿真结果</h4>
<p>仿真结果见图，其中有两处溢出，分别在data_floor最左和data_ceil最右。本题限定条件下无法解决（增加位宽即可）。</p>
<center>
    <img src="https://i.loli.net/2019/04/25/5cc1cfc7986c1.jpg" alt="仿真结果" title="仿真结果">
</center>
<h3 id="题目019">题目019</h3>
<p>第十九题.用verilog实现乘法<code>y = a * b</code><br>
a和b都是8bit，考虑三种情况：</p>
<ol>
<li>都是无符号数</li>
<li>都是有符号数</li>
<li>a是有符号数，b是无符号数</li>
</ol>
<h4 id="verilog描述-8">verilog描述</h4>
<pre><code class="language-v">//1)
module test19(
    input       [ 7:0]  i_a     ,
    input       [ 7:0]  i_b     ,
    output      [15:0]  o_y
    );

    assign o_y = i_a * i_b;
endmodule
</code></pre>
<pre><code class="language-v">//2)
module test19(
    input    signed   [ 7:0]  i_a     ,
    input    signed   [ 7:0]  i_b     ,
    output   signed   [14:0]  o_y
    );

    assign o_y = i_a * i_b;
endmodule
</code></pre>
<pre><code class="language-v">//3)
module test19(
    input    signed   [ 7:0]  i_a     ,
    input             [ 7:0]  i_b     ,
    output   signed   [15:0]  o_y
    );
    wire    signed  [8:0]   b_r;
    assign b_r = {1'b0,i_b};

    assign o_y = i_a * b_r;
endmodule
</code></pre>
<h4 id="注意-2">注意</h4>
<p>第3小问若直接用<code>$signed()</code>机制（即<code>assign o_y = i_a * $signed(i_b);</code>）的话，计算结果并不同，比如：a为127，b为255，y=127*255=32385；使用<code>$signed()</code>的话，<code>y=127*$signed(255)=127*(-1)=-127</code>。要注意两者的区别。可以按照如下方法：</p>
<pre><code class="language-v"> module test19(
    input    signed   [ 7:0]  i_a     ,
    input             [ 7:0]  i_b     ,
    output   signed   [15:0]  o_y
    );
    assign o_y = i_a * $signed({1'b0,i_b});
endmodule
</code></pre>
<h3 id="题目020">题目020</h3>
<p><strong>020.输入一个8bit数，统计其中1的个数。</strong></p>
<h4 id="verilog描述-9">verilog描述</h4>
<pre><code class="language-v">module test_20(
	input 	[7:0]	i_data,
	output	[2:0]	o_count
);
assign o_count = ( ( (i_data[0] + i_data[1]) + (i_data[2] + i_data[3]) ) + ( (i_data[4] +  i_data[5]) + (i_data[6] + i_data[7]) ) );

endmodule
</code></pre>
<h4 id="附加题">附加题</h4>
<p><strong>本题至少使用多少个1bit全加器</strong></p>
<p>下图使用八个1来说明。</p>
<center>
    <img src="https://i.loli.net/2019/04/25/5cc1d0100827f.png" alt="全加器计数" title="全加器计数" width="300">
</center>
<h3 id="题目021">题目021</h3>
<p><strong>021.求三个数的最大值：</strong></p>
<blockquote>
<p>y = max(a,b,c)<br>
wire [3:0] a,b,c;</p>
</blockquote>
<h4 id="verilog描述-10">verilog描述</h4>
<pre><code class="language-v">module test21(
    input   signed [3:0] a,b,c,
    output  reg [3:0] max
    );
    always @ (*) begin
        if (a &gt;= b &amp;&amp; a &gt;= c)
            max = a;
        else if (b &gt;= a &amp;&amp; b &gt;= c)
            max = b;
        else if (c &gt;= b &amp;&amp; c &gt;= a)
            max = c;
        else
            max = max;
    end
endmodule
</code></pre>

            </div>
            
              <div class="tag-container">
                
                  <a href="https://halftop.github.io/tag/9rG5j0Nww" class="tag">
                    FPGA
                  </a>
                
                  <a href="https://halftop.github.io/tag/ADa051R6R" class="tag">
                    Verilog HDL
                  </a>
                
                  <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="tag">
                    学习笔记
                  </a>
                
              </div>
            
            
              <div class="next-post">
                <div class="next">下一篇</div>
                <a href="https://halftop.github.io/post/verilog99_10">
                  <h3 class="post-title">
                    verilog99题——10题
                  </h3>
                </a>
              </div>
            

            
              
                <div id="gitalk-container" data-aos="fade-in"></div>
              

              
            

          </div>

        </div>
      </div>
    </div>

    <footer>
	<div class="foo-con">
    	<p><a href="#">有输入有输出，才是正确的学习方式。</a></p>
      	<p>
	        
	        <span>&nbsp;</span>
	        Powered by <a href="https://gridea.dev">Gridea</a>
	        <span>•</span>Theme <a href="http://www.itaolaity.com/">Alin</a>
     	</p>
    </div>
</footer>



<script src="https://halftop.github.io/media/dict/js/aos.js"></script>

<!--Self-->
<script>
    $(window).on('load',function(){ 
  　　$('.tilt').fadeOut(1000);
　　}); 
</script>


<script type="application/javascript">

/*动画初始化*/
AOS.init(
  {
  offset: 200,
  duration: 600,
  easing: 'ease-in-sine',
  delay: 100,
  }
);

/*代码高亮*/
hljs.initHighlightingOnLoad()

var app = new Vue({
  el: '#app',
  data: {
    menuVisible:false,
    alin:{
      like:[
          {
            "alt":"我的博客",
            "aim":"https://halftop.github.io",
            "src":"http://itaolaity.com/20190429220545.png"
          },
          {
            "alt":"GitHub",
            "aim":"https://github.com/halftop",
            "src":"http://itaolaity.com/20190429220612.png"
          },
          {
            "alt":"Email",
            "aim":"mailto:yu.zh@live.com",
            "src":"http://itaolaity.com/20190429220636.png"
          }
      ]
    }
  }
});

</script>




  
  
    <script src="https://unpkg.com/gitalk/dist/gitalk.min.js"></script>
    <script>

      var gitalk = new Gitalk({
        clientID: '42b8247150af6c920554',
        clientSecret: 'ea9863ece62308a1854e39455221fa1ace6f8cd6',
        repo: 'halftop.github.io',
        owner: 'halftop',
        admin: ['halftop'],
        id: location.pathname,      // Ensure uniqueness and length less than 50
        distractionFreeMode: false  // Facebook-like distraction free mode
      })

      gitalk.render('gitalk-container')

    </script>
  

  




    <script>
      //添加SVG代码
      var svg = '<svg xmlns="http://www.w3.org/2000/svg" width="100%" height="14" viewBox="20"><g fill="none" fill-rule="evenodd" transform="translate(1 1)"><circle cx="6" cy="6" r="6" fill="#FF5F56" stroke="#E0443E" stroke-width=".5"></circle><circle cx="26" cy="6" r="6" fill="#FFBD2E" stroke="#DEA123" stroke-width=".5"></circle><circle cx="46" cy="6" r="6" fill="#27C93F" stroke="#1AAB29" stroke-width=".5"></circle></g></svg>';
      var code = document.querySelectorAll(".post-content pre code");
      for(var i=0; i<code.length; i++){
          code[i].insertAdjacentHTML("beforebegin", svg);
      }
      //注册添加Class
      $('.post-detail h1,h2,h3,h4,h5').addClass("iconfont");


    </script>
  </body>
</html>
