Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Mar 24 16:04:05 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file MNIST_Solver_timing_summary_routed.rpt -pb MNIST_Solver_timing_summary_routed.pb -rpx MNIST_Solver_timing_summary_routed.rpx -warn_on_violation
| Design       : MNIST_Solver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0                23239        0.030        0.000                      0                23239        3.500        0.000                       0                  4541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.109        0.000                      0                23239        0.030        0.000                      0                23239        3.500        0.000                       0                  4541  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.518ns (6.977%)  route 6.907ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.647     5.064    C1/clock_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  C1/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  C1/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.907    12.489    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[20]
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.578    12.737    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.258    12.995    
                         clock uncertainty           -0.035    12.959    
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    12.597    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.518ns (6.977%)  route 6.907ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.647     5.064    C1/clock_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  C1/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  C1/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.907    12.489    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[21]
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.578    12.737    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.258    12.995    
                         clock uncertainty           -0.035    12.959    
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    12.597    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.518ns (6.977%)  route 6.907ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.647     5.064    C1/clock_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  C1/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  C1/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.907    12.489    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[22]
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.578    12.737    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.258    12.995    
                         clock uncertainty           -0.035    12.959    
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    12.597    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.518ns (6.977%)  route 6.907ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.647     5.064    C1/clock_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  C1/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  C1/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.907    12.489    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[23]
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.578    12.737    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.258    12.995    
                         clock uncertainty           -0.035    12.959    
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    12.597    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.518ns (6.980%)  route 6.904ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.644     5.061    C1/clock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  C1/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  C1/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.904    12.483    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.595    12.753    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.265    13.019    
                         clock uncertainty           -0.035    12.983    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    12.621    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.518ns (6.980%)  route 6.904ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.644     5.061    C1/clock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  C1/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  C1/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.904    12.483    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.595    12.753    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.265    13.019    
                         clock uncertainty           -0.035    12.983    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    12.621    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.518ns (7.010%)  route 6.871ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.647     5.064    C1/clock_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  C1/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  C1/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.871    12.453    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.578    12.737    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.258    12.995    
                         clock uncertainty           -0.035    12.959    
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    12.597    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[2][2][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.518ns (7.010%)  route 6.871ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 12.737 - 8.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.647     5.064    C1/clock_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  C1/kernel_in_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  C1/kernel_in_reg[2][2][17]/Q
                         net (fo=78, routed)          6.871    12.453    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.578    12.737    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y42          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.258    12.995    
                         clock uncertainty           -0.035    12.959    
    DSP48_X1Y42          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    12.597    C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.518ns (6.991%)  route 6.891ns (93.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.644     5.061    C1/clock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  C1/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  C1/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.891    12.470    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[21]
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.595    12.753    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.265    13.019    
                         clock uncertainty           -0.035    12.983    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    12.621    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 C1/kernel_in_reg[1][0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.518ns (6.997%)  route 6.885ns (93.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.644     5.061    C1/clock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  C1/kernel_in_reg[1][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  C1/kernel_in_reg[1][0][17]/Q
                         net (fo=78, routed)          6.885    12.464    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[24]
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    C9                                                0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.869     8.869 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.067    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        1.595    12.753    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y37          DSP48E1                                      r  C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.265    13.019    
                         clock uncertainty           -0.035    12.983    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    12.621    C1/conv_channels_gen[3].kernel/M1_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MP/out_data_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.504%)  route 0.268ns (65.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.566     1.631    MP/clock_IBUF_BUFG
    SLICE_X29Y103        FDRE                                         r  MP/out_data_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  MP/out_data_reg[2][4]/Q
                         net (fo=1, routed)           0.268     2.040    obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y41         RAMB18E1                                     r  obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.882     2.203    obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.714    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.010    obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MP/out_data_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.158%)  route 0.255ns (60.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.570     1.635    MP/clock_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  MP/out_data_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     1.799 r  MP/out_data_reg[2][16]/Q
                         net (fo=1, routed)           0.255     2.054    obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB18_X0Y41         RAMB18E1                                     r  obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.882     2.203    obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.714    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.010    obuf_gen[2].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.345%)  route 0.253ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.565     1.630    MP/clock_IBUF_BUFG
    SLICE_X12Y114        FDRE                                         r  MP/out_data_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.164     1.794 r  MP/out_data_reg[4][6]/Q
                         net (fo=1, routed)           0.253     2.047    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.873     2.194    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.705    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.001    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MP/out_data_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[5].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.619%)  route 0.222ns (63.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.566     1.631    MP/clock_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  MP/out_data_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.128     1.759 r  MP/out_data_reg[5][2]/Q
                         net (fo=1, routed)           0.222     1.981    obuf_gen[5].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y46         RAMB18E1                                     r  obuf_gen[5].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.873     2.194    obuf_gen[5].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  obuf_gen[5].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.684    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.927    obuf_gen[5].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.135%)  route 0.266ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.565     1.630    MP/clock_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  MP/out_data_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.164     1.794 r  MP/out_data_reg[4][2]/Q
                         net (fo=1, routed)           0.266     2.060    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.873     2.194    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.705    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.001    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.829%)  route 0.270ns (62.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.565     1.630    MP/clock_IBUF_BUFG
    SLICE_X12Y114        FDRE                                         r  MP/out_data_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.164     1.794 r  MP/out_data_reg[4][7]/Q
                         net (fo=1, routed)           0.270     2.064    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.873     2.194    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.705    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.001    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.147%)  route 0.277ns (62.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.565     1.630    MP/clock_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  MP/out_data_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.164     1.794 r  MP/out_data_reg[4][1]/Q
                         net (fo=1, routed)           0.277     2.072    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.873     2.194    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.705    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.001    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.103%)  route 0.278ns (62.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.566     1.631    MP/clock_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  MP/out_data_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164     1.795 r  MP/out_data_reg[4][3]/Q
                         net (fo=1, routed)           0.278     2.073    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.873     2.194    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.705    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.001    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MP/out_data_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.660%)  route 0.283ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.566     1.631    MP/clock_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  MP/out_data_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164     1.795 r  MP/out_data_reg[4][15]/Q
                         net (fo=1, routed)           0.283     2.079    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.873     2.194    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y47         RAMB18E1                                     r  obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.489     1.705    
    RAMB18_X0Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.001    obuf_gen[4].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MP/out_data_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            obuf_gen[3].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.605%)  route 0.253ns (66.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.566     1.631    MP/clock_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  MP/out_data_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.128     1.759 r  MP/out_data_reg[3][11]/Q
                         net (fo=1, routed)           0.253     2.012    obuf_gen[3].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X0Y43         RAMB18E1                                     r  obuf_gen[3].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clock_IBUF_BUFG_inst/O
                         net (fo=4540, routed)        0.881     2.202    obuf_gen[3].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y43         RAMB18E1                                     r  obuf_gen[3].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.692    
    RAMB18_X0Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.242     1.934    obuf_gen[3].mp_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y69   conv_2_obuf_gen[0].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y69   conv_2_obuf_gen[0].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y70   conv_2_obuf_gen[10].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y70   conv_2_obuf_gen[10].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y58   conv_2_obuf_gen[11].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y58   conv_2_obuf_gen[11].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y68   conv_2_obuf_gen[12].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y68   conv_2_obuf_gen[12].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y71   conv_2_obuf_gen[13].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y71   conv_2_obuf_gen[13].c2_obuf/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y169  C2/conv_channels_gen[1].kernel_weights_reg[1][1][0][17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y170  C2/conv_channels_gen[1].sums_reg[1][10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y170  C2/conv_channels_gen[1].sums_reg[1][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y169  C2/conv_channels_gen[1].sums_reg[1][4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y169  C2/conv_channels_gen[1].sums_reg[1][5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y169  C2/conv_channels_gen[1].sums_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y169  C2/conv_channels_gen[1].sums_reg[1][7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y170  C2/conv_channels_gen[1].sums_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y170  C2/conv_channels_gen[1].sums_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y179  C2/conv_channels_gen[4].kernel/psdsp_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y101  C1/cell_col_offset_old_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y101  C1/cell_col_offset_old_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y101  C1/cell_col_offset_old_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y101  C1/cell_col_offset_old_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y101  C1/cell_col_offset_old_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y103  C1/cell_col_old_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y103  C1/cell_col_old_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y103  C1/cell_col_old_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y103  C1/cell_col_old_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y100  C1/cell_row_offset_old_reg[0]/C



