
*** Running vivado
    with args -log zed_myFuncAccel_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zed_myFuncAccel_1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zed_myFuncAccel_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/toolsViv/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/toolsViv/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/toolsViv/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/toolsViv/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top zed_myFuncAccel_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20275 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1478.004 ; gain = 16.895 ; free physical = 163 ; free virtual = 4189
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zed_myFuncAccel_1_0' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_myFuncAccel_1_0/synth/zed_myFuncAccel_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'a0_myFuncAccel' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel.v:12]
INFO: [Synth 8-6157] synthesizing module 'a0_Block_codeRepl49_pro' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Block_codeRepl49_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Block_codeRepl49_pro.v:123]
INFO: [Synth 8-6155] done synthesizing module 'a0_Block_codeRepl49_pro' (1#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Block_codeRepl49_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_Loop_sizeLoop_proc' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Loop_sizeLoop_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state40 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Loop_sizeLoop_proc.v:100]
INFO: [Synth 8-6157] synthesizing module 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_myFuncAccel_ap_fadd_3_full_dsp_32' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_myFuncAccel_ap_fadd_3_full_dsp_32' (19#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1' (20#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_myFuncAccel_ap_fmul_2_max_dsp_32' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_myFuncAccel_ap_fmul_2_max_dsp_32' (28#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1' (29#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_myFuncAccel_fcmp_32ns_32ns_1_1_1' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel_fcmp_32ns_32ns_1_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'a0_myFuncAccel_ap_fcmp_0_no_dsp_32' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'a0_myFuncAccel_ap_fcmp_0_no_dsp_32' (33#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/ip/a0_myFuncAccel_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_myFuncAccel_fcmp_32ns_32ns_1_1_1' (34#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel_fcmp_32ns_32ns_1_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Loop_sizeLoop_proc.v:1658]
INFO: [Synth 8-6155] done synthesizing module 'a0_Loop_sizeLoop_proc' (35#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Loop_sizeLoop_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d2_A' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d2_A_shiftReg' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d2_A_shiftReg' (36#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d2_A' (37#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_fifo_w32_d2_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element Block_codeRepl49_pro_U0_ap_ready_count_reg was removed.  [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel.v:757]
WARNING: [Synth 8-6014] Unused sequential element Loop_sizeLoop_proc_U0_ap_ready_count_reg was removed.  [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel.v:765]
INFO: [Synth 8-6155] done synthesizing module 'a0_myFuncAccel' (38#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_myFuncAccel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zed_myFuncAccel_1_0' (39#1) [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_myFuncAccel_1_0/synth/zed_myFuncAccel_1_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.754 ; gain = 134.645 ; free physical = 304 ; free virtual = 4156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.754 ; gain = 134.645 ; free physical = 306 ; free virtual = 4159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.754 ; gain = 134.645 ; free physical = 306 ; free virtual = 4159
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_myFuncAccel_1_0/constraints/a0_myFuncAccel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_myFuncAccel_1_0/constraints/a0_myFuncAccel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.runs/zed_myFuncAccel_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.runs/zed_myFuncAccel_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1878.695 ; gain = 0.000 ; free physical = 123 ; free virtual = 3809
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDE => FDRE: 12 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.695 ; gain = 0.000 ; free physical = 121 ; free virtual = 3807
Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1879.695 ; gain = 1.000 ; free physical = 132 ; free virtual = 3806
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1879.695 ; gain = 418.586 ; free physical = 233 ; free virtual = 3912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1879.695 ; gain = 418.586 ; free physical = 233 ; free virtual = 3913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.runs/zed_myFuncAccel_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1879.695 ; gain = 418.586 ; free physical = 235 ; free virtual = 3915
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'threshold_read_reg_628_reg[31:0]' into 'threshold_load_to_in_reg_633_reg[31:0]' [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/0a54/hdl/verilog/a0_Loop_sizeLoop_proc.v:525]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs6_fu_504_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_408_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1879.695 ; gain = 418.586 ; free physical = 230 ; free virtual = 3918
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1:/a0_myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1:/a0_myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1:/a0_myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1:/a0_myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1:/a0_myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1:/a0_myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1:/a0_myFuncAccel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1:/a0_myFuncAccel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1:/a0_myFuncAccel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1:/a0_myFuncAccel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fcmp_32ns_32ns_1_1_1_U15/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_504_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_408_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[31]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[31]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[31]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[23]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[24]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[25]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[26]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[27]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[28]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[29]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[30]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[0]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[1]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[2]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[3]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[4]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[5]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[6]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[7]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[8]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[9]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[10]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[11]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[12]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[13]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[14]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[15]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[16]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[17]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[18]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[19]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[20]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[21]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/din0_buf1_reg[22]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[23]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[24]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[25]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[26]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[27]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[28]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[29]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[30]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[0]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[1]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[2]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[3]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[4]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[5]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[6]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[7]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[8]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[9]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[10]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[11]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[12]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[13]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[14]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[15]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[16]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[17]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[18]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[19]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[20]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[21]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/din0_buf1_reg[22]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[23]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[24]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[25]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[26]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[27]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[28]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[29]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[30]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[0]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[1]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[2]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[3]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[4]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[5]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[6]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[7]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[8]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[9]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[10]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[11]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[12]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[13]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[14]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[15]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[16]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[17]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[18]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[19]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[20]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[21]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/din0_buf1_reg[22]' (FDE) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13/ce_r_reg' (FD) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12/ce_r_reg' (FD) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11/ce_r_reg' (FD) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10/ce_r_reg' (FD) to 'inst/Loop_sizeLoop_proc_U0/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14/ce_r_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\tmp_i_i_8_reg_900_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_sizeLoop_proc_U0/\myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14/din1_buf1_reg[22] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 1879.695 ; gain = 418.586 ; free physical = 185 ; free virtual = 3823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 1908.695 ; gain = 447.586 ; free physical = 176 ; free virtual = 3849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1941.727 ; gain = 480.617 ; free physical = 178 ; free virtual = 3823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 171 ; free virtual = 3819
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 176 ; free virtual = 3818
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:28 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 176 ; free virtual = 3818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:30 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 176 ; free virtual = 3820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:30 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 176 ; free virtual = 3820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 174 ; free virtual = 3819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 174 ; free virtual = 3819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    23|
|2     |DSP48E1   |     4|
|3     |DSP48E1_1 |     4|
|4     |DSP48E1_2 |     5|
|5     |DSP48E1_3 |     5|
|6     |DSP48E1_4 |     5|
|7     |LUT1      |    17|
|8     |LUT2      |   198|
|9     |LUT3      |  1362|
|10    |LUT4      |   688|
|11    |LUT5      |   509|
|12    |LUT6      |  1109|
|13    |MUXCY     |   350|
|14    |SRL16E    |   129|
|15    |XORCY     |   108|
|16    |FDE       |    12|
|17    |FDRE      |  5619|
|18    |FDSE      |    38|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1953.023 ; gain = 491.914 ; free physical = 174 ; free virtual = 3819
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 188 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:19 . Memory (MB): peak = 1953.023 ; gain = 207.973 ; free physical = 248 ; free virtual = 3894
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:31 . Memory (MB): peak = 1953.031 ; gain = 491.914 ; free physical = 248 ; free virtual = 3894
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.031 ; gain = 0.000 ; free physical = 171 ; free virtual = 3819
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 107 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 95 instances
  FDE => FDRE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
285 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:36 . Memory (MB): peak = 1953.031 ; gain = 492.027 ; free physical = 246 ; free virtual = 3900
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.031 ; gain = 0.000 ; free physical = 247 ; free virtual = 3900
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.runs/zed_myFuncAccel_1_0_synth_1/zed_myFuncAccel_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1953.031 ; gain = 0.000 ; free physical = 253 ; free virtual = 3905
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zed_myFuncAccel_1_0, cache-ID = e4e2496759d6fe2f
INFO: [Coretcl 2-1174] Renamed 491 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.031 ; gain = 0.000 ; free physical = 243 ; free virtual = 3906
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/p0/vivado/prj/prj.runs/zed_myFuncAccel_1_0_synth_1/zed_myFuncAccel_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zed_myFuncAccel_1_0_utilization_synth.rpt -pb zed_myFuncAccel_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 23:34:06 2019...
