;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	CMP @197, 808
	DJN 10, 20
	SUB 20, @12
	ADD 970, 80
	SUB @197, 800
	SUB @197, 800
	JMN 7, #-20
	SUB @127, 106
	SUB @0, @3
	SUB @127, 106
	JMN 7, #-20
	SUB @127, 106
	JMN 7, #-20
	SUB @121, 106
	SUB @197, 808
	ADD 10, 20
	JMN <-127, 100
	JMN 100, 206
	DJN 10, 20
	ADD 10, 40
	MOV -7, <-20
	SUB 12, @10
	SUB 19, @80
	SUB 79, @200
	JMP -1, @-20
	SUB @-127, 100
	JMN 7, #-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	DJN 10, 20
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	ADD 10, 40
	SPL 0, <-2
	DJN -1, @-20
	ADD 130, 9
	ADD 130, 9
	JMN 100, 206
	JMN 100, 206
	SUB @-127, 100
	SUB @0, @3
	SUB @0, @3
